Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun  3 01:13:00 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_bcd_converter_control_sets_placed.rpt
| Design       : test_bcd_converter
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              39 |           14 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |             128 |           30 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                        | U_DISPLAY_NUMBER_CONTROLLER/AND_70[7]_i_1_n_0 |                1 |              1 |
|  CLK_IBUF_BUFG |                                        | U_DISPLAY_NUMBER_CONTROLLER/cntReg[0]         |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/clear                      |                                               |                1 |              1 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/stble0_out                 |                                               |                1 |              1 |
|  CLK_IBUF_BUFG |                                        | U_DISPLAY_NUMBER_CONTROLLER/cntReg[2]         |                1 |              2 |
|  CLK_IBUF_BUFG |                                        |                                               |                2 |              3 |
|  CLK_IBUF_BUFG |                                        | U_DISPLAY_NUMBER_CONTROLLER/cntReg[1]         |                1 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_4[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_1[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_5[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_6[3]_i_1_n_0 | RST_IBUF                                      |                2 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_7[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_2[3]_i_1_n_0 | RST_IBUF                                      |                2 |              4 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/digit_3[3]_i_1_n_0 | RST_IBUF                                      |                1 |              4 |
|  CLK_IBUF_BUFG |                                        | U_DISPLAY_NUMBER_CONTROLLER/sel0[3]           |                1 |              5 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/cnt                        | U_DEBOUNCER/clear                             |                3 |             12 |
|  CLK_IBUF_BUFG | U_DEBOUNCER/RegNumOut_reg[0][0]        | RST_IBUF                                      |                5 |             16 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/CntReg[15]_i_1_n_0 | RST_IBUF                                      |                4 |             20 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/BCD_OUT_OK_i_1_n_0 | RST_IBUF                                      |                6 |             32 |
|  CLK_IBUF_BUFG | U_BIN_BCD_CONVERTER/E[0]               | RST_IBUF                                      |                6 |             32 |
|  CLK_IBUF_BUFG |                                        | RST_IBUF                                      |               14 |             39 |
+----------------+----------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     8 |
| 5      |                     1 |
| 12     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


