/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [23:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  reg [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [19:0] celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[25] ^ in_data[42]);
  assign celloutsig_1_6z = ~(celloutsig_1_1z[14] ^ celloutsig_1_3z);
  assign celloutsig_1_8z = ~(celloutsig_1_2z[3] ^ celloutsig_1_0z[11]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z ^ in_data[62]);
  assign celloutsig_1_12z = ~(in_data[128] ^ celloutsig_1_2z[7]);
  assign celloutsig_1_13z = ~(celloutsig_1_9z ^ celloutsig_1_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z ^ celloutsig_0_3z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z ^ celloutsig_0_14z);
  assign celloutsig_0_2z = ~(in_data[89] ^ celloutsig_0_0z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_30z = ~(celloutsig_0_9z[13] ^ celloutsig_0_21z);
  assign celloutsig_1_3z = ! celloutsig_1_2z[5:1];
  assign celloutsig_1_5z = ! in_data[139:131];
  assign celloutsig_1_7z = ! { celloutsig_1_0z[5:1], celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_9z = ! { celloutsig_1_1z[9:1], celloutsig_1_6z };
  assign celloutsig_1_18z = ! { celloutsig_1_1z[8], celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_1z = ! { in_data[32:29], celloutsig_0_0z };
  assign celloutsig_0_16z = ! { celloutsig_0_12z[22:16], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_18z = ! { celloutsig_0_9z[7:4], celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_21z = ! { celloutsig_0_18z, celloutsig_0_7z };
  assign celloutsig_0_26z = ! celloutsig_0_8z[8:0];
  assign celloutsig_1_17z = { celloutsig_1_10z[0], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z } < { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_14z = { celloutsig_0_12z[12:8], celloutsig_0_10z, celloutsig_0_2z } < { in_data[57:54], celloutsig_0_5z };
  assign celloutsig_0_5z = in_data[48] ? { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } : { in_data[83], celloutsig_0_2z, celloutsig_0_2z };
  assign { celloutsig_0_6z[12:11], celloutsig_0_6z[9:1], celloutsig_0_6z[10] } = celloutsig_0_1z ? { celloutsig_0_5z[2:1], celloutsig_0_2z, celloutsig_0_4z, 1'h1, celloutsig_0_0z, 3'h7, celloutsig_0_5z } : { in_data[86], celloutsig_0_3z, celloutsig_0_5z, 1'h0, celloutsig_0_0z, 1'h0, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_6z[6] ? { in_data[90:74], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z } : { 1'h0, celloutsig_0_6z[5:1], celloutsig_0_6z[10], celloutsig_0_6z[12:7], 1'h0, celloutsig_0_6z[5:1], celloutsig_0_6z[10] };
  assign celloutsig_0_11z = celloutsig_0_10z ? { in_data[12:9], celloutsig_0_2z, celloutsig_0_6z[12:1], celloutsig_0_6z[10] } : { in_data[29:18], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_12z = in_data[36] ? { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z } : { celloutsig_0_11z[9:5], celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[160] ? { in_data[183:161], 1'h1, in_data[159:152] } : in_data[132:101];
  assign celloutsig_1_10z = celloutsig_1_1z[9:1] | { celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_19z = in_data[139:133] | { celloutsig_1_10z[8:3], celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z } | celloutsig_0_6z[12:3];
  assign celloutsig_1_1z = celloutsig_1_0z[23:8] | celloutsig_1_0z[20:5];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_2z = celloutsig_1_1z[10:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_6z[5:3];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_29z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_29z = { celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z[0] = celloutsig_0_6z[10];
  assign { out_data[128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
