================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Oct 31 14:05:09 +0800 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         lz4CompressEngineRun
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg484-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  7 ns
    * C-Synthesis target clock:    7 ns
    * C-Synthesis uncertainty:     10%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              3946
FF:               3624
DSP:              0
BRAM:             90
URAM:             0
SRL:              89


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 7.000       |
| Post-Synthesis | 6.510       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                              | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                              | 3946 | 3624 |     | 90   |      |     |        |      |         |          |        |
|   (inst)                                                                          |      | 2    |     |      |      |     |        |      |         |          |        |
|   bestMatchStream_U                                                               | 35   | 9    |     |      |      |     |        |      |         |          |        |
|   boosterStream_U                                                                 | 41   | 9    |     |      |      |     |        |      |         |          |        |
|   compressdStream_U                                                               | 38   | 9    |     |      |      |     |        |      |         |          |        |
|   core_idx_c_U                                                                    | 12   | 9    |     |      |      |     |        |      |         |          |        |
|   entry_proc_U0                                                                   | 4    | 1    |     |      |      |     |        |      |         |          |        |
|   input_size_c1_U                                                                 | 36   | 70   |     |      |      |     |        |      |         |          |        |
|   input_size_c2_U                                                                 | 33   | 70   |     |      |      |     |        |      |         |          |        |
|   input_size_c_U                                                                  | 34   | 70   |     |      |      |     |        |      |         |          |        |
|   lz4Compress_4096_8_U0                                                           | 720  | 936  |     | 34   |      |     |        |      |         |          |        |
|     input_size_c_U                                                                | 25   | 70   |     |      |      |     |        |      |         |          |        |
|     lenOffset_Stream_U                                                            | 75   | 41   |     | 2    |      |     |        |      |         |          |        |
|     lit_outStream_U                                                               | 54   | 69   |     | 32   |      |     |        |      |         |          |        |
|     lz4CompressPart1_4096_8_U0                                                    | 260  | 383  |     |      |      |     |        |      |         |          |        |
|       (lz4CompressPart1_4096_8_U0)                                                | 53   | 176  |     |      |      |     |        |      |         |          |        |
|     lz4CompressPart2_U0                                                           | 301  | 369  |     |      |      |     |        |      |         |          |        |
|       (lz4CompressPart2_U0)                                                       | 4    | 38   |     |      |      |     |        |      |         |          |        |
|     start_for_lz4CompressPart2_U0_U                                               | 5    | 4    |     |      |      |     |        |      |         |          |        |
|   lzBestMatchFilter_6_65536_U0                                                    | 266  | 480  |     |      |      |     |        |      |         |          |        |
|     (lzBestMatchFilter_6_65536_U0)                                                | 20   | 211  |     |      |      |     |        |      |         |          |        |
|     grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135              | 246  | 269  |     |      |      |     |        |      |         |          |        |
|       (grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135)          | 125  | 267  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                    | 121  | 2    |     |      |      |     |        |      |         |          |        |
|   lzBooster_255_16384_64_U0                                                       | 336  | 414  |     | 8    |      |     |        |      |         |          |        |
|     (lzBooster_255_16384_64_U0)                                                   | 49   | 163  |     |      |      |     |        |      |         |          |        |
|     grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206                         | 279  | 251  |     |      |      |     |        |      |         |          |        |
|       (grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206)                     | 165  | 249  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U                                    | 114  | 2    |     |      |      |     |        |      |         |          |        |
|     local_mem_U                                                                   | 8    |      |     | 8    |      |     |        |      |         |          |        |
|   lzCompress_6_4_65536_6_1_1024_64_U0                                             | 2375 | 1532 |     | 48   |      |     |        |      |         |          |        |
|     (lzCompress_6_4_65536_6_1_1024_64_U0)                                         | 50   | 173  |     |      |      |     |        |      |         |          |        |
|     dict_1_U                                                                      |      |      |     | 12   |      |     |        |      |         |          |        |
|     dict_2_U                                                                      |      |      |     | 12   |      |     |        |      |         |          |        |
|     dict_3_U                                                                      |      |      |     | 12   |      |     |        |      |         |          |        |
|     dict_U                                                                        |      |      |     | 12   |      |     |        |      |         |          |        |
|     grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158           | 15   | 45   |     |      |      |     |        |      |         |          |        |
|     grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150               | 19   | 11   |     |      |      |     |        |      |         |          |        |
|       (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150)           | 2    | 9    |     |      |      |     |        |      |         |          |        |
|     grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174              | 2238 | 1279 |     |      |      |     |        |      |         |          |        |
|       (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174)          | 2187 | 1277 |     |      |      |     |        |      |         |          |        |
|     grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197     | 25   | 14   |     |      |      |     |        |      |         |          |        |
|       (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197) |      | 12   |     |      |      |     |        |      |         |          |        |
|     grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208            | 28   | 10   |     |      |      |     |        |      |         |          |        |
|       (grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208)        | 4    | 8    |     |      |      |     |        |      |         |          |        |
|   start_for_lz4Compress_4096_8_U0_U                                               | 7    | 5    |     |      |      |     |        |      |         |          |        |
|   start_for_lzBestMatchFilter_6_65536_U0_U                                        | 5    | 4    |     |      |      |     |        |      |         |          |        |
|   start_for_lzBooster_255_16384_64_U0_U                                           | 5    | 4    |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 7.42%  | OK     |
| FD                                                        | 50%       | 3.41%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.51%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 32.14% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 32.14% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 98     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.64   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                | ENDPOINT PIN                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                               |                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.490 | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[10] |            5 |         18 |          5.860 |          1.309 |        4.551 |
| Path2 | 0.490 | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[11] |            5 |         18 |          5.860 |          1.309 |        4.551 |
| Path3 | 0.490 | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[12] |            5 |         18 |          5.860 |          1.309 |        4.551 |
| Path4 | 0.490 | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[13] |            5 |         18 |          5.860 |          1.309 |        4.551 |
| Path5 | 0.490 | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]/C | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[14] |            5 |         18 |          5.860 |          1.309 |        4.551 |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                    | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------+----------------------+
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_24__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_7__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_23__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_6__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_22__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_5__0               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_21__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_4__1               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/new_match_len_fu_128_reg[5]    | FLOP_LATCH.flop.FDRE |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_9 | LUT.others.LUT4      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/match_condition_reg_713[0]_i_4 | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_33__0              | LUT.others.LUT6      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_19__0              | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_206/ram_reg_0_i_3__3               | LUT.others.LUT5      |
    | lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0                                                                | BMEM.bram.RAMB36E1   |
    +----------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------------------+
| Report Type              | Report Location                                                             |
+--------------------------+-----------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/lz4CompressEngineRun_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/lz4CompressEngineRun_failfast_synth.rpt                 |
| power                    | impl/verilog/report/lz4CompressEngineRun_power_synth.rpt                    |
| timing                   | impl/verilog/report/lz4CompressEngineRun_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/lz4CompressEngineRun_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/lz4CompressEngineRun_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/lz4CompressEngineRun_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------------------+


