{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 00:09:35 2018 " "Info: Processing started: Tue May 22 00:09:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off myFinal -c myFinal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off myFinal -c myFinal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register y.BD register y.T 359.45 MHz 2.782 ns Internal " "Info: Clock \"clock\" has Internal fmax of 359.45 MHz between source register \"y.BD\" and destination register \"y.T\" (period= 2.782 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.533 ns + Longest register register " "Info: + Longest register to register delay is 2.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.BD 1 REG LCFF_X26_Y18_N27 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y18_N27; Fanout = 13; REG Node = 'y.BD'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.BD } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.322 ns) 1.596 ns Selector10~0 2 COMB LCCOMB_X23_Y20_N28 1 " "Info: 2: + IC(1.274 ns) + CELL(0.322 ns) = 1.596 ns; Loc. = LCCOMB_X23_Y20_N28; Fanout = 1; COMB Node = 'Selector10~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { y.BD Selector10~0 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.521 ns) 2.437 ns Selector10~2 3 COMB LCCOMB_X23_Y20_N24 1 " "Info: 3: + IC(0.320 ns) + CELL(0.521 ns) = 2.437 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 1; COMB Node = 'Selector10~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Selector10~0 Selector10~2 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.533 ns y.T 4 REG LCFF_X23_Y20_N25 15 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.533 ns; Loc. = LCFF_X23_Y20_N25; Fanout = 15; REG Node = 'y.T'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector10~2 y.T } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.939 ns ( 37.07 % ) " "Info: Total cell delay = 0.939 ns ( 37.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.594 ns ( 62.93 % ) " "Info: Total interconnect delay = 1.594 ns ( 62.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { y.BD Selector10~0 Selector10~2 y.T } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { y.BD {} Selector10~0 {} Selector10~2 {} y.T {} } { 0.000ns 1.274ns 0.320ns 0.000ns } { 0.000ns 0.322ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.824 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 24 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.602 ns) 2.824 ns y.T 3 REG LCFF_X23_Y20_N25 15 " "Info: 3: + IC(0.964 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X23_Y20_N25; Fanout = 15; REG Node = 'y.T'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl y.T } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.65 % ) " "Info: Total cell delay = 1.628 ns ( 57.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 42.35 % ) " "Info: Total interconnect delay = 1.196 ns ( 42.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock clock~clkctrl y.T } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock {} clock~combout {} clock~clkctrl {} y.T {} } { 0.000ns 0.000ns 0.232ns 0.964ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 24 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.834 ns y.BD 3 REG LCFF_X26_Y18_N27 13 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X26_Y18_N27; Fanout = 13; REG Node = 'y.BD'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clock~clkctrl y.BD } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.45 % ) " "Info: Total cell delay = 1.628 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.206 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.BD } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.BD {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock clock~clkctrl y.T } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock {} clock~combout {} clock~clkctrl {} y.T {} } { 0.000ns 0.000ns 0.232ns 0.964ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.BD } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.BD {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { y.BD Selector10~0 Selector10~2 y.T } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.533 ns" { y.BD {} Selector10~0 {} Selector10~2 {} y.T {} } { 0.000ns 1.274ns 0.320ns 0.000ns } { 0.000ns 0.322ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock clock~clkctrl y.T } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock {} clock~combout {} clock~clkctrl {} y.T {} } { 0.000ns 0.000ns 0.232ns 0.964ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.BD } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.BD {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y.BW222 senseP clock 6.802 ns register " "Info: tsu for register \"y.BW222\" (data pin = \"senseP\", clock pin = \"clock\") is 6.802 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.664 ns + Longest pin register " "Info: + Longest pin to register delay is 9.664 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns senseP 1 PIN PIN_A13 19 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 19; PIN Node = 'senseP'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { senseP } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.485 ns) + CELL(0.427 ns) 7.775 ns Selector13~0 2 COMB LCCOMB_X26_Y18_N4 4 " "Info: 2: + IC(6.485 ns) + CELL(0.427 ns) = 7.775 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 4; COMB Node = 'Selector13~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.912 ns" { senseP Selector13~0 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.545 ns) 9.568 ns Selector20~0 3 COMB LCCOMB_X22_Y20_N0 1 " "Info: 3: + IC(1.248 ns) + CELL(0.545 ns) = 9.568 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 1; COMB Node = 'Selector20~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { Selector13~0 Selector20~0 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.664 ns y.BW222 4 REG LCFF_X22_Y20_N1 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.664 ns; Loc. = LCFF_X22_Y20_N1; Fanout = 6; REG Node = 'y.BW222'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector20~0 y.BW222 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 19.98 % ) " "Info: Total cell delay = 1.931 ns ( 19.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.733 ns ( 80.02 % ) " "Info: Total interconnect delay = 7.733 ns ( 80.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.664 ns" { senseP Selector13~0 Selector20~0 y.BW222 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.664 ns" { senseP {} senseP~combout {} Selector13~0 {} Selector20~0 {} y.BW222 {} } { 0.000ns 0.000ns 6.485ns 1.248ns 0.000ns } { 0.000ns 0.863ns 0.427ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 24 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.602 ns) 2.824 ns y.BW222 3 REG LCFF_X22_Y20_N1 6 " "Info: 3: + IC(0.964 ns) + CELL(0.602 ns) = 2.824 ns; Loc. = LCFF_X22_Y20_N1; Fanout = 6; REG Node = 'y.BW222'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clock~clkctrl y.BW222 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.65 % ) " "Info: Total cell delay = 1.628 ns ( 57.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.196 ns ( 42.35 % ) " "Info: Total interconnect delay = 1.196 ns ( 42.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock clock~clkctrl y.BW222 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock {} clock~combout {} clock~clkctrl {} y.BW222 {} } { 0.000ns 0.000ns 0.232ns 0.964ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.664 ns" { senseP Selector13~0 Selector20~0 y.BW222 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.664 ns" { senseP {} senseP~combout {} Selector13~0 {} Selector20~0 {} y.BW222 {} } { 0.000ns 0.000ns 6.485ns 1.248ns 0.000ns } { 0.000ns 0.863ns 0.427ns 0.545ns 0.096ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { clock clock~clkctrl y.BW222 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { clock {} clock~combout {} clock~clkctrl {} y.BW222 {} } { 0.000ns 0.000ns 0.232ns 0.964ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segm4\[1\] y.B 15.713 ns register " "Info: tco from clock \"clock\" to destination pin \"segm4\[1\]\" through register \"y.B\" is 15.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.834 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 24 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.834 ns y.B 3 REG LCFF_X27_Y18_N7 11 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X27_Y18_N7; Fanout = 11; REG Node = 'y.B'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clock~clkctrl y.B } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.45 % ) " "Info: Total cell delay = 1.628 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.206 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.602 ns + Longest register pin " "Info: + Longest register to pin delay is 12.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.B 1 REG LCFF_X27_Y18_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N7; Fanout = 11; REG Node = 'y.B'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.B } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.455 ns) 1.962 ns LedG~0 2 COMB LCCOMB_X26_Y19_N24 9 " "Info: 2: + IC(1.507 ns) + CELL(0.455 ns) = 1.962 ns; Loc. = LCCOMB_X26_Y19_N24; Fanout = 9; COMB Node = 'LedG~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { y.B LedG~0 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.542 ns) 4.010 ns segm4\[0\]~0 3 COMB LCCOMB_X23_Y20_N12 6 " "Info: 3: + IC(1.506 ns) + CELL(0.542 ns) = 4.010 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 6; COMB Node = 'segm4\[0\]~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { LedG~0 segm4[0]~0 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.178 ns) 5.675 ns segm4\[1\]~5 4 COMB LCCOMB_X26_Y19_N30 4 " "Info: 4: + IC(1.487 ns) + CELL(0.178 ns) = 5.675 ns; Loc. = LCCOMB_X26_Y19_N30; Fanout = 4; COMB Node = 'segm4\[1\]~5'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { segm4[0]~0 segm4[1]~5 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.322 ns) 7.126 ns segm4\[1\]~9 5 COMB LCCOMB_X25_Y20_N22 1 " "Info: 5: + IC(1.129 ns) + CELL(0.322 ns) = 7.126 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 1; COMB Node = 'segm4\[1\]~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.451 ns" { segm4[1]~5 segm4[1]~9 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(3.015 ns) 12.602 ns segm4\[1\] 6 PIN PIN_D5 0 " "Info: 6: + IC(2.461 ns) + CELL(3.015 ns) = 12.602 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'segm4\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.476 ns" { segm4[1]~9 segm4[1] } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 308 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.512 ns ( 35.80 % ) " "Info: Total cell delay = 4.512 ns ( 35.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.090 ns ( 64.20 % ) " "Info: Total interconnect delay = 8.090 ns ( 64.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { y.B LedG~0 segm4[0]~0 segm4[1]~5 segm4[1]~9 segm4[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { y.B {} LedG~0 {} segm4[0]~0 {} segm4[1]~5 {} segm4[1]~9 {} segm4[1] {} } { 0.000ns 1.507ns 1.506ns 1.487ns 1.129ns 2.461ns } { 0.000ns 0.455ns 0.542ns 0.178ns 0.322ns 3.015ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.B } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.B {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.602 ns" { y.B LedG~0 segm4[0]~0 segm4[1]~5 segm4[1]~9 segm4[1] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "12.602 ns" { y.B {} LedG~0 {} segm4[0]~0 {} segm4[1]~5 {} segm4[1]~9 {} segm4[1] {} } { 0.000ns 1.507ns 1.506ns 1.487ns 1.129ns 2.461ns } { 0.000ns 0.455ns 0.542ns 0.178ns 0.322ns 3.015ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pB LedPB 8.931 ns Longest " "Info: Longest tpd from source pin \"pB\" to destination pin \"LedPB\" is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns pB 1 PIN PIN_R22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 10; PIN Node = 'pB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pB } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.197 ns) + CELL(2.870 ns) 8.931 ns LedPB 2 PIN PIN_Y21 0 " "Info: 2: + IC(5.197 ns) + CELL(2.870 ns) = 8.931 ns; Loc. = PIN_Y21; Fanout = 0; PIN Node = 'LedPB'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.067 ns" { pB LedPB } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.734 ns ( 41.81 % ) " "Info: Total cell delay = 3.734 ns ( 41.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.197 ns ( 58.19 % ) " "Info: Total interconnect delay = 5.197 ns ( 58.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { pB LedPB } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { pB {} pB~combout {} LedPB {} } { 0.000ns 0.000ns 5.197ns } { 0.000ns 0.864ns 2.870ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y.W21 but3 clock 0.444 ns register " "Info: th for register \"y.W21\" (data pin = \"but3\", clock pin = \"clock\") is 0.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.834 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 24 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 24; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.602 ns) 2.834 ns y.W21 3 REG LCFF_X26_Y18_N13 13 " "Info: 3: + IC(0.974 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 13; REG Node = 'y.W21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clock~clkctrl y.W21 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.45 % ) " "Info: Total cell delay = 1.628 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.206 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.W21 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.W21 {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.676 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns but3 1 PIN PIN_V12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 11; PIN Node = 'but3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { but3 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.178 ns) 2.580 ns Selector15~2 2 COMB LCCOMB_X26_Y18_N12 1 " "Info: 2: + IC(1.396 ns) + CELL(0.178 ns) = 2.580 ns; Loc. = LCCOMB_X26_Y18_N12; Fanout = 1; COMB Node = 'Selector15~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { but3 Selector15~2 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.676 ns y.W21 3 REG LCFF_X26_Y18_N13 13 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.676 ns; Loc. = LCFF_X26_Y18_N13; Fanout = 13; REG Node = 'y.W21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector15~2 y.W21 } "NODE_NAME" } } { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 47.83 % ) " "Info: Total cell delay = 1.280 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 52.17 % ) " "Info: Total interconnect delay = 1.396 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { but3 Selector15~2 y.W21 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { but3 {} but3~combout {} Selector15~2 {} y.W21 {} } { 0.000ns 0.000ns 1.396ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clock clock~clkctrl y.W21 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clock {} clock~combout {} clock~clkctrl {} y.W21 {} } { 0.000ns 0.000ns 0.232ns 0.974ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { but3 Selector15~2 y.W21 } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { but3 {} but3~combout {} Selector15~2 {} y.W21 {} } { 0.000ns 0.000ns 1.396ns 0.000ns } { 0.000ns 1.006ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 00:09:36 2018 " "Info: Processing ended: Tue May 22 00:09:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
