verilog xil_defaultlib  \
"../../../../CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
