# Fyre-core-RV32I
Basic Risc V core implemented in Verilog and simulated in Vivado. The processor will execute the risc v 32 bit instruction set.
