# UART-Design
Digital Design and Verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVer ilog using Xilinx Vivado and Mentor QuestaSim.
