TimeQuest Timing Analyzer report for AP9
Thu Oct 26 14:29:51 2017
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1100mV 85C Model Metastability Report
 17. Slow 1100mV 0C Model Fmax Summary
 18. Slow 1100mV 0C Model Setup Summary
 19. Slow 1100mV 0C Model Hold Summary
 20. Slow 1100mV 0C Model Recovery Summary
 21. Slow 1100mV 0C Model Removal Summary
 22. Slow 1100mV 0C Model Minimum Pulse Width Summary
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1100mV 0C Model Metastability Report
 28. Fast 1100mV 85C Model Setup Summary
 29. Fast 1100mV 85C Model Hold Summary
 30. Fast 1100mV 85C Model Recovery Summary
 31. Fast 1100mV 85C Model Removal Summary
 32. Fast 1100mV 85C Model Minimum Pulse Width Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast 1100mV 85C Model Metastability Report
 38. Fast 1100mV 0C Model Setup Summary
 39. Fast 1100mV 0C Model Hold Summary
 40. Fast 1100mV 0C Model Recovery Summary
 41. Fast 1100mV 0C Model Removal Summary
 42. Fast 1100mV 0C Model Minimum Pulse Width Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1100mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1100mv 0c Model)
 56. Signal Integrity Metrics (Slow 1100mv 85c Model)
 57. Signal Integrity Metrics (Fast 1100mv 0c Model)
 58. Signal Integrity Metrics (Fast 1100mv 85c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name      ; AP9                                                 ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CEBA4F23C7                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.8%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; Clock Name                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                            ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+
; clk_div:inst25|clock_1KHz                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1KHz }                      ;
; clk_div:inst25|clock_1Khz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Khz_int }                  ;
; clk_div:inst25|clock_1Mhz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Mhz_int }                  ;
; clk_div:inst25|clock_10Hz_int                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Hz_int }                  ;
; clk_div:inst25|clock_10Khz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Khz_int }                 ;
; clk_div:inst25|clock_100hz_int                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100hz_int }                 ;
; clk_div:inst25|clock_100KHz                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100KHz }                    ;
; clk_div:inst25|clock_100Khz_int                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100Khz_int }                ;
; CLOCK_50                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                       ;
; dec_keyboard:inst11|f3                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { dec_keyboard:inst11|f3 }                         ;
; keyboard:inst14|ready_set                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|ready_set }                      ;
; keyboard:inst14|scan_ready                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyboard:inst14|scan_ready }                     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] } ;
; PS2_CLK                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                        ;
; SW[8]                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[8] }                                          ;
+------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 33.22 MHz  ; 33.22 MHz       ; SW[8]                                          ;      ;
; 92.59 MHz  ; 92.59 MHz       ; CLOCK_50                                       ;      ;
; 137.31 MHz ; 137.31 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 144.61 MHz ; 144.61 MHz      ; PS2_CLK                                        ;      ;
; 366.43 MHz ; 366.43 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 367.24 MHz ; 367.24 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 375.8 MHz  ; 375.8 MHz       ; clk_div:inst25|clock_1KHz                      ;      ;
; 382.85 MHz ; 382.85 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 394.63 MHz ; 394.63 MHz      ; clk_div:inst25|clock_100Khz_int                ;      ;
; 414.08 MHz ; 414.08 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 422.65 MHz ; 422.65 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 434.03 MHz ; 434.03 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 467.95 MHz ; 467.95 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -29.102 ; -1338.509     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -18.951 ; -953.170      ;
; dec_keyboard:inst11|f3                         ; -9.343  ; -87.799       ;
; PS2_CLK                                        ; -5.915  ; -60.656       ;
; CLOCK_50                                       ; -5.144  ; -5581.973     ;
; clk_div:inst25|clock_1Khz_int                  ; -1.729  ; -6.666        ;
; clk_div:inst25|clock_100hz_int                 ; -1.723  ; -8.344        ;
; clk_div:inst25|clock_1KHz                      ; -1.661  ; -3.992        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.612  ; -7.561        ;
; clk_div:inst25|clock_100Khz_int                ; -1.534  ; -7.058        ;
; clk_div:inst25|clock_10Khz_int                 ; -1.415  ; -8.724        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.366  ; -10.258       ;
; clk_div:inst25|clock_100KHz                    ; -1.137  ; -3.754        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; clk_div:inst25|clock_100hz_int                 ; -0.114 ; -0.114        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.010 ; -0.010        ;
; CLOCK_50                                       ; 0.037  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.143  ; 0.000         ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.154  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.175  ; 0.000         ;
; SW[8]                                          ; 0.188  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.224  ; 0.000         ;
; PS2_CLK                                        ; 0.295  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.297  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.647  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.682  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.713  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.372 ; -1.372        ;
; keyboard:inst14|scan_ready ; -1.300 ; -1.300        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary              ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; keyboard:inst14|ready_set  ; 0.099 ; 0.000         ;
; keyboard:inst14|scan_ready ; 0.712 ; 0.000         ;
+----------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7123.304     ;
; SW[8]                                          ; -0.726 ; -189.415      ;
; PS2_CLK                                        ; -0.594 ; -21.687       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.546 ; -131.795      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.448        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -6.274        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -5.503        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.706        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.698        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -4.002        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -3.920        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -3.849        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.856        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.814        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.777        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.808 ; 5.120 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.770 ; 1.895 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.770 ; 1.895 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 2.496 ; 3.401 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.050 ; 3.253 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.050 ; 3.253 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.971 ; 3.456 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.971 ; 3.456 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.420 ; 5.311 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.420 ; 5.311 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.402 ; 5.006 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.402 ; 5.006 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.121 ; 4.637 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.229 ; 3.761 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.112 ; -1.354 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 4.734  ; 4.216  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 4.734  ; 4.216  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.675  ; 3.130  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 0.792  ; 0.192  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.792  ; 0.192  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -2.030 ; -2.406 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -2.030 ; -2.406 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.705 ; -1.129 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.705 ; -1.129 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.629 ; -2.001 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.166 ; -2.642 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.629 ; -2.001 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.024 ; -2.480 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.803  ; 8.317  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.803  ; 8.317  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.803  ; 8.317  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.803  ; 8.317  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.915 ; 13.271 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.498 ; 12.664 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.322 ; 12.359 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.915 ; 13.271 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.444 ; 12.493 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.302 ; 12.434 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.947 ; 11.906 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.704 ; 11.269 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.302 ; 12.434 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.943 ; 11.921 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.626 ; 12.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.369 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.852 ; 11.825 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.369 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.187 ; 12.211 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.902 ; 11.718 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.427 ; 12.451 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.248 ; 7.691  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.248 ; 7.691  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.248 ; 7.691  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.248 ; 7.691  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.152 ; 10.029 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.298 ; 10.267 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.152 ; 10.029 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.661 ; 10.780 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.273 ; 10.173 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.599 ; 9.011  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.845 ; 9.708  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.599 ; 9.011  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.128 ; 10.086 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.809 ; 9.653  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.441 ; 10.347 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.720 ; 9.507  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.720 ; 9.561  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.071 ; 10.017 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.027 ; 9.897  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.801 ; 9.507  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.219 ; 10.082 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 31.78 MHz  ; 31.78 MHz       ; SW[8]                                          ;      ;
; 96.14 MHz  ; 96.14 MHz       ; CLOCK_50                                       ;      ;
; 135.32 MHz ; 135.32 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;      ;
; 142.9 MHz  ; 142.9 MHz       ; PS2_CLK                                        ;      ;
; 355.75 MHz ; 355.75 MHz      ; clk_div:inst25|clock_1Khz_int                  ;      ;
; 360.88 MHz ; 360.88 MHz      ; clk_div:inst25|clock_100hz_int                 ;      ;
; 371.47 MHz ; 371.47 MHz      ; clk_div:inst25|clock_1KHz                      ;      ;
; 375.09 MHz ; 375.09 MHz      ; clk_div:inst25|clock_1Mhz_int                  ;      ;
; 387.0 MHz  ; 387.0 MHz       ; clk_div:inst25|clock_100Khz_int                ;      ;
; 410.51 MHz ; 410.51 MHz      ; clk_div:inst25|clock_10Hz_int                  ;      ;
; 414.94 MHz ; 414.94 MHz      ; clk_div:inst25|clock_10Khz_int                 ;      ;
; 426.44 MHz ; 426.44 MHz      ; dec_keyboard:inst11|f3                         ;      ;
; 457.04 MHz ; 457.04 MHz      ; clk_div:inst25|clock_100KHz                    ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -30.469 ; -1340.666     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -19.513 ; -975.599      ;
; dec_keyboard:inst11|f3                         ; -9.352  ; -88.372       ;
; PS2_CLK                                        ; -5.998  ; -58.899       ;
; CLOCK_50                                       ; -4.763  ; -5191.465     ;
; clk_div:inst25|clock_1Khz_int                  ; -1.811  ; -6.788        ;
; clk_div:inst25|clock_100hz_int                 ; -1.771  ; -8.519        ;
; clk_div:inst25|clock_1KHz                      ; -1.692  ; -3.901        ;
; clk_div:inst25|clock_1Mhz_int                  ; -1.666  ; -7.807        ;
; clk_div:inst25|clock_100Khz_int                ; -1.584  ; -7.333        ;
; clk_div:inst25|clock_10Hz_int                  ; -1.436  ; -10.599       ;
; clk_div:inst25|clock_10Khz_int                 ; -1.410  ; -8.595        ;
; clk_div:inst25|clock_100KHz                    ; -1.188  ; -3.874        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.238 ; -3.347        ;
; clk_div:inst25|clock_100hz_int                 ; 0.011  ; 0.000         ;
; SW[8]                                          ; 0.022  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.050  ; 0.000         ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.148  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.194  ; 0.000         ;
; clk_div:inst25|clock_1KHz                      ; 0.227  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.274  ; 0.000         ;
; PS2_CLK                                        ; 0.293  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.368  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.671  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.703  ; 0.000         ;
; dec_keyboard:inst11|f3                         ; 0.752  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.409 ; -1.409        ;
; keyboard:inst14|scan_ready ; -1.240 ; -1.240        ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary               ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; keyboard:inst14|ready_set  ; 0.135 ; 0.000         ;
; keyboard:inst14|scan_ready ; 0.678 ; 0.000         ;
+----------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.636 ; -7120.747     ;
; SW[8]                                          ; -0.754 ; -193.022      ;
; PS2_CLK                                        ; -0.645 ; -19.591       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.538 ; -130.665      ;
; dec_keyboard:inst11|f3                         ; -0.538 ; -8.351        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.538 ; -6.224        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.538 ; -5.445        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.538 ; -4.668        ;
; clk_div:inst25|clock_100hz_int                 ; -0.538 ; -4.650        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.538 ; -3.985        ;
; clk_div:inst25|clock_100KHz                    ; -0.538 ; -3.900        ;
; clk_div:inst25|clock_100Khz_int                ; -0.538 ; -3.863        ;
; clk_div:inst25|clock_1KHz                      ; -0.538 ; -2.801        ;
; keyboard:inst14|ready_set                      ; -0.538 ; -0.810        ;
; keyboard:inst14|scan_ready                     ; -0.538 ; -0.773        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.564 ; 4.921 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.507 ; 1.635 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.507 ; 1.635 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 2.534 ; 3.533 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.966 ; 3.208 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.966 ; 3.208 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 3.030 ; 3.561 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 3.030 ; 3.561 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.373 ; 5.274 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.373 ; 5.274 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.510 ; 5.142 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.510 ; 5.142 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.239 ; 4.772 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.354 ; 3.898 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -1.063 ; -1.286 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 4.750  ; 4.217  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 4.750  ; 4.217  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.703  ; 3.094  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 0.828  ; 0.220  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.828  ; 0.220  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -2.094 ; -2.514 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -2.094 ; -2.514 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.749 ; -1.209 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.749 ; -1.209 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.688 ; -2.075 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.263 ; -2.770 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.688 ; -2.075 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -2.118 ; -2.568 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.432  ; 7.988  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.432  ; 7.988  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.432  ; 7.988  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.432  ; 7.988  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.584 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.852 ; 11.988 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.691 ; 11.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.584 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.822 ; 11.856 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.667 ; 11.771 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.366 ; 11.295 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.078 ; 10.660 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.667 ; 11.771 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.312 ; 11.271 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.996 ; 12.086 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.621 ; 11.729 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.244 ; 11.190 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.621 ; 11.729 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.568 ; 11.577 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.302 ; 11.122 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.782 ; 11.800 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 6.879 ; 7.359  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.879 ; 7.359  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 6.879 ; 7.359  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.879 ; 7.359  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.557 ; 9.424  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.683 ; 9.651  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.557 ; 9.424  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.032 ; 10.158 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.681 ; 9.580  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.982 ; 8.414  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.297 ; 9.130  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.982 ; 8.414  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.525 ; 9.477  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.210 ; 9.046  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.848 ; 9.780  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.141 ; 8.936  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.141 ; 8.966  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.476 ; 9.427  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.438 ; 9.308  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.225 ; 8.936  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.621 ; 9.496  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -13.632 ; -632.487      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -8.149  ; -408.143      ;
; dec_keyboard:inst11|f3                         ; -4.246  ; -39.751       ;
; PS2_CLK                                        ; -2.777  ; -21.327       ;
; CLOCK_50                                       ; -2.766  ; -2695.963     ;
; clk_div:inst25|clock_1Khz_int                  ; -0.818  ; -2.167        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.633  ; -2.017        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.565  ; -2.517        ;
; clk_div:inst25|clock_100Khz_int                ; -0.552  ; -2.095        ;
; clk_div:inst25|clock_100hz_int                 ; -0.551  ; -2.276        ;
; clk_div:inst25|clock_1KHz                      ; -0.535  ; -1.098        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.348  ; -2.407        ;
; clk_div:inst25|clock_100KHz                    ; -0.275  ; -0.677        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.267 ; -9.165        ;
; clk_div:inst25|clock_100hz_int                 ; -0.256 ; -0.256        ;
; clk_div:inst25|clock_1KHz                      ; -0.247 ; -0.696        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.232 ; -0.232        ;
; clk_div:inst25|clock_100Khz_int                ; -0.160 ; -0.160        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.132 ; -0.132        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.120 ; -0.120        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.083 ; -0.205        ;
; SW[8]                                          ; -0.033 ; -0.062        ;
; dec_keyboard:inst11|f3                         ; 0.177  ; 0.000         ;
; PS2_CLK                                        ; 0.181  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.222  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.322  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -1.002 ; -1.002        ;
; keyboard:inst14|scan_ready ; -0.385 ; -0.385        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.050 ; -0.050        ;
; keyboard:inst14|scan_ready ; 0.164  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5840.191     ;
; SW[8]                                          ; -0.847 ; -192.580      ;
; PS2_CLK                                        ; -0.691 ; -15.523       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.177 ; -10.349       ;
; clk_div:inst25|clock_1KHz                      ; -0.069 ; -0.205        ;
; dec_keyboard:inst11|f3                         ; -0.016 ; -0.078        ;
; keyboard:inst14|ready_set                      ; 0.047  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.100  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.127  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.142  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.142  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.148  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.148  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.154  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.154  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.336 ; 2.986 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.200 ; 1.576 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.200 ; 1.576 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.433 ; 2.686 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.140 ; 2.600 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.140 ; 2.600 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.401 ; 2.266 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.401 ; 2.266 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.092 ; 3.403 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.092 ; 3.403 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.132 ; 3.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.132 ; 3.123 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.960 ; 2.829 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.556 ; 2.470 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.365 ; -0.963 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 2.329  ; 1.434  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 2.329  ; 1.434  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.713  ; 0.756  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 0.284  ; -0.703 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.284  ; -0.703 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.930 ; -1.727 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.930 ; -1.727 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.029 ; -0.883 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.029 ; -0.883 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.725 ; -1.520 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.978 ; -1.879 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.725 ; -1.520 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.953 ; -1.776 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.174 ; 5.103 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.174 ; 5.103 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.174 ; 5.103 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.174 ; 5.103 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.806 ; 7.988 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.513 ; 7.534 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.418 ; 7.338 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.806 ; 7.988 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.537 ; 7.471 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.452 ; 7.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.255 ; 7.100 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.010 ; 6.494 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.452 ; 7.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.239 ; 7.105 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.601 ; 7.568 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.369 ; 7.338 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.132 ; 6.990 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.364 ; 7.338 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.369 ; 7.267 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.100 ; 6.839 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.510 ; 7.433 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.931 ; 4.822 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.931 ; 4.822 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.931 ; 4.822 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.931 ; 4.822 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.354 ; 6.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.428 ; 6.317 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.354 ; 6.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.693 ; 6.714 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.471 ; 6.310 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.962 ; 5.342 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.227 ; 6.008 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.962 ; 5.342 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.384 ; 6.258 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.192 ; 5.970 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.539 ; 6.385 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.076 ; 5.745 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.086 ; 5.858 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.300 ; 6.162 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.310 ; 6.107 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.076 ; 5.745 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.429 ; 6.243 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[8]                                          ; -12.689 ; -564.417      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -7.567  ; -373.375      ;
; dec_keyboard:inst11|f3                         ; -4.047  ; -38.162       ;
; PS2_CLK                                        ; -2.675  ; -17.688       ;
; CLOCK_50                                       ; -2.508  ; -2343.613     ;
; clk_div:inst25|clock_1Khz_int                  ; -0.745  ; -1.843        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.604  ; -1.745        ;
; clk_div:inst25|clock_100Khz_int                ; -0.536  ; -1.854        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.533  ; -2.081        ;
; clk_div:inst25|clock_100hz_int                 ; -0.472  ; -1.923        ;
; clk_div:inst25|clock_1KHz                      ; -0.461  ; -0.850        ;
; clk_div:inst25|clock_10Hz_int                  ; -0.299  ; -2.031        ;
; clk_div:inst25|clock_100KHz                    ; -0.222  ; -0.497        ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -0.358 ; -66.757       ;
; clk_div:inst25|clock_1KHz                      ; -0.265 ; -0.782        ;
; clk_div:inst25|clock_100hz_int                 ; -0.235 ; -0.235        ;
; clk_div:inst25|clock_10Khz_int                 ; -0.231 ; -0.231        ;
; clk_div:inst25|clock_1Khz_int                  ; -0.145 ; -0.145        ;
; clk_div:inst25|clock_100Khz_int                ; -0.139 ; -0.139        ;
; SW[8]                                          ; -0.130 ; -1.487        ;
; clk_div:inst25|clock_1Mhz_int                  ; -0.123 ; -0.123        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.117 ; -0.317        ;
; dec_keyboard:inst11|f3                         ; 0.167  ; 0.000         ;
; PS2_CLK                                        ; 0.172  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.202  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.288  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary               ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.863 ; -0.863        ;
; keyboard:inst14|scan_ready ; -0.308 ; -0.308        ;
+----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; keyboard:inst14|ready_set  ; -0.063 ; -0.063        ;
; keyboard:inst14|scan_ready ; 0.103  ; 0.000         ;
+----------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; -2.174 ; -5943.184     ;
; SW[8]                                          ; -0.853 ; -199.282      ;
; PS2_CLK                                        ; -0.736 ; -17.233       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.111 ; -5.347        ;
; clk_div:inst25|clock_1KHz                      ; -0.018 ; -0.052        ;
; dec_keyboard:inst11|f3                         ; 0.027  ; 0.000         ;
; keyboard:inst14|ready_set                      ; 0.066  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                  ; 0.112  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                ; 0.128  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                  ; 0.146  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                  ; 0.148  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                 ; 0.155  ; 0.000         ;
; keyboard:inst14|scan_ready                     ; 0.155  ; 0.000         ;
; clk_div:inst25|clock_100KHz                    ; 0.157  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                 ; 0.158  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.020 ; 2.728 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.213 ; 1.354 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.213 ; 1.354 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.333 ; 2.555 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 1.043 ; 2.424 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.043 ; 2.424 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.372 ; 2.271 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.372 ; 2.271 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.966 ; 3.216 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.966 ; 3.216 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.030 ; 3.010 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.030 ; 3.010 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.864 ; 2.761 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.515 ; 2.446 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.280 ; -0.936 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 2.315  ; 1.409  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 2.315  ; 1.409  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 1.766  ; 0.796  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 0.279  ; -0.704 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.279  ; -0.704 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.920 ; -1.760 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.920 ; -1.760 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.095 ; -0.973 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.095 ; -0.973 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.697 ; -1.529 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.956 ; -1.872 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.697 ; -1.529 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.929 ; -1.782 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.822 ; 4.777 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.822 ; 4.777 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.822 ; 4.777 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.822 ; 4.777 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.193 ; 7.108 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.947 ; 6.747 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.845 ; 6.569 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.193 ; 7.108 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.938 ; 6.675 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.871 ; 6.637 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.731 ; 6.382 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.411 ; 5.821 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.871 ; 6.637 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.680 ; 6.352 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.035 ; 6.791 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.796 ; 6.555 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.595 ; 6.267 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.788 ; 6.555 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.796 ; 6.501 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.560 ; 6.153 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.937 ; 6.654 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.592 ; 4.504 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.592 ; 4.504 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.592 ; 4.504 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.592 ; 4.504 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.819 ; 5.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.903 ; 5.593 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.819 ; 5.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.121 ; 5.904 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.909 ; 5.555 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.405 ; 4.725 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.735 ; 5.316 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.405 ; 4.725 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.839 ; 5.505 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.668 ; 5.256 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.007 ; 5.660 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.570 ; 5.090 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.585 ; 5.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.759 ; 5.424 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.773 ; 5.385 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.570 ; 5.090 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.893 ; 5.515 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; -30.469   ; -0.358  ; -1.409   ; -0.063  ; -2.636              ;
;  CLOCK_50                                       ; -5.144    ; -0.358  ; N/A      ; N/A     ; -2.636              ;
;  PS2_CLK                                        ; -5.998    ; 0.172   ; N/A      ; N/A     ; -0.736              ;
;  SW[8]                                          ; -30.469   ; -0.130  ; N/A      ; N/A     ; -0.853              ;
;  clk_div:inst25|clock_100KHz                    ; -1.188    ; 0.202   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100Khz_int                ; -1.584    ; -0.160  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100hz_int                 ; -1.771    ; -0.256  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Hz_int                  ; -1.436    ; 0.288   ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Khz_int                 ; -1.415    ; -0.232  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1KHz                      ; -1.692    ; -0.265  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Khz_int                  ; -1.811    ; -0.145  ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -1.666    ; -0.123  ; N/A      ; N/A     ; -0.538              ;
;  dec_keyboard:inst11|f3                         ; -9.352    ; 0.167   ; N/A      ; N/A     ; -0.538              ;
;  keyboard:inst14|ready_set                      ; N/A       ; N/A     ; -1.409   ; -0.063  ; -0.538              ;
;  keyboard:inst14|scan_ready                     ; N/A       ; N/A     ; -1.300   ; 0.103   ; -0.538              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -19.513   ; -0.117  ; N/A      ; N/A     ; -0.546              ;
; Design-wide TNS                                 ; -8078.464 ; -70.216 ; -2.672   ; -0.063  ; -7512.048           ;
;  CLOCK_50                                       ; -5581.973 ; -66.757 ; N/A      ; N/A     ; -7123.304           ;
;  PS2_CLK                                        ; -60.656   ; 0.000   ; N/A      ; N/A     ; -21.687             ;
;  SW[8]                                          ; -1340.666 ; -1.487  ; N/A      ; N/A     ; -199.282            ;
;  clk_div:inst25|clock_100KHz                    ; -3.874    ; 0.000   ; N/A      ; N/A     ; -3.920              ;
;  clk_div:inst25|clock_100Khz_int                ; -7.333    ; -0.160  ; N/A      ; N/A     ; -3.863              ;
;  clk_div:inst25|clock_100hz_int                 ; -8.519    ; -0.256  ; N/A      ; N/A     ; -4.698              ;
;  clk_div:inst25|clock_10Hz_int                  ; -10.599   ; 0.000   ; N/A      ; N/A     ; -6.274              ;
;  clk_div:inst25|clock_10Khz_int                 ; -8.724    ; -0.232  ; N/A      ; N/A     ; -5.503              ;
;  clk_div:inst25|clock_1KHz                      ; -3.992    ; -0.782  ; N/A      ; N/A     ; -2.856              ;
;  clk_div:inst25|clock_1Khz_int                  ; -6.788    ; -0.145  ; N/A      ; N/A     ; -4.002              ;
;  clk_div:inst25|clock_1Mhz_int                  ; -7.807    ; -0.123  ; N/A      ; N/A     ; -4.706              ;
;  dec_keyboard:inst11|f3                         ; -88.372   ; 0.000   ; N/A      ; N/A     ; -8.448              ;
;  keyboard:inst14|ready_set                      ; N/A       ; N/A     ; -1.409   ; -0.063  ; -0.814              ;
;  keyboard:inst14|scan_ready                     ; N/A       ; N/A     ; -1.300   ; 0.000   ; -0.777              ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -975.599  ; -0.317  ; N/A      ; N/A     ; -131.795            ;
+-------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                              ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.808 ; 5.120 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 0.770 ; 1.895 ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 0.770 ; 1.895 ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 2.534 ; 3.533 ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 2.050 ; 3.253 ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.050 ; 3.253 ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 3.030 ; 3.561 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 3.030 ; 3.561 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.420 ; 5.311 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.420 ; 5.311 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.510 ; 5.142 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.510 ; 5.142 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.239 ; 4.772 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.354 ; 3.898 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.280 ; -0.936 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; PS2_CLK                                        ; 4.750  ; 4.217  ; Rise       ; PS2_CLK                                        ;
;  KEY[0]   ; PS2_CLK                                        ; 4.750  ; 4.217  ; Rise       ; PS2_CLK                                        ;
; PS2_DAT   ; PS2_CLK                                        ; 3.703  ; 3.130  ; Rise       ; PS2_CLK                                        ;
; KEY[*]    ; SW[8]                                          ; 0.828  ; 0.220  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.828  ; 0.220  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.920 ; -1.727 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.920 ; -1.727 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.029 ; -0.883 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.029 ; -0.883 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.697 ; -1.520 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.956 ; -1.872 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.697 ; -1.520 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.929 ; -1.776 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.803  ; 8.317  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.803  ; 8.317  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.803  ; 8.317  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.803  ; 8.317  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.915 ; 13.271 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.498 ; 12.664 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.322 ; 12.359 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.915 ; 13.271 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.444 ; 12.493 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.302 ; 12.434 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.947 ; 11.906 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.704 ; 11.269 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.302 ; 12.434 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.943 ; 11.921 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.626 ; 12.711 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.369 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.852 ; 11.825 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.250 ; 12.369 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.187 ; 12.211 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.902 ; 11.718 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 11.427 ; 12.451 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.592 ; 4.504 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.592 ; 4.504 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.592 ; 4.504 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.592 ; 4.504 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.819 ; 5.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.903 ; 5.593 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.819 ; 5.444 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.121 ; 5.904 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.909 ; 5.555 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.405 ; 4.725 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.735 ; 5.316 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.405 ; 4.725 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.839 ; 5.505 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.668 ; 5.256 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.007 ; 5.660 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.570 ; 5.090 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.585 ; 5.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.759 ; 5.424 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.773 ; 5.385 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.570 ; 5.090 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.893 ; 5.515 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; SW[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 19           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 7            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 14           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6023         ; 982      ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 48481        ; 983      ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 60           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3351         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 826198152    ; 0        ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 300          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1KHz                      ; clk_div:inst25|clock_1KHz                      ; 4            ; 0        ; 0        ; 0        ;
; keyboard:inst14|scan_ready                     ; clk_div:inst25|clock_1KHz                      ; 3            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_1Khz_int                  ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_1Khz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; clk_div:inst25|clock_1Mhz_int                  ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_1Mhz_int                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_10Hz_int                  ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; clk_div:inst25|clock_10Khz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_10Khz_int                 ; 19           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; clk_div:inst25|clock_100hz_int                 ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; clk_div:inst25|clock_100hz_int                 ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; clk_div:inst25|clock_100KHz                    ; 7            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; clk_div:inst25|clock_100Khz_int                ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; clk_div:inst25|clock_100Khz_int                ; 14           ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; CLOCK_50                                       ; 6023         ; 982      ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                                       ; 48481        ; 983      ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; dec_keyboard:inst11|f3                         ; 12           ; 0        ; 0        ; 0        ;
; PS2_CLK                                        ; dec_keyboard:inst11|f3                         ; 232          ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                 ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 60           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3351         ; 0        ; 0        ; 0        ;
; SW[8]                                          ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 826198152    ; 0        ; 0        ; 0        ;
; keyboard:inst14|ready_set                      ; PS2_CLK                                        ; 1            ; 1        ; 0        ; 0        ;
; PS2_CLK                                        ; PS2_CLK                                        ; 130          ; 0        ; 0        ; 0        ;
; dec_keyboard:inst11|f3                         ; SW[8]                                          ; 300          ; 0        ; 0        ; 0        ;
; SW[8]                                          ; SW[8]                                          ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                  ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                   ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; keyboard:inst14|scan_ready ; keyboard:inst14|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1KHz  ; keyboard:inst14|scan_ready ; 1        ; 0        ; 0        ; 0        ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 372   ; 372  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Thu Oct 26 14:28:04 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]
    Info (332105): create_clock -period 1.000 -name SW[8] SW[8]
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100Khz_int clk_div:inst25|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Mhz_int clk_div:inst25|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Khz_int clk_div:inst25|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Hz_int clk_div:inst25|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100hz_int clk_div:inst25|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Khz_int clk_div:inst25|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100KHz clk_div:inst25|clock_100KHz
    Info (332105): create_clock -period 1.000 -name dec_keyboard:inst11|f3 dec_keyboard:inst11|f3
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1KHz clk_div:inst25|clock_1KHz
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|scan_ready keyboard:inst14|scan_ready
    Info (332105): create_clock -period 1.000 -name keyboard:inst14|ready_set keyboard:inst14|ready_set
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -29.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -29.102           -1338.509 SW[8] 
    Info (332119):   -18.951            -953.170 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.343             -87.799 dec_keyboard:inst11|f3 
    Info (332119):    -5.915             -60.656 PS2_CLK 
    Info (332119):    -5.144           -5581.973 CLOCK_50 
    Info (332119):    -1.729              -6.666 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.723              -8.344 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.661              -3.992 clk_div:inst25|clock_1KHz 
    Info (332119):    -1.612              -7.561 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.534              -7.058 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.415              -8.724 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.366             -10.258 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.137              -3.754 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.114              -0.114 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.010              -0.010 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.037               0.000 CLOCK_50 
    Info (332119):     0.143               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.154               0.000 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.175               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.188               0.000 SW[8] 
    Info (332119):     0.224               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.295               0.000 PS2_CLK 
    Info (332119):     0.297               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.647               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.682               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.713               0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -1.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.372              -1.372 keyboard:inst14|ready_set 
    Info (332119):    -1.300              -1.300 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.712               0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636           -7123.304 CLOCK_50 
    Info (332119):    -0.726            -189.415 SW[8] 
    Info (332119):    -0.594             -21.687 PS2_CLK 
    Info (332119):    -0.546            -131.795 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538              -8.448 dec_keyboard:inst11|f3 
    Info (332119):    -0.538              -6.274 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538              -5.503 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538              -4.706 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538              -4.698 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538              -4.002 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538              -3.920 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538              -3.849 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538              -2.856 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538              -0.814 keyboard:inst14|ready_set 
    Info (332119):    -0.538              -0.777 keyboard:inst14|scan_ready 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -30.469
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -30.469           -1340.666 SW[8] 
    Info (332119):   -19.513            -975.599 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.352             -88.372 dec_keyboard:inst11|f3 
    Info (332119):    -5.998             -58.899 PS2_CLK 
    Info (332119):    -4.763           -5191.465 CLOCK_50 
    Info (332119):    -1.811              -6.788 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.771              -8.519 clk_div:inst25|clock_100hz_int 
    Info (332119):    -1.692              -3.901 clk_div:inst25|clock_1KHz 
    Info (332119):    -1.666              -7.807 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.584              -7.333 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.436             -10.599 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.410              -8.595 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.188              -3.874 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.238              -3.347 CLOCK_50 
    Info (332119):     0.011               0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.022               0.000 SW[8] 
    Info (332119):     0.050               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.148               0.000 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.194               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.227               0.000 clk_div:inst25|clock_1KHz 
    Info (332119):     0.274               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.293               0.000 PS2_CLK 
    Info (332119):     0.368               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.671               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.703               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.752               0.000 dec_keyboard:inst11|f3 
Info (332146): Worst-case recovery slack is -1.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.409              -1.409 keyboard:inst14|ready_set 
    Info (332119):    -1.240              -1.240 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.678               0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.636           -7120.747 CLOCK_50 
    Info (332119):    -0.754            -193.022 SW[8] 
    Info (332119):    -0.645             -19.591 PS2_CLK 
    Info (332119):    -0.538            -130.665 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538              -8.351 dec_keyboard:inst11|f3 
    Info (332119):    -0.538              -6.224 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538              -5.445 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538              -4.668 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538              -4.650 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538              -3.985 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538              -3.900 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538              -3.863 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538              -2.801 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.538              -0.810 keyboard:inst14|ready_set 
    Info (332119):    -0.538              -0.773 keyboard:inst14|scan_ready 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.632            -632.487 SW[8] 
    Info (332119):    -8.149            -408.143 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.246             -39.751 dec_keyboard:inst11|f3 
    Info (332119):    -2.777             -21.327 PS2_CLK 
    Info (332119):    -2.766           -2695.963 CLOCK_50 
    Info (332119):    -0.818              -2.167 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.633              -2.017 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.565              -2.517 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.552              -2.095 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.551              -2.276 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.535              -1.098 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.348              -2.407 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.275              -0.677 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.267              -9.165 CLOCK_50 
    Info (332119):    -0.256              -0.256 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.247              -0.696 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.232              -0.232 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.160              -0.160 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.132              -0.132 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.120              -0.120 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.083              -0.205 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.033              -0.062 SW[8] 
    Info (332119):     0.177               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.181               0.000 PS2_CLK 
    Info (332119):     0.222               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.322               0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.002              -1.002 keyboard:inst14|ready_set 
    Info (332119):    -0.385              -0.385 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 keyboard:inst14|ready_set 
    Info (332119):     0.164               0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174           -5840.191 CLOCK_50 
    Info (332119):    -0.847            -192.580 SW[8] 
    Info (332119):    -0.691             -15.523 PS2_CLK 
    Info (332119):    -0.177             -10.349 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.069              -0.205 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.016              -0.078 dec_keyboard:inst11|f3 
    Info (332119):     0.047               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.100               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.127               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.142               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.142               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.148               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.148               0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.154               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.154               0.000 clk_div:inst25|clock_100hz_int 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.689            -564.417 SW[8] 
    Info (332119):    -7.567            -373.375 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.047             -38.162 dec_keyboard:inst11|f3 
    Info (332119):    -2.675             -17.688 PS2_CLK 
    Info (332119):    -2.508           -2343.613 CLOCK_50 
    Info (332119):    -0.745              -1.843 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.604              -1.745 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.536              -1.854 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.533              -2.081 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.472              -1.923 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.461              -0.850 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.299              -2.031 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.222              -0.497 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.358             -66.757 CLOCK_50 
    Info (332119):    -0.265              -0.782 clk_div:inst25|clock_1KHz 
    Info (332119):    -0.235              -0.235 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.231              -0.231 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.145              -0.145 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.139              -0.139 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.130              -1.487 SW[8] 
    Info (332119):    -0.123              -0.123 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.117              -0.317 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.167               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.172               0.000 PS2_CLK 
    Info (332119):     0.202               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.288               0.000 clk_div:inst25|clock_10Hz_int 
Info (332146): Worst-case recovery slack is -0.863
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.863              -0.863 keyboard:inst14|ready_set 
    Info (332119):    -0.308              -0.308 keyboard:inst14|scan_ready 
Info (332146): Worst-case removal slack is -0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.063              -0.063 keyboard:inst14|ready_set 
    Info (332119):     0.103               0.000 keyboard:inst14|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174           -5943.184 CLOCK_50 
    Info (332119):    -0.853            -199.282 SW[8] 
    Info (332119):    -0.736             -17.233 PS2_CLK 
    Info (332119):    -0.111              -5.347 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.018              -0.052 clk_div:inst25|clock_1KHz 
    Info (332119):     0.027               0.000 dec_keyboard:inst11|f3 
    Info (332119):     0.066               0.000 keyboard:inst14|ready_set 
    Info (332119):     0.112               0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.128               0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.146               0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.148               0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.155               0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.155               0.000 keyboard:inst14|scan_ready 
    Info (332119):     0.157               0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.158               0.000 clk_div:inst25|clock_100hz_int 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1128 megabytes
    Info: Processing ended: Thu Oct 26 14:29:40 2017
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:00:21


