Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov  8 14:03:23 2024
| Host         : MeYoKo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_recv_control_sets_placed.rpt
| Design       : uart_recv
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              37 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | data[1]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[2]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[4]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[5]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[7]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[3]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[6]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | data[0]_i_1_n_0      | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | bit_index[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG |                      | rst_IBUF         |               10 |             37 |
+----------------+----------------------+------------------+------------------+----------------+


