Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/david/Apps/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto ea4b22d88a95424593ff02c5cfda95e5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestBench_func_synth xil_defaultlib.TestBench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot TestBench_func_synth
