0.7
2020.2
May 22 2025
00:13:55
D:/verilog_11/half-adder/half-adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/verilog_11/half-adder/half-adder.srcs/sim_1/new/halfadder_tb.v,1753615510,verilog,,,,halfadder_tb,,,../../../../../../xillinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/verilog_11/half-adder/half-adder.srcs/sources_1/new/halfadder.v,1753615513,verilog,,D:/verilog_11/half-adder/half-adder.srcs/sim_1/new/halfadder_tb.v,,halfadder,,,../../../../../../xillinx/2025.1/Vivado/data/rsb/busdef,,,,,
