Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 11 15:25:54 2025
| Host         : SHT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_top_timing_summary_routed.rpt -rpx CPU_top_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: sevenSegmentDisplay/divclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.522        0.000                      0                   20        0.256        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.522        0.000                      0                   20        0.256        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.522ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.452ns  (logic 0.952ns (27.575%)  route 2.500ns (72.425%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.010     8.491    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y64         LUT3 (Prop_lut3_I0_O)        0.124     8.615 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.615    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.871    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism              0.271    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y64         FDCE (Setup_fdce_C_D)        0.031    15.138    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.522    

Slack (MET) :             6.536ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.982ns (28.199%)  route 2.500ns (71.801%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          1.010     8.491    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y64         LUT3 (Prop_lut3_I0_O)        0.154     8.645 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.645    sevenSegmentDisplay/divclk_cnt[4]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.871    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism              0.271    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X65Y64         FDCE (Setup_fdce_C_D)        0.075    15.182    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  6.536    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.983ns (58.478%)  route 1.408ns (41.522%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.167    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.419     5.586 r  sevenSegmentDisplay/divclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.598     6.184    sevenSegmentDisplay/divclk_cnt_reg_n_1_[4]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673     6.857 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.857    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_1
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_1
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_1
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.414 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.810     8.224    sevenSegmentDisplay/data0[14]
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.334     8.558 r  sevenSegmentDisplay/divclk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.558    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.869    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism              0.271    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y66         FDCE (Setup_fdce_C_D)        0.075    15.180    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.952ns (28.600%)  route 2.377ns (71.400%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.886     8.368    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.124     8.492 r  sevenSegmentDisplay/divclk_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.492    sevenSegmentDisplay/divclk_cnt[13]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.868    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[13]/C
                         clock pessimism              0.295    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.031    15.159    sevenSegmentDisplay/divclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 2.101ns (62.829%)  route 1.243ns (37.171%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.621     5.167    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.419     5.586 r  sevenSegmentDisplay/divclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.598     6.184    sevenSegmentDisplay/divclk_cnt_reg_n_1_[4]
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.673     6.857 r  sevenSegmentDisplay/divclk_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.857    sevenSegmentDisplay/divclk_cnt_reg[4]_i_2_n_1
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.974 r  sevenSegmentDisplay/divclk_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.974    sevenSegmentDisplay/divclk_cnt_reg[8]_i_2_n_1
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.091 r  sevenSegmentDisplay/divclk_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.091    sevenSegmentDisplay/divclk_cnt_reg[12]_i_2_n_1
    SLICE_X64Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.208 r  sevenSegmentDisplay/divclk_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.208    sevenSegmentDisplay/divclk_cnt_reg[16]_i_2_n_1
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.531 r  sevenSegmentDisplay/divclk_cnt_reg[18]_i_3/O[1]
                         net (fo=1, routed)           0.645     8.176    sevenSegmentDisplay/data0[18]
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.335     8.511 r  sevenSegmentDisplay/divclk_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     8.511    sevenSegmentDisplay/divclk_cnt[18]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.868    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[18]/C
                         clock pessimism              0.271    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.075    15.179    sevenSegmentDisplay/divclk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.980ns (29.196%)  route 2.377ns (70.804%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.886     8.368    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.152     8.520 r  sevenSegmentDisplay/divclk_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     8.520    sevenSegmentDisplay/divclk_cnt[17]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.868    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[17]/C
                         clock pessimism              0.295    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.075    15.203    sevenSegmentDisplay/divclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.952ns (29.170%)  route 2.312ns (70.830%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.821     8.303    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.124     8.427 r  sevenSegmentDisplay/divclk_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.427    sevenSegmentDisplay/divclk_cnt[12]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.868    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
                         clock pessimism              0.295    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.029    15.157    sevenSegmentDisplay/divclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.750ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.978ns (29.729%)  route 2.312ns (70.271%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.821     8.303    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y67         LUT3 (Prop_lut3_I0_O)        0.150     8.453 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.453    sevenSegmentDisplay/divclk_cnt[16]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.868    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism              0.295    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.075    15.203    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.750    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.952ns (29.669%)  route 2.257ns (70.331%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.766     8.248    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.124     8.372 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.372    sevenSegmentDisplay/divclk_cnt[6]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.869    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism              0.271    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y66         FDCE (Setup_fdce_C_D)        0.031    15.136    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.981ns (30.299%)  route 2.257ns (69.701%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.617     5.163    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  sevenSegmentDisplay/divclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.824     6.443    sevenSegmentDisplay/divclk_cnt_reg_n_1_[12]
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.567 r  sevenSegmentDisplay/divclk_cnt[18]_i_6/O
                         net (fo=1, routed)           0.403     6.970    sevenSegmentDisplay/divclk_cnt[18]_i_6_n_1
    SLICE_X65Y65         LUT5 (Prop_lut5_I4_O)        0.124     7.094 r  sevenSegmentDisplay/divclk_cnt[18]_i_5/O
                         net (fo=1, routed)           0.263     7.357    sevenSegmentDisplay/divclk_cnt[18]_i_5_n_1
    SLICE_X65Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  sevenSegmentDisplay/divclk_cnt[18]_i_2/O
                         net (fo=20, routed)          0.766     8.248    sevenSegmentDisplay/divclk_cnt[18]_i_2_n_1
    SLICE_X65Y66         LUT3 (Prop_lut3_I0_O)        0.153     8.401 r  sevenSegmentDisplay/divclk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.401    sevenSegmentDisplay/divclk_cnt[7]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.869    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism              0.271    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X65Y66         FDCE (Setup_fdce_C_D)        0.075    15.180    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.180     1.816    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.042     1.858 r  sevenSegmentDisplay/divclk_i_1/O
                         net (fo=1, routed)           0.000     1.858    sevenSegmentDisplay/divclk_i_1_n_1
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_reg/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.107     1.602    sevenSegmentDisplay/divclk_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.717%)  route 0.177ns (48.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.177     1.813    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.049     1.862 r  sevenSegmentDisplay/divclk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.862    sevenSegmentDisplay/divclk_cnt[8]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[8]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.107     1.602    sevenSegmentDisplay/divclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.192ns (51.979%)  route 0.177ns (48.021%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.177     1.813    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.051     1.864 r  sevenSegmentDisplay/divclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    sevenSegmentDisplay/divclk_cnt[4]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[4]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.107     1.602    sevenSegmentDisplay/divclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.177     1.813    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.858 r  sevenSegmentDisplay/divclk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sevenSegmentDisplay/divclk_cnt[2]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[2]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.092     1.587    sevenSegmentDisplay/divclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.177     1.813    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT3 (Prop_lut3_I1_O)        0.045     1.858 r  sevenSegmentDisplay/divclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sevenSegmentDisplay/divclk_cnt[5]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[5]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.092     1.587    sevenSegmentDisplay/divclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 f  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.180     1.816    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.861 r  sevenSegmentDisplay/divclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.861    sevenSegmentDisplay/divclk_cnt[0]
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     2.010    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X65Y64         FDCE (Hold_fdce_C_D)         0.091     1.586    sevenSegmentDisplay/divclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.192ns (43.649%)  route 0.248ns (56.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.248     1.884    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.051     1.935 r  sevenSegmentDisplay/divclk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.935    sevenSegmentDisplay/divclk_cnt[7]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.008    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[7]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.107     1.615    sevenSegmentDisplay/divclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.183ns (41.328%)  route 0.260ns (58.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.260     1.896    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.042     1.938 r  sevenSegmentDisplay/divclk_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     1.938    sevenSegmentDisplay/divclk_cnt[14]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.008    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[14]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.107     1.615    sevenSegmentDisplay/divclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.870%)  route 0.248ns (57.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.248     1.884    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.929 r  sevenSegmentDisplay/divclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.929    sevenSegmentDisplay/divclk_cnt[6]
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     2.008    sevenSegmentDisplay/in0
    SLICE_X65Y66         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[6]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.092     1.600    sevenSegmentDisplay/divclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 sevenSegmentDisplay/divclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentDisplay/divclk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.189ns (42.196%)  route 0.259ns (57.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.495    sevenSegmentDisplay/in0
    SLICE_X65Y64         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  sevenSegmentDisplay/divclk_cnt_reg[0]/Q
                         net (fo=21, routed)          0.259     1.895    sevenSegmentDisplay/divclk_cnt_reg_n_1_[0]
    SLICE_X65Y67         LUT3 (Prop_lut3_I1_O)        0.048     1.943 r  sevenSegmentDisplay/divclk_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     1.943    sevenSegmentDisplay/divclk_cnt[16]
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     2.007    sevenSegmentDisplay/in0
    SLICE_X65Y67         FDCE                                         r  sevenSegmentDisplay/divclk_cnt_reg[16]/C
                         clock pessimism             -0.500     1.507    
    SLICE_X65Y67         FDCE (Hold_fdce_C_D)         0.107     1.614    sevenSegmentDisplay/divclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y64   sevenSegmentDisplay/divclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   sevenSegmentDisplay/divclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   sevenSegmentDisplay/divclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y64   sevenSegmentDisplay/divclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y66   sevenSegmentDisplay/divclk_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   sevenSegmentDisplay/divclk_cnt_reg[18]/C



