# Description and features of the Flexible Memory Controller (FMC)

**Source**: Page 21, Chunk 150  
**Category**: Description and features of the Flexible Memory Controller (FMC)  
**Chunk Index**: 150

---

22.1 FMC main features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 797
22.2 FMC block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 798
22.3 FMC internal signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800
22.4 AHB interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800
22.5 AXI interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800
22.5.1 Supported memories and transactions . . . . . . . . . . . . . . . . . . . . . . . . 801
22.6 External device address mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 802
22.6.1 NOR/PSRAM address mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 803
22.6.2 NAND flash memory address mapping . . . . . . . . . . . . . . . . . . . . . . . . 804
22.6.3 SDRAM address mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 804
22.7 NOR flash/PSRAM controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 808
22.7.1 External memory interface signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 809
22.7.2 Supported memories and transactions . . . . . . . . . . . . . . . . . . . . . . . . 811
22.7.3 General timing rules . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 812
22.7.4 NOR flash/PSRAM controller asynchronous transactions . . . . . . . . . . 813
22.7.5 Synchronous transactions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 832
22.7.6 NOR/PSRAM controller registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . 838
22.8 NAND flash controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 847
22.8.1 External memory interface signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . 847
22.8.2 NAND flash supported memories and transactions . . . . . . . . . . . . . . . 848
22.8.3 Timing diagrams for NAND flash memories . . . . . . . . . . . . . . . . . . . . . 849
22.8.4 NAND flash operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 850
22.8.5 NAND flash prewait feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 851
22.8.6 Computation of the error correction code (ECC)
in NAND flash memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 852
22.8.7 NAND flash controller registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 853
RM0433 Rev 8 21/3353
70

---

**AI Reasoning**: The content chunk provides detailed information about the Flexible Memory Controller (FMC), including its main features, block diagram, and various interfaces. This fits well under a 'features' category as it describes the capabilities and components of the FMC. The filename captures the essence of the content by focusing on the FMC, making it easily discoverable.
