{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576175488909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576175488909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 19:31:28 2019 " "Processing started: Thu Dec 12 19:31:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576175488909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576175488909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AoA_SPI -c AoA_SPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off AoA_SPI -c AoA_SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576175488909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576175489206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 records " "Found design unit 1: records" {  } { { "../../src/records.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/records.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175489552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175489552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175489556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576175489556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175489556 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"AND\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator AoA_SPI.vhd(142) " "VHDL syntax error at AoA_SPI.vhd(142) near text \"AND\";  expecting \"(\", or an identifier (\"and\" is a reserved keyword), or  unary operator" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1576175489560 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \":=\", or \"<=\" AoA_SPI.vhd(142) " "VHDL syntax error at AoA_SPI.vhd(142) near text \"=\";  expecting \":=\", or \"<=\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 142 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1576175489560 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" AoA_SPI.vhd(150) " "VHDL syntax error at AoA_SPI.vhd(150) near text \"IF\";  expecting \"process\"" {  } { { "AoA_SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/quartus/AoA_SPI/AoA_SPI.vhd" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1576175489560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aoa_spi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aoa_spi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576175489560 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576175489694 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 12 19:31:29 2019 " "Processing ended: Thu Dec 12 19:31:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576175489694 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576175489694 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576175489694 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576175489694 ""}
