[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile

[Configurations]
compile=work

[Library]
test3=.\test3\test3.lib
work=.\work\work.lib

[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
PriorityLibNames=pmi_work
LibNames=ovi_xp2

[LocalVhdlSets]
CompileWithDebug=0

[$LibMap$]
test3=.
work=.

[LocalVerilogDirs]
Count=0

[DefineMacro]
Global=

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=schem1|SCHEMATIC|0 schem3_tb|testbench_for_schem3|1 
ShowHide=ShowTopLevel
Selected=

[Groups]
TestBench=1

[Files]
/..\..\lab2impl\schem1.vhd=-1
/..\..\lab2impl\schem2.vhd=-1
/..\..\lab2impl\schem3.vhd=-1
TestBench/schem3_TB.vhd=-1
TestBench/schem3_TB_runtest.do=-1

[Files.Data]
.\..\lab2impl\schem1.vhd=VHDL Source Code
.\..\lab2impl\schem2.vhd=VHDL Source Code
.\..\lab2impl\schem3.vhd=VHDL Source Code
.\src\TestBench\schem3_TB.vhd=VHDL Test Bench
.\src\TestBench\schem3_TB_runtest.do=Macro

