[{"DBLP title": "Logarithmic-Time FPGA Bitstream Analysis: A Step Towards JIT Hardware Compilation.", "DBLP authors": ["Etienne Bergeron", "Louis-David Perron", "Marc Feeley", "Jean-Pierre David"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968503", "OA papers": [{"PaperId": "https://openalex.org/W2009741039", "PaperTitle": "Logarithmic-Time FPGA Bitstream Analysis", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universit\u00e9 de Montr\u00e9al": 3.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["Etienne Bergeron", "Louis-David Perron", "Marc Feeley", "Jean-Pierre David"]}]}, {"DBLP title": "A Novel Multicontext Coarse-Grained Reconfigurable Architecture (CGRA) For Accelerating Column-Oriented Databases.", "DBLP authors": ["Pranav Vaidya", "Jaehwan John Lee"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968504", "OA papers": [{"PaperId": "https://openalex.org/W1970076885", "PaperTitle": "A Novel Multicontext Coarse-Grained Reconfigurable Architecture (CGRA) For Accelerating Column-Oriented Databases", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indiana University \u2013 Purdue University Indianapolis": 2.0}, "Authors": ["Pranav Vaidya", "Jae-Hwan Lee"]}]}, {"DBLP title": "A Scalable and Programmable Modular Traffic Manager Architecture.", "DBLP authors": ["Shane O'Neill", "Roger F. Woods", "Alan Marshall", "Qi Zhang"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968505", "OA papers": [{"PaperId": "https://openalex.org/W1971597759", "PaperTitle": "A Scalable and Programmable Modular Traffic Manager Architecture", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Queen's University Belfast": 4.0}, "Authors": ["Scott Leslie O'Neill", "Roger P. Woods", "Alan G. Marshall", "Qi Zhang"]}]}, {"DBLP title": "Fast Optical Reconfiguration of a Nine-Context DORGA Using a Speed Adjustment Control.", "DBLP authors": ["Mao Nakajima", "Minoru Watanabe"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968506", "OA papers": [{"PaperId": "https://openalex.org/W2171030356", "PaperTitle": "Fast Optical Reconfiguration of a Nine-Context DORGA Using a Speed Adjustment Control", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Shizuoka University": 2.0}, "Authors": ["Mao Nakajima", "Minoru Watanabe"]}]}, {"DBLP title": "A Performance-Oriented Algorithm with Consideration on Communication Cost for Dynamically Reconfigurable FPGA Partitioning.", "DBLP authors": ["Tzu-Chiang Tai", "Yen-Tai Lai"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968507", "OA papers": [{"PaperId": "https://openalex.org/W2105811127", "PaperTitle": "A Performance-Oriented Algorithm with Consideration on Communication Cost for Dynamically Reconfigurable FPGA Partitioning", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Tzu-Chiang Tai", "Yen-Tai Lai"]}]}, {"DBLP title": "Domain-Specific Optimization of Signal Recognition Targeting FPGAs.", "DBLP authors": ["Melina Demertzi", "Pedro C. Diniz", "Mary W. Hall", "Anna C. Gilbert", "Yi Wang"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968508", "OA papers": [{"PaperId": "https://openalex.org/W2128025471", "PaperTitle": "Domain-Specific Optimization of Signal Recognition Targeting FPGAs", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Southern California": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Utah": 1.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Melina Demertzi", "Pedro C. Diniz", "Mary Hall", "Anna C. Gilbert", "Yi Wang"]}]}, {"DBLP title": "The Instruction-Set Extension Problem: A Survey.", "DBLP authors": ["Carlo Galuzzi", "Koen Bertels"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968509", "OA papers": [{"PaperId": "https://openalex.org/W2153798176", "PaperTitle": "The Instruction-Set Extension Problem", "Year": 2011, "CitationCount": 79, "EstimatedCitation": 79, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Carlo Galuzzi", "Koen Bertels"]}]}, {"DBLP title": "Scientific Application Demands on a Reconfigurable Functional Unit Interface.", "DBLP authors": ["Kyle Rupnow", "Keith D. Underwood", "Katherine Compton"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968510", "OA papers": [{"PaperId": "https://openalex.org/W1999617969", "PaperTitle": "Scientific Application Demands on a Reconfigurable Functional Unit Interface", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sandia National Laboratories": 0.5, "University of Wisconsin\u2013Madison": 1.5, "INTEL Corporation#TAB#": 1.0}, "Authors": ["Kyle Rupnow", "Keith D. Underwood", "Katherine Compton"]}]}, {"DBLP title": "FPGA Acceleration of MultiFactor CDO Pricing.", "DBLP authors": ["Alexander Kaganov", "Asif Lakhany", "Paul Chow"], "year": 2011, "doi": "https://doi.org/10.1145/1968502.1968511", "OA papers": [{"PaperId": "https://openalex.org/W1983637205", "PaperTitle": "FPGA Acceleration of MultiFactor CDO Pricing", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Toronto": 2.0, "Algorithmics Incorporated#TAB#": 1.0}, "Authors": ["A. Kaganov", "Asif Lakhany", "Paul Chow"]}]}, {"DBLP title": "Application-specific signatures for transactional memory in soft processors.", "DBLP authors": ["Martin Labrecque", "Mark C. Jeffrey", "J. Gregory Steffan"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000833", "OA papers": [{"PaperId": "https://openalex.org/W2000625430", "PaperTitle": "Application-specific signatures for transactional memory in soft processors", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Martin Labrecque", "Mark C. Jeffrey", "J. Gregory Steffan"]}]}, {"DBLP title": "Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods.", "DBLP authors": ["David Boland", "George A. Constantinides"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000834", "OA papers": [{"PaperId": "https://openalex.org/W2091059698", "PaperTitle": "Optimizing memory bandwidth use and performance for matrix-vector multiplication in iterative methods", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Boland", "George A. Constantinides"]}]}, {"DBLP title": "TR-FSM: Transition-Based reconfigurable finite state machine.", "DBLP authors": ["Johann Glaser", "Markus Damm", "Jan Haase", "Christoph Grimm"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000835", "OA papers": [{"PaperId": "https://openalex.org/W1970426991", "PaperTitle": "TR-FSM", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"TU Wien": 4.0}, "Authors": ["Johann Glaser", "Markus Damm", "Jan Haase", "Christoph Grimm"]}]}, {"DBLP title": "Application-Specific FPGA using heterogeneous logic blocks.", "DBLP authors": ["Husain Parvez", "Zied Marrakchi", "Alp Kili\u00e7", "Habib Mehrez"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000836", "OA papers": [{"PaperId": "https://openalex.org/W2021255422", "PaperTitle": "Application-Specific FPGA using heterogeneous logic blocks", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sorbonne University": 3.0, "Flexras Technologies, Paris, France": 1.0}, "Authors": ["Husain Parvez", "Zied Marrakchi", "Alp Kilic", "Habib Mehrez"]}]}, {"DBLP title": "An FPGA-based accelerator for LambdaRank in Web search engines.", "DBLP authors": ["Jing Yan", "Ning-Yi Xu", "Xiongfei Cai", "Rui Gao", "Yu Wang", "Rong Luo", "Feng-Hsiung Hsu"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000837", "OA papers": [{"PaperId": "https://openalex.org/W2081584581", "PaperTitle": "An FPGA-based accelerator for LambdaRank in Web search engines", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Microsoft Research Asia and Tsinghua University, Beijing, P.R. China": 1.0, "Microsoft Research Asia (China)": 4.0, "Tsinghua University": 2.0}, "Authors": ["Jing Yan", "Ningyi Xu", "Xiong-Fei Cai", "Rui Gao", "Yu Wang", "Rong Luo", "Feng-Hsiung Hsu"]}]}, {"DBLP title": "SHMEM+: A multilevel-PGAS programming model for reconfigurable supercomputing.", "DBLP authors": ["Vikas Aggarwal", "Alan D. George", "Changil Yoon", "Kishore Yalamanchili", "Herman Lam"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000838", "OA papers": [{"PaperId": "https://openalex.org/W2019957762", "PaperTitle": "SHMEM+", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Vikas Aggarwal", "Alan D. George", "Changil Yoon", "Kishore Yalamanchili", "Herman Lam"]}]}, {"DBLP title": "An analytical model for multilevel performance prediction of Multi-FPGA systems.", "DBLP authors": ["Brian Holland", "Alan D. George", "Herman Lam", "Melissa C. Smith"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000839", "OA papers": [{"PaperId": "https://openalex.org/W2031423893", "PaperTitle": "An analytical model for multilevel performance prediction of Multi-FPGA systems", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Florida": 3.0, "Clemson University": 1.0}, "Authors": ["Brian T. Holland", "Alan D. George", "Herman Lam", "Melissa Smith"]}]}, {"DBLP title": "Leveraging reconfigurability in the hardware/software codesign process.", "DBLP authors": ["Lesley Shannon", "Paul Chow"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000840", "OA papers": [{"PaperId": "https://openalex.org/W1996426321", "PaperTitle": "Leveraging reconfigurability in the hardware/software codesign process", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Simon Fraser University": 1.0, "University of Toronto": 1.0}, "Authors": ["Lesley Shannon", "Paul Chow"]}]}, {"DBLP title": "Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms.", "DBLP authors": ["Federico Nava", "Donatella Sciuto", "Marco D. Santambrogio", "Stefan Herbrechtsmeier", "Mario Porrmann", "Ulf Witkowski", "Ulrich R\u00fcckert"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000841", "OA papers": [{"PaperId": "https://openalex.org/W2048578917", "PaperTitle": "Applying dynamic reconfiguration in the mobile robotics domain", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Politecnico di Milano": 2.5, "Massachusetts Institute of Technology": 0.5, "Paderborn University": 2.0, "South Westphalia University of Applied Sciences": 1.0, "Bielefeld University": 1.0}, "Authors": ["Federico Nava", "Donatella Sciuto", "Marco D. Santambrogio", "Stefan Herbrechtsmeier", "Mario Porrmann", "Ulf Witkowski", "Ulrich Rueckert"]}]}, {"DBLP title": "Platform-aware bottleneck detection for reconfigurable computing applications.", "DBLP authors": ["Seth Koehler", "Greg Stitt", "Alan D. George"], "year": 2011, "doi": "https://doi.org/10.1145/2000832.2000842", "OA papers": [{"PaperId": "https://openalex.org/W2059536715", "PaperTitle": "Platform-aware bottleneck detection for reconfigurable computing applications", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Seth D. Koehler", "Greg Stitt", "Alan D. George"]}]}, {"DBLP title": "Introduction to special section FPGA 2009.", "DBLP authors": ["Peter Y. K. Cheung"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068717", "OA papers": [{"PaperId": "https://openalex.org/W1976447725", "PaperTitle": "Introduction to special section FPGA 2009", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Peter Y. K. Cheung"]}]}, {"DBLP title": "VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling.", "DBLP authors": ["Jason Luu", "Ian Kuon", "Peter Jamieson", "Ted Campbell", "Andy Gean Ye", "Wei Mark Fang", "Kenneth B. Kent", "Jonathan Rose"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068718", "OA papers": [{"PaperId": "https://openalex.org/W2014316444", "PaperTitle": "VPR 5.0", "Year": 2011, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Toronto": 7.0, "University of New Brunswick": 1.0}, "Authors": ["Jason Luu", "Ian Kuon", "Peter Jamieson", "Ted Campbell", "Andy Ye", "Wei Fang", "Kenneth M. Kent", "Jonathan Rose"]}]}, {"DBLP title": "Choose-your-own-adventure routing: Lightweight load-time defect avoidance.", "DBLP authors": ["Raphael Rubin", "Andr\u00e9 DeHon"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068719", "OA papers": [{"PaperId": "https://openalex.org/W2090396933", "PaperTitle": "Choose-your-own-adventure routing", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Pennsylvania": 2.0}, "Authors": ["Raphael Rubin", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Scalable don't-care-based logic optimization and resynthesis.", "DBLP authors": ["Alan Mishchenko", "Robert K. Brayton", "Jie-Hong R. Jiang", "Stephen Jang"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068720", "OA papers": [{"PaperId": "https://openalex.org/W1993932586", "PaperTitle": "Scalable don't-care-based logic optimization and resynthesis", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of California, Berkeley": 2.0, "National Taiwan University": 1.0, "Xilinx (United States)": 1.0}, "Authors": ["Alan Mishchenko", "Robert K. Brayton", "Jie-Hong R. Jiang", "Stephen Jang"]}]}, {"DBLP title": "FPGA technology mapping with encoded libraries and staged priority cuts.", "DBLP authors": ["Andrew A. Kennings", "Kristofer Vorwerk", "Arun Kundu", "Val Pevzner", "Andy Fox"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068721", "OA papers": [{"PaperId": "https://openalex.org/W2083030004", "PaperTitle": "FPGA technology mapping with encoded libraries and staged priority cuts", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Actel Corp., Mountain View, CA": 5.0}, "Authors": ["Andrew Kennings", "Kristofer Vorwerk", "Arun Kundu", "Val Pevzner", "Andy Fox"]}]}, {"DBLP title": "Performance of partial reconfiguration in FPGA systems: A survey and a cost model.", "DBLP authors": ["Kyprianos Papadimitriou", "Apostolos Dollas", "Scott Hauck"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068722", "OA papers": [{"PaperId": "https://openalex.org/W2081381252", "PaperTitle": "Performance of partial reconfiguration in FPGA systems", "Year": 2011, "CitationCount": 100, "EstimatedCitation": 100, "Affiliations": {"Technical University of Crete": 2.0, "University of Washington": 1.0}, "Authors": ["Kyprianos Papadimitriou", "Apostolos Dollas", "Scott Hauck"]}]}, {"DBLP title": "Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA.", "DBLP authors": ["Xiaoheng Chen", "Venkatesh Akella"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068723", "OA papers": [{"PaperId": "https://openalex.org/W2084671567", "PaperTitle": "Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Davis": 2.0}, "Authors": ["Xiaoheng Chen", "Venkatesh Akella"]}]}, {"DBLP title": "Net-length-based routability-driven power-aware clustering.", "DBLP authors": ["Lakshmi Easwaran", "Ali Akoglu"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068724", "OA papers": [{"PaperId": "https://openalex.org/W1967624322", "PaperTitle": "Net-length-based routability-driven power-aware clustering", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Lakshmi Easwaran", "Ali Akoglu"]}]}, {"DBLP title": "Compressor tree synthesis on commercial high-performance FPGAs.", "DBLP authors": ["Hadi Parandeh-Afshar", "Arkosnato Neogy", "Philip Brisk", "Paolo Ienne"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068725", "OA papers": [{"PaperId": "https://openalex.org/W2120474114", "PaperTitle": "Compressor tree synthesis on commercial high-performance FPGAs", "Year": 2011, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"\u00c9cole Polytechnique": 2.0, "Indian Institute of Technology Kharagpur": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Hadi Parandeh-Afshar", "Arkosnato Neogy", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "Test compression for dynamically reconfigurable processors.", "DBLP authors": ["Hiroaki Inoue", "Junya Yamada", "Hideyuki Yoneda", "Katsumi Togawa", "Masato Motomura", "Koichiro Furuta"], "year": 2011, "doi": "https://doi.org/10.1145/2068716.2068726", "OA papers": [{"PaperId": "https://openalex.org/W2146164522", "PaperTitle": "Test compression for dynamically reconfigurable processors", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nec Corporation": 2.0, "Renesas Electronics (United States)": 4.0}, "Authors": ["Hiroaki Inoue", "Junya Yamada", "Hideyuki Yoneda", "Katsumi Togawa", "Masato Motomura", "Koichiro Furuta"]}]}]