axis_switch_0.v,verilog,xil_defaultlib,../../../../FIFO_FOR_AXIS.srcs/sources_1/ip/axis_switch_0/sim/axis_switch_0.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
