WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2660005 heartbeat IPC: 3.759 cumulative IPC: 3.759 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5626159 heartbeat IPC: 3.371 cumulative IPC: 3.555 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6876160 cumulative IPC: 3.636 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6876160 cumulative IPC: 3.636 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13905256 heartbeat IPC: 1.208 cumulative IPC: 0.7113 (Simulation time: 00 hr 01 min 25 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 28045684 heartbeat IPC: 0.7072 cumulative IPC: 0.7086 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 34906878 heartbeat IPC: 1.457 cumulative IPC: 0.8919 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 49144296 heartbeat IPC: 0.7024 cumulative IPC: 0.828 (Simulation time: 00 hr 04 min 03 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 63526977 heartbeat IPC: 0.6953 cumulative IPC: 0.7943 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 70634274 heartbeat IPC: 1.407 cumulative IPC: 0.8626 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 84506018 heartbeat IPC: 0.7209 cumulative IPC: 0.8373 (Simulation time: 00 hr 06 min 41 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 98654840 heartbeat IPC: 0.7068 cumulative IPC: 0.8172 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 106308845 heartbeat IPC: 1.307 cumulative IPC: 0.8548 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 119585438 heartbeat IPC: 0.7532 cumulative IPC: 0.8429 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_11.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 119727899 cumulative IPC: 0.8352 (Simulation time: 00 hr 09 min 47 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 119727899 cumulative IPC: 0.8352 (Simulation time: 00 hr 09 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_11.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8352 instructions: 100000000 cycles: 119727899
CPU 0 Branch Prediction Accuracy: 88.66% MPKI: 24.76 Average ROB Occupancy at Mispredict: 18.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.539
BRANCH_INDIRECT: 13.8
BRANCH_CONDITIONAL: 8.01
BRANCH_DIRECT_CALL: 1.03
BRANCH_INDIRECT_CALL: 0.691
BRANCH_RETURN: 0.725

L1D TOTAL        ACCESS:   32428903 HIT:   27586832 MISS:    4842071
L1D LOAD         ACCESS:   23210789 HIT:   18895886 MISS:    4314903
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    9023346 HIT:    8678199 MISS:     345147
L1D TRANSLATION  ACCESS:     194768 HIT:      12747 MISS:     182021
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 17.31 cycles
L1I TOTAL        ACCESS:    7433728 HIT:    4972233 MISS:    2461495
L1I LOAD         ACCESS:    7433728 HIT:    4972233 MISS:    2461495
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 15.16 cycles
L2C TOTAL        ACCESS:    6608374 HIT:    4900756 MISS:    1707618
L2C LOAD         ACCESS:    5936087 HIT:    4494972 MISS:    1441115
L2C RFO          ACCESS:     139315 HIT:      84428 MISS:      54887
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     351728 HIT:     284452 MISS:      67276
L2C TRANSLATION  ACCESS:     181244 HIT:      36904 MISS:     144340
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 34.72 cycles
LLC TOTAL        ACCESS:    1790193 HIT:    1620679 MISS:     169514
LLC LOAD         ACCESS:    1441114 HIT:    1337686 MISS:     103428
LLC RFO          ACCESS:      54887 HIT:      41483 MISS:      13404
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     149852 HIT:     133043 MISS:      16809
LLC TRANSLATION  ACCESS:     144340 HIT:     108467 MISS:      35873
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 155.3 cycles
cpu0_DTLB TOTAL        ACCESS:   26564367 HIT:   19936348 MISS:    6628019
cpu0_DTLB LOAD         ACCESS:   26564367 HIT:   19936348 MISS:    6628019
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.83 cycles
cpu0_ITLB TOTAL        ACCESS:    6657958 HIT:    6134431 MISS:     523527
cpu0_ITLB LOAD         ACCESS:    6657958 HIT:    6134431 MISS:     523527
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.28 cycles
cpu0_STLB TOTAL        ACCESS:    4747799 HIT:    4590911 MISS:     156888
cpu0_STLB LOAD         ACCESS:    4747799 HIT:    4590911 MISS:     156888
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 78.12 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28910
  ROW_BUFFER_MISS:     123790
 AVG DBUS CONGESTED CYCLE: 3.892
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11535
  FULL:      49042
