var pairs =
{
"tristate":{"interface":1,"enable":1,"network":1,"sig":1}
,"interface":{"tsall":1}
,"tsall":{"global":1,"signal":1,"library":1,"information":1,"verilog":1,"vhdl":1,"considered":1,"instance":1,"port":1,"elements":1,"element":1,"tsall_inst":1,"std_ulogic":1,"component":1}
,"global":{"signal":1,"tristate":1,"signals":1}
,"topic":{"provides":1,"follows":1}
,"provides":{"guidelines":1}
,"guidelines":{"specific":1}
,"specific":{"instructions":1}
,"instructions":{"interfacing":1}
,"interfacing":{"global":1}
,"signal":{"fpga":1,"global":1}
,"fpga":{"device":1,"devices":1,"libraries":1}
,"device":{"machxo":1,"family":1,"necessary":1}
,"machxo":{"latticesc":1,"tsall":1}
,"latticesc":{"fpga":1,"tsall":1}
,"devices":{"details":1}
,"details":{"regarding":1}
,"regarding":{"architecture":1}
,"architecture":{"global":1}
,"signals":{"described":1,"design":1}
,"described":{"data":1}
,"data":{"sheet":1}
,"sheet":{"device":1}
,"family":{"information":1}
,"information":{"tsall":1,"using":1,"library":1,"refer":1}
,"library":{"element":1,"elements":1}
,"element":{"tsall":1,"design":1,"tsalln":1,"verilog":1,"description":1}
,"using":{"library":1,"tsall":1,"don\u0027t":1}
,"elements":{"hdl":1,"design":1,"present":1,"instantiate":1,"fpga":1}
,"hdl":{"synthesis":1,"example":1,"vhdl":1}
,"synthesis":{"header":1,"directives":1}
,"header":{"libraries":1}
,"libraries":{"topic":1,"reference":1}
,"major":{"items":1}
,"items":{"discussed":1}
,"discussed":{"topic":1}
,"verilog":{"hdl":1,"simulations":1}
,"vhdl":{"example":1,"respectively":1,"designs":1}
,"default":{"tristate":1}
,"enable":{"pio":1,"signals":1,"output":1}
,"pio":{"blocks":1}
,"blocks":{"assigned":1}
,"assigned":{"local":1}
,"local":{"output":1}
,"output":{"enable":1}
,"design":{"explicitly":1,"signal":1,"tsall":1,"require":1}
,"explicitly":{"connect":1}
,"connect":{"design":1}
,"network":{"device":1}
,"necessary":{"instantiate":1}
,"instantiate":{"tsall":1,"vhdl":1}
,"considered":{"active":1}
,"active":{"low":1}
,"low":{"enable":1}
,"instance":{"name":1}
,"name":{"tsall_inst":1,"machxo":1,"latticesc":1}
,"tsall_inst":{"port":1,".tsall":1,"label":1,"tsall":1,".tsalln":1}
,"port":{"name":1,"tsall":1,"map":1,"tsalln":1}
,"simulations":{"produce":1}
,"produce":{"errors":1}
,"errors":{"library":1}
,"require":{"instantiation":1}
,"instantiation":{"gsr":1}
,"gsr":{"pur":1}
,"pur":{"tsall":1}
,"examples":{"below":1}
,"below":{"show":1}
,"show":{"proper":1}
,"proper":{"syntax":1}
,"syntax":{"instantiating":1}
,"instantiating":{"machxo":1}
,"example":{"machxo":1,"latticesc":1}
,"component":{"tsall":1,"true":1}
,"end":{"component":1}
,"attributes":{"synplify":1,"precision":1}
,"attribute":{"syn_black_box":1,"syn_noprune":1,"black_box":1,"dont_touch":1}
,"syn_black_box":{"boolean":1,"tsall":1}
,"syn_noprune":{"boolean":1,"tsall":1,"dont_touch":1}
,"precision":{"rtl":1}
,"black_box":{"boolean":1,"tsall":1}
,"dont_touch":{"boolean":1,"tsall_inst":1,"library":1}
,"label":{"true":1}
,"map":{"tsall":1,"tsalln":1}
,"tsalln":{"std_ulogic":1,"global":1}
,"applications":{"recommends":1}
,"recommends":{"using":1}
,"don\u0027t":{"touch":1}
,"touch":{"synthesis":1}
,"directives":{"syn_noprune":1}
,"designs":{"information":1}
,"reference":{"guide":1}
,"refer":{"following":1}
,"following":{"documentation":1}
,"description":{"tsall":1}
,"hardware":{"how-to":1}
}
;Search.control.loadWordPairs(pairs);
