7400-Series Overview
====================

Caps between power and ground?

Levels and Families
-------------------

### Levels

These vary with individual parts; always verify with data sheet.
CMOS may generally be run up to 15 V with approx.
0.3\*Vcc = LOW max and min HIGH = 0.7\*Vcc.

|    OUTPUT | min low | LOW max | min HIGH | high max |
|----------:|--------:|:--------|---------:|:---------|
|   5V CMOS |     0.0 | 0.05    |     4.95 | 5.0      |
| ATMega328 |     0.0 | 0.9     |     4.2  | 5.0      |
|   5V  TTL |     0.0 | 0.5     |     2.7  | 5.0      |
| 3.3V CMOS |     0.0 | 0.5     |     2.4  | 3.3      |

|     INPUT | min low | LOW max | min HIGH | high max |
|----------:|--------:|:--------|---------:|:---------|
|   5V CMOS |     0.0 | 1.5     |     3.5  | 5.0      |
| ATMega328 |     0.0 | 1.5     |     3.0  | 5.0      |
|   5V  TTL |     0.0 | 0.8     |     2.0  | 5.0      |
| 3.3V CMOS |     0.0 | 0.8     |     2.0  | 3.3      |

For interfacing, `74x245` octal bus transceivers with 3-state outputs:
* `74HC245`: CMOS → CMOS
* `74VC245`: 3.3V CMOS → 5V TTL
* `74HCT245`: 5V TTL → 5V CMOS

#### Sources

* 3.3V CMOS levels from `74LVT04` Hex Inverter.
* "Interfacing Considerations" on the [Wikipedia TTL page][wp-ttl] has
  a brief discussion of levels and current.
* Sparkfun's [Logic Levels][spark-levels] is a basic discussion. Its
  many references are mostly in this list.
* Interfacebus.com's [Logic Threshold Voltage Levels][ib-levels] has a
  bar graph representation of interface voltage levels for various
  families. ([Digital Logic Information][ib-digital] links to a
  low-level logic voltage chart and other information.)
* JeeLabs post [Voltage: 3.3 vs 5][jee-33vs5] discusses running an
  Arduino at 3.3V (apparently ok even at 16 MHz), mixing 3.3V and 5V
  devices, and using a 1K Ohm resistor to limit current to allow
  (slow) 5V inputs on 3.3V digital pins via limiting by the ESD
  diodes.
* Radical Brad's [VIC-20 JetPack][rbv20] gives levels and the chips he
  uses for interfacing.
* All About Circuits' [Logic Signal Voltage Levels][aac-lsvl] is a
  detailed tutorial also discussing Schmitt triggers, pullup resistors,
  open collector interfacing, etc.
* Microchip's [3V Tips 'n Tricks] is a catalog of techniques for
  interfacing between 3.3V and 5V parts including power, digital and
  analog interfaces. Some calculations required.
* TI Application Report [Migration From 3.3 V to 2.5 V Power Supplies
  for Logic Devices][scea005] has a nice voltage level diagram  for 5V
  CMOS/TTL, 3.3V and 2.5V on page 2 (PDF page 14), some logic family
  information (including AHC and LVCH), notes on tolerance of
  higher-level families, and some fairly technical information on
  capacitive load and propagation delays.
* [BJ Furman ME 106 Intro to Mechatronics][ME106].

### Families

- "Sub-types" on the [Wikipedia TTL page][wp-ttl] has some families.
- Interfacebus.com's [Digital Logic Information][ib-digital] page has
  lots of information on glue logic families and how to choose them.
- TI document on CMOS/HC/HCT/TTL and noise level ranges in TTL:
  [SN54/74HCT CMOS Logic Family Applications and Restrictions][ti-hct].
- LS loads signal lines a lot more than HC; outputs can't pull high
  enough into some CMOS loads for them to consistently recognize HIGH
- HC is fast enough for 4 MHz; AC required for faster.

http://forum.6502.org/viewtopic.php?f=12&t=3620&sid=4c12bb500e4de4611e2dd902aed40ec7&start=15


Parts
-----

#### Notes
- See also Wikipedia, [List of 7400-series integrated circuits][wp-7400list].
- Part number is given without `74` prefix and logic family.
- Pin counts are for DIP parts.
- Inputs `A,B,C,…`, Outputs `Y0,Y1,…`, Enable `G1,G̅2̅,/G2…` or `CS1,C̅S̅2̅,/CS2`

#### Boolean

* __'00__ (14): Quad 2-input NAND gate [TI SN74LS00].
  - Pins: `1A 1B 1Y 2A 2B 2Y GND ‥  3Y 3B 3A 4Y 4B 4A Vcc`
* __'04, '05, '06__ (14): Hex inverter gate [TI SN74LS04]
  - Pins: `1A 1Y 2A 2Y 3A 3Y GND   4Y 4A 5Y 5A 6Y 6A Vcc`
  - '05 is open collector; '06 is open collector 30V/40mA.
* __'08__ (14): Quad 2-input AND gate [TI SN74LS08]
  - Pins: `1A 1B 1Y 2A 2B 2Y GND ‥ 3Y 3A 3B 4Y 4A 4B Vcc`
* __'14__ (14): Schmitt-trigger hex inverter [TI SN74LS14].
  - Pins: Same as '04

#### Multivibrators

_Astable_ continually switches between two states,
_monostable_ settles in one state when not triggered,
_bistable_ settles in either state.

* __'122__ (16): Retriggerable monostable multivibrator [TI SN74LS122]
  - Pins: `A1 A2 B1 B2 C̅L̅R̅ Q̅ GND ‥ Q Rint NC Cext NC Rext/Cext Vcc`
  - Trigger input A is active-low, B active-high and avoids jitter.
  - Retrigger after 0.22 Cext (pF) extends pulse. Clear terminates pulse.
  - Timing cap between Cext and Rext/Cext (positive).
  - Connect Rint to Vcc to use internal timing resistor.
* __'123__ (16): Dual retriggerable monostable multivibrator [TI SN74LS122]
  - Pins: `1A 1B 1C̅L̅R̅ 1Q̅ 2Q 2Cext 2Rext/Cext ‥`
    `2A 2B 2C̅L̅R̅ 2Q̅ 1Q 1Cext 1Rext/Cext Vcc`
  - Like 122 but separate clear and timing inputs.
* __'130__ (??): Like 123?  [TI SN74LS122]

#### Flip-flops, Registers

* Presettable counters can often be used as registers, too.
* __'73__ (14): Dual J-K flip flops, async clear [TI SN74LS73A]
 - Pins: `1CLK 1C̅L̅R̅ 1K Vcc 2CLK 2C̅L̅R̅ 2J ‥ 2Q̅ 2Q 2K GND 1Q 1Q̅ 1J`
* __'74__ (14): Dual D positive edge triggered flip-flop, asynchronous preset
  and clear [TI SN74LS74A].
  - Pins: `1C̅L̅R̅ 1D 1CLK 1P̅R̅E̅ 1Q 1Q̅ GND ‥ 2Q̅ 2Q 2PR̅E̅ 2CLK 2D 2C̅L̅R̅ Vcc`
  - D is transfered to Q,Q̅ on rising edge of CLK.
  - P̅R̅E̅,C̅L̅R̅ set/reset outputs regardless of other inputs.
* __'174__ (16): Hex D flip-flop, common async clear [TI 74LS175]
  - Pins: `C̅L̅R̅ 1Q 1D 2D 2Q 3D 3Q GND ‥ CLK 4Q 4D 5Q 5D 6D 6Q Vcc`
  - When `C̅L̅R̅` asserted, `Q` low; else loads D to Q on rising edge of `CLK`
* __'175__ (16): Quad D flip-flop, common async clear [TI 74LS175]
  - Pins: `C̅L̅R̅ 1Q 1Q̅ 1D 2D 2Q̅ 2Q GND ‥ CLK 3Q 3Q̅ 3D 4D 4Q̅ 4Q Vcc`
  - Like '174, but adds `Q̅` outputs too.
* __'259__ (16): 8-bit addressable latch [TI SN74LS259B]
  - Pins: `S0 S1 S2 Q0 Q1 Q2 Q3 GND ‥ Q4 Q5 Q6 Q7 D G̅ C̅L̅R̅ Vcc`
  - 8×1-bit latches, outputs on `Q0…Q8`.
  - `S2,S1,S0` address latch to receive `D` input when `G̅` asserted.
  - `C̅L̅R̅` clears all non-addressed latches (and addresed when `G̅` deasserted).
  - Can be used as demux when `C̅L̅R̅` and `G̅` asserted
  - Used by Woz as `A0…A3` decoder on Apple Disk II controller.
* __'273__ (20): Octal D-type flip-flop w/clear [TI SN74LS273]
  - Wikipedia calls this "8-bit register" because shared CLK/CLR
  - Pins: `C̅L̅R̅ 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND ‥ CLK 5Q 5D 6D 6Q 7Q 7D 8D 8Q Vcc`
* __'279__ (16): Quad S̅ R̅ latches [SN74LS279A]
  - Pins: `1̅R̅ 1̅S̅1 1̅S̅2 1Q 2̅R̅ 2̅S̅ 2Q GND ‥ 3Q 3̅R̅ 3̅S̅1 3S̅2 4Q 4̅R̅ 4̅S̅ VCC`
  - Both S̅, R̅ asserted is invalid.
* __'377__ (20): Octal D-type flip-flops with enable [TI SN74LS377]
  - Pins: `G̅ 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND ‥ CLK 5Q 5D 6D 6Q 7Q 7D 8D 8Q Vcc`
  - `G̅` low: outputs hold input value of last clock rising edge
  - `G̅` high: outputs held, all inputs ignored
* __'573__ (20): Octal D-type transparent latch 3-state [TI SN74ALS573C]
  - Pins: `O̅E̅ 1D 2D 3D 4D 5D 6D 7D 8D GND ‥ LE 8Q 7Q 6Q 5Q 4Q 3Q 2Q 1Q Vcc`
  - When `LE` high, outputs follow inputs; when `LE` low outputs latch.
* __'574__ (20): Octal D-type edge-triggered flip-flop 3-state [TI SN74BCT574]
  - Pins: `O̅E̅ 1D…8D GND ‥ CLK 8Q…1Q Vcc` (CLK rising edge)
  - Designed to drive highly capacitive/low-Z loads
* __'670__ 4-by-4 Register Files w/3-state outputs [TI SN74LS670].
  - Four 4-bit registers; simultaneous independent read/write.
  - Useful as a memory bank selection register?
  - Read select to data valid 40 ns max 23 ns typ.

#### Shift Registers

* __'164__ (14): 8-bit Parallel Out Serial Shift Register [TI SN74LS164]
  - Pins: `A B Qa Qb Qc Qd GND ‥ CLK C̅L̅R̅ Qe Qf Qg Qh Vcc`
  - Clocks on low-to-high `CLK`; `C̅L̅R̅` asynchronous
  - Input: `A∧B` → `Qa`, `Qh` → discard
  - Input set at time (H or L clock), but meet set-up time specs
* __'165__ (16): 8-bit Parallel Load Shift Register [TI SN74HC165]
  - Pins: `SH/L̅D̅ CLK E F G H Q̅h̅ GND ‥ Qh SER A B C D CLKINH Vcc`
  - Load is async.
  - `CLK`/`CLKINH` are two inputs of a NOR; one low enables other as clock.
* __'166__ (16): Parallel-load 8-bit Shift Register [TI SN74LS166A]
  - Pins: `SER A B C D CLKINH CLK GND ‥ C̅L̅R̅ E F G Qh H SH/L̅D̅ Vcc`
  - Load is sync. Has clear. Otherwise similar to '165.
* __'299__ (20): 8-bit Universal Shift/Storage Register [TI SN74LS299]
  - Pins: `SO G̅1 G̅2 G E C A QA' C̅L̅R̅ GND ‥ SR CLK B D F H QH' SL S1 Vcc`
  - Async `C̅L̅R̅` takes effect immediately. See '323 for sync clear.
  - `QA'` and `QH'` are always-enabled outputs
  - `A…H` are outputs when `G̅1`, `G̅2` both low, otherwise Hi-Z.
  - Shifts/loads on rising clock edge; clock ignored when `S1,S0`=00.
  - `S1,S0`=01: shift right: `SR`→A, A→B, …, G→H, H lost.
  - `S1,S0`=10: shift left: `SL`→H, H→G, …, B→A, A lost.
  - `S1,S0`=11: load from `A…H`, `G̅1`,`G̅2` ignored
  - For SPI: output to MSOI, input to MISO, externally generate control/clock.
* __'323__ (20): 8-bit Universal Shift/Storage Register [TI SN74LS323]
  - `C̅L̅R̅` takes effect on rising edge of clock (see '299 for async clear)
* __'595, '596__ (16): 8-bit Shift Register with Output Latches [TI SN74LS595]
  - Pins: `Qb Qc Qd Qe Qf Qg Qh GND ‥ Qh S̅R̅C̅L̅R̅ SRCK RCK G̅ SER Qa Vcc`
  - Shift register load/shift on `SRCK`↑: `SER`→SRa, SRh→discard
  - Separate storage register loaded from shift register on `RCK`↑
  - If clocks connected, shift always one pulse ahead of storage
  - '595 3-state, '596 open collector

#### Counters

* __'160, '161, '162, '163__ (16):
  Synchronous 4-bit counter, presettable, carry lookahead [TI SN74LS161A]
  - 0,1 async clear, 2,3 sync clear. 0,2 (even) decade; 1,3 (odd) 4-bit.
  - Pins: `C̅L̅R̅ CLK A B C D ENP GND ‥ L̅O̅A̅D̅ ENT Qd Qc Qb Qa RCO Vcc`
  - `C̅L̅R̅` ignores enable.
  - `ENP` and `ENT` must be high to count, `ENT` fed forward to enable `RCO`
  - `RCO` (ripple carry) may have counting spikes
  - Non-A LS parts have synchronous preset; see data sheet.
* __'590, '591__: 8-bit Binary Counters with Output Registers [TI SN74LS590]
  - Counter and register clocks are separate: can load holding counter
    without clocking register counter (unique to this and 192/3?)
* __'4060__ (16): 14-stage binary ripple counter w/oscillator [nex 74HCT4060]
  - RC or crystal clocks with 8 through 16384 divisors.

#### Mux/Demux

Muxes can be used for parallel to serial conversion by counting up (or
down) the select inputs.

* __'138__ (16) 3-line to 8-line decoder/demux, inverting out [TI SN74LS138].
  - Pins: `A B C G̅2̅A̅ G̅2̅B̅ G1 Y7 GND ‥ Y6 Y5 Y4 Y3 Y2 Y1 Y0 Vcc`
  - enable: G1, G̅2̅A̅, G̅2̅B̅  (disabled: all outputs high)
  - input: A (LSB), B, C
  - output: one of Y0...Y7 low: ABC=0→Y0, ABC=1→Y1, ..., ABC=7→Y7
* __'139__ (16): Dual 2 to 4-line decoder/demux, inverting out [TI SN74LS139A].
  - Pins: `1G̅ 1A 1B 1Y0 1Y1 1Y2 1Y3 GND ‥ 2Y3 2Y2 2Y1 2Y0 2B 2A 2G̅ Vcc`
  - Useful for scanning keyboards? Seen it used for addr. decoding.
* __'150__ (24): 16-input version of '151, inverted `W` output only.
* __'151__ (16): 8 to 1 data selector/multiplexer [TI SN74LS151].
  - Pins: `D3 D2 D1 D0 Y W G̅ GND ‥ C B A D7 D6 D5 D4 Vcc`, `G̅` low enable
  - Outputs: `Y` non-inverting, `W` inverting.
* __'153__ (16): Dual 4 to 1 data selectors/multiplexers [TI SN74LS153].
  - Pins: `1G̅ B 1C3 1C2 1C1 1C0 1Y GND ‥ 2Y 2C0 2C1 2C2 2C3 A 2G̅ Vcc`
  - Output Y is input from one of C0-3 selected by A,B.
  - Uses: parallel→serial conversion, 4x for 8-bit wide x 4 byte memory
* __'154__ (24): 4- to 16-line Decoder/Demultiplexer [TI SN74154]
  - Pins: `0 1 2 3 4 5 6 7 8 9 10 GND ‥ 11 12 13 14 15 G̅1̅ G̅2̅ D C B A Vcc`
  - BCDA = low → 0 = low, 1-15 high.
* __'155, '156__ (16): 3→8 or dual 2→4 decoder/demux [TI SN74LS156N]
  - Pins: `1C 1G̅ B 1Y3 1Y2 1Y1 1Y0 GND ‥ 2Y0 2Y1 2Y2 2Y3 A 2G̅ 2C̅ Vcc`
  - `A,B` inputs common to both outputs; `C` is data output on selected line
  - 3-8 demux: tie `1C,2C̅`, `1G̅,2G̅` together
  - Dual 2-4 demux: tie `1C` high and `2C̅` low.
  - '155 totem pole; '156 open-collector
* __'157, '158__ (16): Quad 2-to-1 selector/multiplexor [TI SN54LS257B].
  - Pins: `A̅/B 1A 1B 1Y 2A 2B 2Y GND ‥ 3Y 3B 3A 4Y 4B 4A G̅ Vcc`
  - Select A or B inputs; 158 has inverting outputs.
  - Tri-state by unasserting `G̅`.
  - Typ use decoding ROW/COL for DRAM.

### Buffers

* __'125, '126__ (14): Quad bus buffer, three-state [TI SN74LS126A]
  - Pins: `1G̅ 1A 1Y 2G̅ 2A 2Y GND ‥ 3Y 3A 3G̅ 4Y 4A 4G̅ Vcc`
  - '125 has negative enable `G̅`, '126 has positive enable `G`.
* __'244__ (20): Octal Buffers and Line Drivers, 3-State Outputs [TI SN74LS240]
  - Schmitt trigger, unidirecitonal, two 4-line drivers with separate enable.
  - Pins: `1G̅ 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND ‥`
          `2A1 1Y4 2A2 1Y3 2a# 1Y2 2A4 1Y1 2G̅/2G Vcc`
  - Pin 19 is `2G` for '241, `2G̅` on '240 and '244
  - '240: Inverting outputs, unlike others.
  - '241: Pin 19 is positive logic `2G`, not negative; designed
    for using same input signal to reverse direction on party bus.
* __'245__ (20) Octal Bus Transceiver with 3-State Outputs [TI SN74LS245]
  - Schmitt trigger, bidirectional.
  - Pins: `DIR A1 A2 ... A8 GND ‥ B8 B7 ... B1 O̅E̅ Vcc`
  - `DIR` low is B→A, high is A→B. `O̅E̅` high tri-states both A and B.
* __'367__ (16) Hex Bus Driver with 3-State Output [TI SN54LS366A]
  - Pins: `G̅1 A1 Y1 A2 Y2 A3 Y3 GND ‥ Y4 A4 Y5 A5 Y6 A6 G̅2 Vcc`
  - Both selects low enable all 6 buffers

#### Special

* __'85__ (16): 4-bit Magnitude Comparator [TI SN74LS85]
  - Pins: `B3 →A<B →A=B →A>B A>B→ A=B→ A<B→ GND ‥ B0 A0 B1 A1 A2 B2 A3 Vcc`
  - Cascade by connecting `A?B→` outputs to corresponding `→A?B` inputs.
  - `→A=B` input must be pulled high on first unit in cascade.
  - Useful for address decoding? Rare?
* __'181, '182__: Bit-slice ALU and look-ahead carry generator. See [ALUs].
* __'610, '611, '612, '613__: Memory mappers [TI SN74LS610].
  Takes top 4 bits of address bus and remaps to 12 bits via 16 mapping
  registers. Appears pretty slow.


General Usage Notes
-------------------

[Open collector]/open drain outputs are low-Z to ground (pull down) on 0,
hi-Z (unconnected) on 1.
- Multiple outputs can be connected to one line (wired AND).
- Use pull-up restor (5K6?) to Vcc to bring hi-Z → high signal.
- Usu. collector voltage rating is higher than chip Vcc so can be used to
  interface 5V to 12V, TTL to CMOS, etc.

Multiple enable pins like G1, G̅2̅A̅, G̅2̅B̅ (G for "gate"?) are designed to
allow using three chips together without external inverters, or four with
one external inverter. Inputs to G1, G̅2̅A̅, G̅2̅B̅
- 0: Vcc, A0, A1
- 1:  A0, A1, A1
- 2:  A1, A0, A0
- 3: Vcc,  L,  L where L = A0 NAND A1 or NOT A1


<!-------------------------------------------------------------------->
[ALUs]: gate.md#alus

[3vTnT]: https://www.newark.com/pdfs/techarticles/microchip/3_3vto5vAnalogTipsnTricksBrchr.pdf
[aac-lsvl]: https://www.allaboutcircuits.com/textbook/digital/chpt-3/logic-signal-voltage-levels/
[ib-levels]: http://www.interfacebus.com/voltage_threshold.html
[jee-33vs5]: https://jeelabs.org/2010/12/16/voltage-3-3-vs-5/
[ME106]: https://web.archive.org/web/20150412022002/engr.sjsu.edu/~bjfurman/courses/ME106/ME106pdf/TTL-CMOS_logic-levels.pdf
[open collector]: https://en.wikipedia.org/wiki/Open_collector
[rbv20]: http://forum.6502.org/viewtopic.php?f=4&t=5315#p63368
[scea005]: http://www.ti.com/lit/an/scea005/scea005.pdf
[spark-levels]: https://learn.sparkfun.com/tutorials/logic-levels/all
[ti-hct]: http://www.ti.com/lit/an/scla011/scla011.pdf
[wp-7400list]: https://en.wikipedia.org/wiki/List_of_7400-series_integrated_circuits
[wp-ttl]: https://en.wikipedia.org/wiki/Transistor%E2%80%93transistor_logic

[TI SN74BCT574]: http://www.ti.com/lit/ds/symlink/sn74bct574.pdf
[TI SN74LS00]: http://www.ti.com/lit/gpn/sn74ls00
[TI SN74LS04]: http://www.ti.com/lit/ds/symlink/sn74ls04.pdf
[TI SN74LS08]: http://www.ti.com/lit/ds/symlink/sn74ls08.pdf
[TI SN74LS14]: https://www.ti.com/lit/ds/symlink/sn74ls14.pdf
[TI SN74LS85]: http://www.ti.com/lit/ds/symlink/sn74ls85.pdf
[TI SN74LS122]: http://www.ti.com/lit/ds/symlink/sn74ls122.pdf
[TI SN74LS126A]: https://www.ti.com/lit/ds/symlink/sn74ls126a.pdf
[TI SN74LS138]: http://www.ti.com/lit/gpn/sn74ls138
[TI SN74LS139A]: http://www.ti.com/lit/gpn/sn74ls139a
[TI SN74LS151]: http://www.ti.com/lit/ds/symlink/sn74ls151.pdf
[TI SN74LS153]: http://www.ti.com/lit/ds/symlink/sn74ls153.pdf
[TI SN74154]: https://web.archive.org/web/20150321045049/http://www.ti.com/lit/ds/symlink/sn74154.pdf
[TI SN74LS156N]: http://www.ti.com/product/sn74ls156/technicaldocuments
[TI SN74LS161A]: http://www.ti.com/lit/ds/symlink/sn74ls161a.pdf
[TI SN74LS164]: https://www.ti.com/lit/ds/symlink/sn74ls164.pdf
[TI SN74HC165]: http://www.ti.com/lit/ds/symlink/sn54hc165.pdf
[TI SN74LS166A]: http://www.ti.com/lit/ds/symlink/sn54ls166a.pdf
[TI 74LS175]: https://www.ti.com/lit/ds/symlink/sn74s175.pdf
[TI SN74LS240]: http://www.ti.com/lit/ds/symlink/sn54ls240.pdf
[TI SN74LS245]: http://www.ti.com/lit/ds/symlink/sn74ls245.pdf
[TI SN54LS257B]: http://www.ti.com/lit/ds/symlink/sn74ls257b.pdf
[TI SN74LS259B]: https://www.ti.com/lit/ds/symlink/sn74ls259b.pdf
[TI SN74LS273]: http://www.ti.com/lit/ds/symlink/sn74ls273.pdf
[TI SN74LS279A]: http://www.ti.com/lit/ds/symlink/sn54ls279a.pdf
[TI SN74LS299]: http://www.ti.com/lit/ds/symlink/sn74ls299.pdf
[TI SN74LS323]: https://www.ti.com/lit/ds/symlink/sn54ls323.pdf
[TI SN54LS366A]: https://www.ti.com/lit/ds/symlink/sn54ls366a.pdf
[TI SN74LS377]: https://www.ti.com/lit/ds/symlink/sn74ls377.pdf
[TI SN74ALS573C]: http://www.ti.com/lit/ds/symlink/sn74als573c.pdf
[TI SN74LS590]: http://www.ti.com/lit/ds/symlink/sn74ls590.pdf
[TI SN74LS595]: http://www.ti.com/lit/ds/symlink/sn74ls595.pdf
[TI SN74LS610]: https://datasheet.datasheetarchive.com/originals/scans/Scans-067/DSA2IH00212377.pdf
[TI SN74LS670]: http://www.ti.com/lit/ds/symlink/sn54ls670.pdf
[TI SN74LS73A]: http://www.ti.com/lit/ds/symlink/sn54ls73a.pdf
[TI SN74LS74A]: http://www.ti.com/lit/ds/symlink/sn74ls74a.pdf
[nex 74HCT4060]: https://assets.nexperia.com/documents/data-sheet/74HC_HCT4060.pdf
