<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683071-A1" country="EP" doc-number="2683071" kind="A1" date="20140108" family-id="46757832" file-reference-id="313462" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585178" ucid="EP-2683071-A1"><document-id><country>EP</country><doc-number>2683071</doc-number><kind>A1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12752194-A" is-representative="YES"><document-id mxw-id="PAPP154847370" load-source="docdb" format="epo"><country>EP</country><doc-number>12752194</doc-number><kind>A</kind><date>20120221</date><lang>JA</lang></document-id><document-id mxw-id="PAPP183608534" load-source="docdb" format="original"><country>EP</country><doc-number>12752194.6</doc-number><date>20120221</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140547319" ucid="JP-2011046167-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2011046167</doc-number><kind>A</kind><date>20110303</date></document-id></priority-claim><priority-claim mxw-id="PPC140551097" ucid="JP-2012054128-W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012054128</doc-number><kind>W</kind><date>20120221</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-2017194804" load-source="docdb">H02M   7/797       20060101ALN20150928BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2017197139" load-source="docdb">H02P  27/08        20060101ALI20150928BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2017198064" load-source="docdb">H02P  29/02        20060101ALI20150928BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2017198634" load-source="docdb">H02P   3/22        20060101ALN20150928BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2017203293" load-source="docdb">H02M   1/084       20060101ALI20150928BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-2017203596" load-source="docdb">B60L   3/00        20060101AFI20150928BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1976548945" load-source="docdb" scheme="CPC">H02P  29/0241      20160201 LI20160202BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2020468424" load-source="docdb" scheme="CPC">H02P   3/22        20130101 LA20150925BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2087956998" load-source="docdb" scheme="CPC">H02M   1/084       20130101 LI20150305BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2087957896" load-source="docdb" scheme="CPC">H02M2001/0006      20130101 LA20150305BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2087963623" load-source="docdb" scheme="CPC">H02M   7/53871     20130101 LI20150305BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2087966216" load-source="docdb" scheme="CPC">H02P  29/024       20130101 LI20150305BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2087966274" load-source="docdb" scheme="CPC">H02P  27/08        20130101 LI20150305BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2117104771" load-source="docdb" scheme="CPC">Y02T  10/642       20130101 LA20150115BHEP        </classification-cpc><classification-cpc mxw-id="PCL2122915186" load-source="docdb" scheme="CPC">B60L   3/003       20130101 LI20140930BHEP        </classification-cpc><classification-cpc mxw-id="PCL2122919972" load-source="docdb" scheme="CPC">B60L   3/0076      20130101 LI20140930BHEP        </classification-cpc><classification-cpc mxw-id="PCL2122922797" load-source="docdb" scheme="CPC">H02P  27/06        20130101 FI20141003BHEP        </classification-cpc><classification-cpc mxw-id="PCL2122924375" load-source="docdb" scheme="CPC">B60L   3/0046      20130101 LI20140930BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132360167" lang="DE" load-source="patent-office">STROMWANDLER</invention-title><invention-title mxw-id="PT132360168" lang="EN" load-source="patent-office">ELECTRIC POWER CONVERTER</invention-title><invention-title mxw-id="PT132360169" lang="FR" load-source="patent-office">CONVERTISSEUR DE PUISSANCE ÉLECTRIQUE</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR919530069" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HITACHI AUTOMOTIVE SYSTEMS LTD</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919535250" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HITACHI AUTOMOTIVE SYSTEMS, LTD.</last-name></addressbook></applicant><applicant mxw-id="PPAR919019214" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Hitachi Automotive Systems, Ltd.</last-name><iid>101158753</iid><address><street>2520, Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919527309" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>FUNABA SEIJI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919522636" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>FUNABA, SEIJI</last-name></addressbook></inventor><inventor mxw-id="PPAR919018155" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>FUNABA, SEIJI</last-name><address><street>c/o HITACHI AUTOMOTIVE SYSTEMS, Ltd., 2520 Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919538720" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>NOTO YASUO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919518111" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>NOTO, YASUO</last-name></addressbook></inventor><inventor mxw-id="PPAR919018130" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>NOTO, YASUO</last-name><address><street>c/o HITACHI AUTOMOTIVE SYSTEMS, Ltd., 2520 Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919518461" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>TSUJI MASASHIGE</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919512381" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>TSUJI, MASASHIGE</last-name></addressbook></inventor><inventor mxw-id="PPAR919014921" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>TSUJI, MASASHIGE</last-name><address><street>c/o HITACHI AUTOMOTIVE SYSTEMS, Ltd., 2520 Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919538268" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>KUNII KEIJI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919537563" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>KUNII, KEIJI</last-name></addressbook></inventor><inventor mxw-id="PPAR919016811" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KUNII, KEIJI</last-name><address><street>c/o HITACHI AUTOMOTIVE SYSTEMS, Ltd., 2520 Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919516123" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>YAHATA KOICHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919508630" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>YAHATA, KOICHI</last-name></addressbook></inventor><inventor mxw-id="PPAR919012336" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>YAHATA, KOICHI</last-name><address><street>c/o HITACHI AUTOMOTIVE SYSTEMS, Ltd., 2520 Takaba</street><city>Hitachinaka-shi Ibaraki 312-8503</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919505687" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>HIDA SHINICHIRO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919523834" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>HIDA, SHINICHIRO</last-name></addressbook></inventor><inventor mxw-id="PPAR919009141" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>HIDA, SHINICHIRO</last-name><address><street>c/o HITACHI CAR ENGINEERING, Ltd., 2477 Takaba</street><city>Hitachinaka-shi Ibaraki 312-0062</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919012821" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>MERH-IP Matias Erny Reichl Hoffmann</last-name><iid>101060911</iid><address><street>Paul-Heyse-Strasse 29</street><city>80336 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2012054128-W"><document-id><country>JP</country><doc-number>2012054128</doc-number><kind>W</kind><date>20120221</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012117893-A1"><document-id><country>WO</country><doc-number>2012117893</doc-number><kind>A1</kind><date>20120907</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS549815614" load-source="docdb">AL</country><country mxw-id="DS549743455" load-source="docdb">AT</country><country mxw-id="DS549815615" load-source="docdb">BE</country><country mxw-id="DS549818513" load-source="docdb">BG</country><country mxw-id="DS549908849" load-source="docdb">CH</country><country mxw-id="DS549815616" load-source="docdb">CY</country><country mxw-id="DS549816922" load-source="docdb">CZ</country><country mxw-id="DS549819653" load-source="docdb">DE</country><country mxw-id="DS549815617" load-source="docdb">DK</country><country mxw-id="DS549815622" load-source="docdb">EE</country><country mxw-id="DS549745705" load-source="docdb">ES</country><country mxw-id="DS549818522" load-source="docdb">FI</country><country mxw-id="DS549818523" load-source="docdb">FR</country><country mxw-id="DS549819658" load-source="docdb">GB</country><country mxw-id="DS549815623" load-source="docdb">GR</country><country mxw-id="DS549819659" load-source="docdb">HR</country><country mxw-id="DS549816923" load-source="docdb">HU</country><country mxw-id="DS549908850" load-source="docdb">IE</country><country mxw-id="DS549815624" load-source="docdb">IS</country><country mxw-id="DS549818524" load-source="docdb">IT</country><country mxw-id="DS549815625" load-source="docdb">LI</country><country mxw-id="DS549819660" load-source="docdb">LT</country><country mxw-id="DS549743456" load-source="docdb">LU</country><country mxw-id="DS549818525" load-source="docdb">LV</country><country mxw-id="DS549819661" load-source="docdb">MC</country><country mxw-id="DS549743465" load-source="docdb">MK</country><country mxw-id="DS549743466" load-source="docdb">MT</country><country mxw-id="DS549815630" load-source="docdb">NL</country><country mxw-id="DS549819666" load-source="docdb">NO</country><country mxw-id="DS549815631" load-source="docdb">PL</country><country mxw-id="DS549818530" load-source="docdb">PT</country><country mxw-id="DS549816924" load-source="docdb">RO</country><country mxw-id="DS549818531" load-source="docdb">RS</country><country mxw-id="DS549815632" load-source="docdb">SE</country><country mxw-id="DS549908851" load-source="docdb">SI</country><country mxw-id="DS549819667" load-source="docdb">SK</country><country mxw-id="DS549819668" load-source="docdb">SM</country><country mxw-id="DS549743467" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673350" lang="EN" load-source="patent-office"><p id="pa01" num="0001">An electric power converter which is provided with: a plurality of power conversion elements; a first control circuit which outputs a first control signal; an electricity storage circuit; a second control circuit which outputs a second control signal in cases when the direct-current power source that supplies electrical power to the first control circuit is not normal; and a drive circuit which outputs drive signals for driving the plurality of power conversion elements. Each of the plurality of power conversion elements is either a power conversion element of the upper arm connected to the high voltage side or a power conversion element of the lower arm connected to the low voltage side. In cases when the voltage of the electricity storage circuit is at a predetermined first voltage value or higher, the second control circuit outputs a second control signal so that all the power conversion elements of the upper arm or all the power conversion elements of the lower arm are turned on and the others are turned off.<img id="iaf01" file="imgaf001.tif" wi="78" he="57" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737501" lang="EN" source="EPO" load-source="docdb"><p>An electric power converter which is provided with: a plurality of power conversion elements; a first control circuit which outputs a first control signal; an electricity storage circuit; a second control circuit which outputs a second control signal in cases when the direct-current power source that supplies electrical power to the first control circuit is not normal; and a drive circuit which outputs drive signals for driving the plurality of power conversion elements. Each of the plurality of power conversion elements is either a power conversion element of the upper arm connected to the high voltage side or a power conversion element of the lower arm connected to the low voltage side. In cases when the voltage of the electricity storage circuit is at a predetermined first voltage value or higher, the second control circuit outputs a second control signal so that all the power conversion elements of the upper arm or all the power conversion elements of the lower arm are turned on and the others are turned off.</p></abstract><description mxw-id="PDES63959338" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">Technical Field</heading><p id="p0001" num="0001">The present invention relates to a power inverter that converts DC (Direct Current) power into AC (Alternate Current) power.</p><heading id="h0002">Background Art</heading><p id="p0002" num="0002">There is a power inverter that is mounted on an electrical-powered vehicle such as an electrical vehicle (EV) or a hybrid electrical vehicle (HEV) and is connected to a driving electrical motor. The power inverter has a power conversion function of converting DC power supplied from a DC power source and used to drive an electrical motor into AC power or converting AC power generated from the electrical motor into DC power for charging the DC power source. To realize the power conversion function, a switching element such as a MOSFET (Metal-Oxide Semiconductor Field-Effect Transistor) or an IGBT (Insulated Gate Bipolar Transistor) is generally used in the power inverter. When a voltage greater than a predetermined resistance voltage is applied, resistance<!-- EPO <DP n="2"> --> voltage breakdown may occur and thus the switching element may be damaged. Accordingly, the applied voltage is required not to be greater than the resistance voltage.</p><p id="p0003" num="0003">In a general electrical-powered vehicle, in order to efficiently use power, an electrical motor is forcibly rotated at the time of braking or at the time of downhill driving so as to work as a generator and a regenerative voltage (back-electromotive force) is generated to charge a DC power source. However, a higher regenerative voltage is generated as the number of times that the electrical motor is rotated increases. Therefore, when the regenerative voltage is greater than the resistance voltage, the resistance voltage breakdown may occur in a switching element. Accordingly, to prevent the resistance voltage breakdown, means for suppressing an overvoltage is provided in a conventional power inverter.</p><p id="p0004" num="0004">For example, PTL 1 suggests a method of suppressing an overvoltage in the following way in an electrical motor control device controlling an electrical motor. In this method, by turning on a switching element depending on a rotation position of the electrical motor under the control of a CPU when an overvoltage occurs, a plurality of phases of the electrical motor is connected in series.<!-- EPO <DP n="3"> --></p><p id="p0005" num="0005">Further, PTL 2 describes the following method. In this method, a regenerative voltage input from an inverter to a DC power source is detected. Inverter control means controls a switching element of the inverter so that opening or short-circuiting between lines of an electrical motor driving device and an electrical motor is performed by at least one of the electrical motor driving device and the electrical motor based on the detection result.</p><heading id="h0003">Citation List</heading><heading id="h0004">Patent Literature</heading><p id="p0006" num="0006"><ul><li>PTL 1: <patcit id="pcit0001" dnum="JP2002017098A"><text>JP 2002-17098 A</text></patcit></li><li>PTL 2: <patcit id="pcit0002" dnum="JP2009284747A"><text>JP 2009-284747 A</text></patcit></li></ul></p><heading id="h0005">Summary of Invention</heading><heading id="h0006">Technical Problem</heading><p id="p0007" num="0007">In the above-described conventional methods of suppressing an overvoltage, when an overvoltage occurs, the CPU or the inverter control means controls the switching element such that an output terminal of the electrical motor is connected to a reference potential (ground terminal) of a power source. Thus, the overvoltage is suppressed by a current flowing backward between the electrical motor and the reference potential<!-- EPO <DP n="4"> --> (ground terminal). The CPU or the inverter control means performing such control is generally operated by a power source such as a 12 V power source supplied from a controlling power source circuit installed separately from the DC power source that supplies DC power for driving the electrical motor. Therefore, when an overvoltage occurs in a state in which the controlling power source circuit does not normally operate, the switching element may not be controlled. As a result, there is a problem that the overvoltage may not be suppressed.</p><heading id="h0007">Solution to Problem</heading><p id="p0008" num="0008">A power inverter according to a first aspect of the invention includes: a plurality of power conversion elements that convert DC power supplied from a first DC power source into AC power used to drive an electrical motor; a first control circuit to which power is supplied from a second DC power source and which outputs a first control signal configured to control an operation of the plurality of power conversion elements; an electric storage circuit that stores the DC power by performing charging based on AC power generated by the electrical motor; a power source circuit that supplies power based on the first DC power source or the DC power supplied from the electric storage circuit; a voltage measurement<!-- EPO <DP n="5"> --> circuit that measures a voltage of the electric storage circuit; a second control circuit to which the power is supplied from the power source circuit and which determines whether the second DC power source is normal and outputs a second control signal configured to control the operation of the plurality of power conversion elements based on the voltage of the electric storage circuit measured by the voltage measurement circuit, when determining that the second DC power source is not normal; and a driving circuit to which the power is supplied from the power source circuit and which outputs a driving signal configured to operate the plurality of power conversion elements based on the first or second control signal, wherein the plurality of power conversion elements are one of power conversion elements of an upper arm connected to a high-voltage side of the first DC power source and power conversion elements of a lower arm connected to a low-voltage side of the first DC power source, and a plurality of series circuits in which the power conversion elements of the upper arm and the power conversion elements of the lower arm are connected in series are connected in parallel to the electric storage circuit with respect to the first DC power source, and wherein, when the voltage of the electric storage circuit is greater than a predetermined first voltage value, the<!-- EPO <DP n="6"> --> second control circuit outputs the second control signal configured to turn on all of one of the power conversion elements of the upper arm and the power conversion elements of the lower arm and turn off all of the other thereof.</p><p id="p0009" num="0009">According to a second aspect of the invention, in the power inverter according to the first aspect, when the voltage of the electric storage circuit is equal to or less than a predetermined second voltage value lower than the first voltage value, the second control circuit preferably outputs the second control signal configured to turn off all of the power conversion elements of the upper arm and the power conversion elements of the lower arm.</p><p id="p0010" num="0010">According to a third aspect of the invention, in the power inverter according to the first or second aspect, when the second control circuit controls the second control signal and determines that the second DC power source is normal, the second control circuit preferably interrupts the control on the second control signal.</p><p id="p0011" num="0011">According to a fourth aspect of the invention, the power inverter according to any one of the first to third aspects may further include a controlling signal output<!-- EPO <DP n="7"> --> circuit that outputs a controlling signal indicating whether the second control circuit controls the second control signal to the first control circuit.</p><p id="p0012" num="0012">According to a fifth aspect of the invention, in the power inverter according to the fourth aspect, the first control circuit preferably does not output the first control signal, when the controlling signal output circuit outputs the controlling signal indicating that the second control circuit controls the second control signal.</p><p id="p0013" num="0013">According to a sixth aspect of the invention, in the power inverter according to any one of the first to fifth aspects, the voltage measurement circuit may be realized using a microcomputer that is operated by the power supplied from the power source circuit.</p><heading id="h0008">Advantageous Effects of Invention</heading><p id="p0014" num="0014">According to the invention, an overvoltage can be suppressed, even when the overvoltage occurs in a state in which a controlling power source circuit does not normally operate.</p><heading id="h0009">Brief Description of Drawings</heading><p id="p0015" num="0015"><!-- EPO <DP n="8"> --><ul><li>[<figref idrefs="f0001">FIG. 1] FIG. 1</figref> is a block diagram illustrating an example of an electrical circuit configuration of a conventional power inverter for driving a 3-phase electrical motor.</li><li>[<figref idrefs="f0002">FIG. 2] FIG. 2</figref> is a block diagram illustrating an example of an electrical configuration of a gate drive circuit in the conventional power inverter for driving the 3-phase electrical motor.</li><li>[<figref idrefs="f0003">FIG. 3] FIG. 3</figref> is a circuit diagram illustrating an example of an AND circuit in the conventional power inverter for driving the 3-phase electrical motor.</li><li>[<figref idrefs="f0004">FIG. 4] FIG. 4</figref> is a block diagram illustrating an example of an electrical circuit configuration of a power inverter according to a first embodiment of the invention.</li><li>[<figref idrefs="f0005">FIG. 5] FIG. 5</figref> is a circuit diagram illustrating an example of a gate driving power source circuit of the power inverter according to the first embodiment of the invention.</li><li>[<figref idrefs="f0006">FIG. 6] FIG. 6</figref> is a circuit diagram illustrating an example of an AND circuit of the power inverter according to the first embodiment of the invention.</li><li>[<figref idrefs="f0007">FIG. 7] FIG. 7</figref> is a diagram illustrating examples of timing charts when a control power source is broken down.</li><li>[<figref idrefs="f0008">FIG. 8] FIG. 8</figref> is a diagram illustrating examples<!-- EPO <DP n="9"> --> of timing charts when the control power source is recovered.</li><li>[<figref idrefs="f0009">FIG. 9] FIG. 9</figref> is a block diagram illustrating an example of an electrical circuit configuration of a power inverter according to a second embodiment of the invention.</li><li>[<figref idrefs="f0010">FIG. 10] FIG. 10</figref> is a logic circuit diagram illustrating an example of a simultaneous ON prevention circuit.</li><li>[<figref idrefs="f0011">FIG. 11] FIG. 11</figref> is a diagram illustrating a true value table of input and output of the simultaneous ON prevention circuit.</li><li>[<figref idrefs="f0012">FIG. 12] FIG. 12</figref> is a circuit diagram illustrating a gate driving power source circuit of the power inverter according to the second embodiment of the invention.</li><li>[<figref idrefs="f0013">FIG. 13] FIG. 13</figref> is a circuit diagram illustrating an example of an AND circuit of the power inverter according to the second embodiment of the invention.</li></ul></p><heading id="h0010">Description of Embodiments</heading><heading id="h0011">(Description of Related Art)</heading><p id="p0016" num="0016">First, the related art will be below described before the present invention is described.</p><heading id="h0012">(Configuration of Inverter)</heading><!-- EPO <DP n="10"> --><p id="p0017" num="0017"><figref idrefs="f0001">FIG. 1</figref> is a block diagram illustrating an example of an electrical circuit configuration of an inverter 101 serving as a conventional power inverter for driving a 3-phase electrical motor. The inverter 101 illustrated in <figref idrefs="f0001">FIG. 1</figref> mainly includes an electrical motor control board 102, a gate drive board 103, an IGBT module 104 including a plurality of IGBTs serving as switching elements, a smoothing capacitor 109, and a current sensor 110. The IGBT module 104 is connected to an electrical motor driving high-voltage power source 106 which is a DC power source by a positive wiring 112 and a negative wiring 113. Here, the positive wiring 112 is connected to the positive side (high-voltage side) of the high-voltage power source 106 via a contactor 107. The negative wiring 113 is connected to the negative side (low-voltage side) of the high-voltage power source 106. An inverter 101 is connected to a 3-phase electrical motor 105.</p><p id="p0018" num="0018">In the IGBT module 104, two-stage N-type IGBTs operating as switching elements are connected in series (totem pole connection) between the positive wiring 112 and the negative wiring 113. Of the two IGBTs, the IGBT connected to the side of the positive wiring 112, that is, the high-voltage side of the high-voltage power source 106 is referred to as an upper arm, and the IGBT connected to<!-- EPO <DP n="11"> --> the side of the negative wiring 113, that is, the low-voltage side of the high-voltage power source 106 is referred to as a lower arm. In the inverter 101, outputs of a total of 3 phases of a U phase, a V phase, and a W phase are necessary in order to drive the 3-phase electrical motor 105. Therefore, three series circuits connecting the upper and lower arms in series are included in the IGBT module 104. The series circuits corresponding to the respective phases are connected in parallel to the high-voltage power source 106. A common terminal connecting an emitter of the upper arm to a collector of the lower arm in the series circuit of each phase is connected to the 3-phase electrical motor 105 via an output terminal of the inverter 101.</p><p id="p0019" num="0019">A reflux diode (FWD) is connected between the collector and the emitter of each IGBT of the IGBT module 104. The cathode of the reflux diode is connected to the collector side of the IGBT and the anode of the reflux diode is connected to the emitter side of the IGBT.</p><p id="p0020" num="0020">The smoothing capacitor 109 suppresses variation in a DC voltage generated through a switching operation performed by each IGBT of the IGBT module 104 and is connected in parallel to the IGBT module 104 between the<!-- EPO <DP n="12"> --> positive wiring 112 and the negative wiring 113. That is, the series circuits of the upper and lower arms of the IGBT module 104 are each connected in parallel to the smoothing capacitor 109 with respect to the high-voltage power source 106.</p><heading id="h0013">(Gate Drive Board)</heading><p id="p0021" num="0021">The gate drive board 103 includes one gate drive circuit 201 for each IGBT of the IGBT module 104. That is, the gate drive board 103 includes six gate drive circuits 201. Of the six gate drive circuits 201, three gate drive circuits correspond to the IGBTs of the upper arm, respectively, and the remaining three gate drive circuits correspond to the IGBTs of the lower arm, respectively. The gate drive board 103 further includes a power source circuit 115 and two AND circuits 118 corresponding to the upper and lower arms, respectively.</p><p id="p0022" num="0022">The power source circuit 115 receives a power source voltage 116 (a Vcc voltage and a GND voltage) output from the electrical motor control board 102 and supplies power sources insulated from the power source voltage 116 to each of the six gate drive circuits 201 based on the power source voltage 116. Thus, each gate drive circuit 201 operates using the power source supplied from the power<!-- EPO <DP n="13"> --> source circuit 115.</p><p id="p0023" num="0023">Each gate drive circuit 201 includes a driver circuit 121, a coupler 114 to which gate control signals 108P (gate control signals UP, VP, and WP) and 108N (gate control signals UN, VN, and WN) output from the electrical motor control board 102 to the upper and lower arms of the respective phases are input and from which the gate control signals 108P and 108N are output to the driver circuit 121, and a coupler 117 to which a fault signal output from the driver circuit 121 at an abnormal time is input and from which the fault signal is output to the AND circuit 118. For example, when the W phase of the upper arm is described as an example, the gate control signal WP of the upper arm W phase is input from the electrical motor control board 102 to the coupler 114 of the gate drive circuit 201 corresponding to the W phase of the upper arm.</p><p id="p0024" num="0024">The fault signal output from the driver circuit 121 is a negative logic signal and an 'H' level signal is output at a normal time. When an abnormal state such as an abnormal decrease in a power source voltage of the driver circuit 121 or occurrence of an overvoltage in the corresponding IGBT occurs, the driver circuit 121 changes<!-- EPO <DP n="14"> --> the fault signal from the 'H' level to an 'L' level and outputs the changed fault signal.</p><p id="p0025" num="0025">Three fault signals output from the driver circuits 121 corresponding to the 3 phases of the upper arm are input to the AND circuit 118 of the upper arm via the couplers 117. When at least one of the fault signals becomes the 'L' level, the AND circuit 118 changes the output from an 'H' level to an 'L' level and outputs the changed output as an upper arm fault signal (FLTP signal) 119 to the electrical motor control board 102. That is, the AND circuit 118 of the upper arm becomes an OR circuit in negative logic. Therefore, when abnormality occurs in at least one of the 3 phases of the upper arm, the FLTP signal 119 with the 'L' level is output. The AND circuit of the lower arm has the same configuration. When abnormality occurs in at least one of the 3 phases of the lower arm, a lower arm fault signal (FLTN signal) 120 with the 'L' level is output from the AND circuit 118 of the lower arm to the electrical motor control board 102.</p><heading id="h0014">(Electrical Motor Control Board)</heading><p id="p0026" num="0026">The electrical motor control board 102 is connected to a high-order control device (not illustrated), and thus an operation command is input from the control device to<!-- EPO <DP n="15"> --> give an instruction of an operation state of the 3-phase electrical motor 105. Further, the magnitude of a current flowing in the 3-phase electrical motor 105 and detected by a current sensor 110 is input as a current sense signal 111 to the electrical motor control board 102. Based on the operation command and the current sense signal 111 input in this way, the electrical motor control board 102 outputs the gate control signals 108P and 108N used to control the operation of each IGBT of the IGBT module 104, that is, the gate control signals UP, VP, WP, UN, VN, and WN of each phase to each gate drive circuit 201 inside the gate drive board 103. The gate control signals output from the electrical motor control board 102 are negative logic signals. When the corresponding IGBT is turned off and turned on, the signal with the 'H' level and the signal with the 'L' level are output from the electrical motor control board 102, respectively. The electrical motor control board 102 operates by the power supplied from a 12 V power source 100 for a vehicle.</p><p id="p0027" num="0027">Here, there is a cautious point. That is, there is a difference between a reference potential of the electrical motor control board 102 and a reference potential of each gate drive circuit 201 inside the gate drive board 103. Specifically, since the 12 V power<!-- EPO <DP n="16"> --> source 100 that supplies power to the electrical motor control board 102 is a power source for a vehicle, the reference potential is grounded to the body of the vehicle on which the inverter 101 is mounted. Thus, the reference potential of the electrical motor control board 102 is the potential of the body of the vehicle. On the other hand, the reference potential of the gate drive circuit 201 is different between the upper and lower arms. The reference potential of the gate drive circuit 201 of the upper arm is the same as the emitter voltage of the corresponding IGBT, that is, the potential of the output terminal of the inverter 101 connected to the 3-phase electrical motor 105. The reference potential of the gate drive circuit 201 of the lower arm is a negative potential of the high-voltage power source 106. The reference potentials are different from the reference potential of the electrical motor control board 102, that is, the potential of the body of the vehicle. Thus, the reference potential of the electrical motor control board 102 is different from the reference potential of each gate drive circuit 201 inside the gate drive board 103. Therefore, as described above, the power source circuit 115 supplies the power sources insulated from the power source voltage 116 output by the electrical motor control board 102 to the six gate drive circuits 201.<!-- EPO <DP n="17"> --></p><heading id="h0015">(Gate Drive Circuit)</heading><p id="p0028" num="0028"><figref idrefs="f0002">FIG. 2</figref> is a block diagram illustrating an example of an electrical configuration of the gate drive circuit 201. In the gate drive circuit 201 illustrated in <figref idrefs="f0002">FIG. 2</figref>, the driver circuit 121 mainly includes a gate drive IC 209 and a buffer 210, and the couplers 114 and 117 each include a photo-coupler. An operation of the gate drive circuit 201 will be described below. In the following description, the operation of the gate drive circuit 201 illustrated in <figref idrefs="f0002">FIG. 2</figref> will be described using the W phase of the upper arm as an example. However, the same is also applied to the other gate drive circuits 201.</p><p id="p0029" num="0029">The gate control signal WP input from the electrical motor control board 102 to the gate drive circuit 201 via a gate control signal input terminal 211 is input to the gate drive IC 209 via the coupler 114. Here, a resistor 205 disposed between the gate control signal input terminal 211 and the coupler 114 is a current limitation resistor. The output of the coupler 114 is pulled up to power source 203 via a resistor 208. When the negative logic gate control signal WP is input from the electrical motor control board 102, the negative logic signal according to the voltage level of the power source 203 is<!-- EPO <DP n="18"> --> output from the coupler 114 to the gate drive IC 209.</p><p id="p0030" num="0030">The reference potential of the gate control signal WP input from the electrical motor control board 102 is the same as the reference potential of the 12 V power source 100 that supplies the power to the electrical motor control board 102, as illustrated in <figref idrefs="f0001">FIG. 1</figref>. Further, the signal level of the gate control signal WP is 5 V which is the same as the Vcc power source in the electrical motor control board 102. On the other hand, a reference potential 204 of the driver circuit 121 including the gate drive IC 209 is the same as the reference potential of the above-described gate drive circuit 201, that is, is the same as the potential of the output terminal (in the case of the upper arm) of the inverter 101 connected to the 3-phase electrical motor 105 or the negative potential (in the case of the lower arm) of the high-voltage power source 106. Thus, there is the difference between the reference potential of the gate control signal WP input to the coupler 114 and the reference potential of the signal output from the coupler 114 and input to the gate drive IC 209. Further, the signal level of the gate drive IC 209 is 15 V which is higher than a gate threshold value voltage of the IGBT 216 driving a large current. That is, the coupler 114 serves as transmission of a signal<!-- EPO <DP n="19"> --> insulated from the input signal to the gate drive IC 209 and also serves as conversion of the level of an input or output signal.</p><p id="p0031" num="0031">The gate drive IC 209 generates a gate driving signal 212 via the buffer 210 based on the gate control signal WP input via the coupler 114. When the gate driving signal is output to the corresponding IGBT 216, a voltage between the gate and the emitter in the IGBT 216 is given, and thus the IGBT 216 is turned on or off according to the gate driving signal. Further, the gate drive IC 209 and the buffer 210 operates by the power source 203 supplied for the reference potential 204 of the driver circuit 121.</p><p id="p0032" num="0032">Here, the IGBT 216 includes a sense emitter terminal 215. A current split weakly from a current flowing between the collector and the emitter of the IGBT 216 starts flowing from the sense emitter terminal 215 to a current sense resistor 213. When an overcurrent flows in the IGBT 216, the gate drive IC 209 can detect the overcurrent by measuring the current by voltage drop occurring in the current sense resistor 213, that is, an overcurrent detection signal 214. When it is detected that the overcurrent flows in the IGBT 216, the gate drive<!-- EPO <DP n="20"> --> IC 209 outputs a signal with an 'L' level as a fault signal 218 to the coupler 117. The coupler 117 is turned on by the fault signal 218, and thus a fault signal with an 'L' level is output to the AND circuit 118 illustrated in <figref idrefs="f0001">FIG. 1</figref> via the fault signal output terminal 217.</p><heading id="h0016">(AND Circuit)</heading><p id="p0033" num="0033"><figref idrefs="f0003">FIG. 3</figref> is a circuit diagram illustrating an example of the AND circuit 118. As illustrated in <figref idrefs="f0003">FIG. 3</figref>, on the input side of the AND circuit 118, collector outputs of the three couplers 117 included in the three gate drive circuits 201 corresponding to the 3 phases of the upper or lower arm are connected in a wired OR manner, that is, short-circuited via the fault signal output terminal 217. The AND circuit 118 can be configured such that the collector outputs are pulled up to the Vcc power source of the electrical motor control board 102 via a resistor 901. Thus, an OR circuit in negative logic, that is, the AND circuit 118 in positive logic is configured.</p><heading id="h0017">(Operation of Inverter)</heading><p id="p0034" num="0034">Next, an overview of an operation of the inverter 101 will be described with reference to <figref idrefs="f0001">FIG. 1</figref>. The inverter 101 transmits the PWM type gate control signals UP, VP, WP, UN, VN, and WN denoted by reference numerals<!-- EPO <DP n="21"> --> 108P and 108N from the electrical motor control board 102 to the six gate drive circuit 201 of the gate drive board 103 in order to switch each IGBT of the IGBT module 104. Here, since the reference potential of the electrical motor control board 102 is different from that of the gate drive board 103, as described above, the gate control signals are transmitted and received via the coupler 114, which is an insulated signal transmission device, between the electrical motor control board 102 and the gate drive board 103. Each gate drive circuit 201 provides a voltage between the gate and emitter terminals of the corresponding IGBT based on the input gate control signals to switch the IGBT. By switching each IGBT of the IGBT module 104 at a predetermined timing in this way, the DC power supplied from the high-voltage power source 106 is converted into AC power, the current flows to the electrical motor 105 via each IGBT, and thus the electrical motor 105 is driven. At this time, the current flowing in the electrical motor 105 is measured by the current sensor 110 and is fed back as a current sense signal 111 to the electrical motor control board 102. Thus, the electrical motor control board 102 controls the current flowing in the electrical motor 105 and controls the driving of the electrical motor 105.</p><p id="p0035" num="0035"><!-- EPO <DP n="22"> --> The inverter 101 which is a conventional power inverter for driving a 3-phase electrical motor has the above-described configuration.</p><heading id="h0018">(First Embodiment)</heading><p id="p0036" num="0036">Next, a power inverter according to a first embodiment of the invention will be described below with reference to <figref idrefs="f0004 f0005 f0006 f0007 f0008">FIGS. 4 to 8</figref>.</p><heading id="h0019">(Configuration of Inverter)</heading><p id="p0037" num="0037"><figref idrefs="f0004">FIG. 4</figref> is a block diagram illustrating an example of an electrical circuit configuration of an inverter 300 which is a power inverter according to the first embodiment of the invention. In <figref idrefs="f0004">FIG. 4</figref>, the same reference numerals are given to units common to those of the conventional inverter 101 illustrated in <figref idrefs="f0001">FIG. 1</figref>. The 3-phase electrical motor 105, the current sensor 110, and the current sense signal 111 are not illustrated. Each IGBT of the upper and lower arms of the IGBT module 104 is not illustrated either.</p><p id="p0038" num="0038">The inverter 300 illustrated in <figref idrefs="f0004">FIG. 4</figref> includes an electrical motor control board 312 and a gate drive board 301 instead of the electrical motor control board 102 and the gate drive board 103 of the conventional inverter 101<!-- EPO <DP n="23"> --> illustrated in <figref idrefs="f0001">FIG. 1</figref>. The electrical motor control board 312 is different from the electrical motor control board 102 illustrated in <figref idrefs="f0001">FIG. 1</figref> in that a 12 Vactive signal 303 indicating whether a 12 V power source 100 is normally supplied is output to the gate drive board 301 in addition to each of the above-described signals input and output by the electrical motor control board 102 and a 3 phase short controlling signal (3 PSactive signal) 305 indicating whether 3 phase short control to be described below is performed by the gate drive board 301 is input from the gate drive board 301. On the other hand, the gate drive board 301 is mainly different from the gate drive board 103 illustrated in <figref idrefs="f0001">FIG. 1</figref> in that the gate drive board 301 includes a power source circuit 311 instead of the power source circuit 115 and includes a microcomputer 302 and a high-voltage dividing circuit 306.</p><p id="p0039" num="0039">The power source circuit 311 is connected between a positive wiring 112 and a negative wiring 113. Thus, the power source circuit 311 is different from the power source circuit 115 illustrated in <figref idrefs="f0001">FIG. 1</figref> in that a power source is generated based on DC power supplied from a high-voltage power source 106 rather than the power source voltage 116 output from the electrical motor control board 312, and supplies the power source to six gate drive<!-- EPO <DP n="24"> --> circuits 201 and the microcomputer 302. As will be described below, when connection between the inverter 300 and the high-voltage power source 106 is cut off by opening a contactor 107, a voltage according to an amount of charge accumulated in a smoothing capacitor 109 is applied between the positive wiring 112 and the negative wiring 113. At this time, the power source circuit 311 generates a power source based on DC power supplied from the smoothing capacitor 109 instead of the high-voltage power source 106 and supplies the power source to the gate drive circuit 201 and the microcomputer 302.</p><p id="p0040" num="0040">The high-voltage dividing circuit 306 divides the voltage of the positive wiring 112 into voltages measurable by the microcomputer 302 and outputs the voltages to the microcomputer 302. The microcomputer 302 measure the voltage between the positive wiring 112 and the negative wiring 113, that is, the voltage of the positive wiring 112 with respect to the reference potential by measuring an output voltage of the high-voltage dividing circuit 306. Thus, by measuring the voltage of the positive wiring 112 with respect to the reference potential, the microcomputer 302 can measure the voltage of the high-voltage power source 106, when the contactor 107 is turned on, and can measure the voltage of<!-- EPO <DP n="25"> --> the smoothing capacitor 109, when the contactor 107 is turned off.</p><p id="p0041" num="0041">The microcomputer 302 inputs the 12 Vactive signal 303 output from the electrical motor control board 312 via the coupler 304 and determines whether the control power source supplied from the 12 V power source 100 to the electrical motor control board 312 normally functions based on the 12 Vactive signal 303. When it is determined that the control power source does not normally function, the microcomputer 302 outputs a 3-phase short signal 307 to control of the switching of each IGBT of the lower arm. After the 3-phase short signal 307 is divided into three signals, the divided signals are output to three driver circuits 121 corresponding to the lower arm via three couplers 314 and three 2-input AND circuits 313, respectively. Thus, the gate drive board 301 is configured such that the same 3-phase short signal 307 can be output from the microcomputer 302 to all of the driver circuits 121 of the lower arm of the 3 phases. That is, all of the IGBTs of the lower arm of the 3 phases can simultaneously be turned on or off. At this time, the microcomputer 302 outputs the 3 PSactive signal 305 to the electrical motor control board 312 via the coupler 308 to notify the electrical motor control board 312 that the 3-phase<!-- EPO <DP n="26"> --> short control is being performed.</p><heading id="h0020">(Power Source Circuit)</heading><p id="p0042" num="0042"><figref idrefs="f0005">FIG. 5</figref> is a circuit diagram illustrating an example of the power source circuit 311 which is a gate driving power source circuit of the power inverter according to the first embodiment of the invention. As illustrated in <figref idrefs="f0005">FIG. 5</figref>, the power source circuit 311 includes a transformer 401, a transformer primary side circuit 451, a transformer secondary side circuit 452, a feedback circuit 453, a startup circuit 454, and a 5 V power source 455. A positive input terminal 448 and a negative input terminal 449 are connected to the high-voltage power source 106 and the smoothing capacitor 109 via the positive wiring 112 and the negative wiring 113. A total of six transformer secondary side circuits 452 are present, since the transformer secondary side circuits 452 are installed for the upper and lower arms of the U, V, and W phases. In <figref idrefs="f0005">FIG. 5</figref>, the transformer secondary side circuit 452 corresponding to the upper arm of the U phase is indicated by a dotted line. In <figref idrefs="f0005">FIG. 5</figref>, an example of the circuit diagram of the power source circuit 311 operating in a flyback system is illustrated.</p><heading id="h0021">(Transformer Primary Side Circuit)</heading><!-- EPO <DP n="27"> --><p id="p0043" num="0043">The transformer primary side circuit 451 controls a primary-side current of the transformer 401 so that the voltage output of the feedback circuit 453 becomes 15 V. Each transformer secondary side circuit 452 rectifies the secondary-side current of the transformer 401 and outputs a DC voltage to the corresponding driver circuit 121. The feedback circuit 453 is a dummy circuit of the transformer secondary side circuit 452 and outputs a feedback signal to the transformer primary side circuit 451 by outputting the same DC voltage. The feedback circuit 453 also serves as a power source of the transformer primary side circuit 451. The startup circuit 454 is a circuit that serves as a power source of the transformer primary side circuit 451, until the voltage of the feedback circuit 453 is output when the power source circuit 311 is activated. The 5 V power source 455 includes a 5 V output 456 for a microcomputer power source and outputs a power source to the microcomputer 302 illustrated in <figref idrefs="f0004">FIG. 4</figref> from the 5 V output 456 based on the output of the feedback circuit 453. The 5 V power source 455 includes a watch dog timer for the microcomputer and a mechanism that performs resetting when the microcomputer 302 is excessively driven.</p><p id="p0044" num="0044">The transformer primary side circuit 451 includes a first power source conversion diode 425, a PWMIC power<!-- EPO <DP n="28"> --> source resistor 426, a PWMIC 427, an IC bypass capacitor 428, an IC power source zener diode 429, a gate resistor 430, an FET pull-down resistor 431, a transformer driving FET 432, a transformer current measurement resistor 433, a filter resistor 434, a filter capacitor 435, an oscillation resistor 436, an oscillation capacitor 437, a VREF bypass capacitor 438, an error amplifier resistor 439, an error amplifier capacitor 440, and a transformer bypass capacitor 441.</p><p id="p0045" num="0045">When the output voltage of the feedback circuit 453 is higher than the output voltage of the startup circuit 454, the first power source conversion diode 425 is turned on and switches the power source from the output of the feedback circuit 453 to the output of the startup circuit 454. The PWMIC power source resistor 426 performs control such that power source current of the PWMIC 427 does not excessively flow. The PWMIC 427 performs PWM control on the transformer driving FET 432 by monitoring the output of the feedback circuit 453 and a primary side current of the transformer 401. The IC bypass capacitor 428 and the IC power source zener diode 429 stabilize the power source of the PWMIC 427. The gate resistor 430 performs the control such that the output current of the PWMIC 427 does not excessively flow. When an output becomes a high-impedance<!-- EPO <DP n="29"> --> (disconnection) state due to breakdown or the like of the PWMIC 427, the FET pull-down resistor 431 drops the input of the transformer driving FET 432 to GNDN 403 which is the reference potential of the gate drive board 301 to prevent the circuit from becoming unstable. The transformer driving FET 432 sends a current to the primary side of the transformer 401 according to a PWM pulse output from the PWMIC 427. The transformer current measurement resistor 433 converts the primary side current of the transformer 401 into a voltage. The filter resistor 434 and the filter capacitor 435 which are filters remove noise riding on the voltage of the transformer current measurement resistor 433 and transmit the voltage to the PWMIC 427. The oscillation resistor 436, the oscillation capacitor 437, and the VREF bypass capacitor 438 are components externally attached on an oscillation circuit included in the PWMIC 427 and set an oscillation frequency of the PWM pulse. The error amplifier resistor 439 and the error amplifier capacitor 440 are components externally attached to an amplifier included in the PWMIC 427 and amplify the feedback signal from the feedback circuit 453 to set an amplification ratio at the time of obtaining the feedback signal to the PWMIC 427. The transformer bypass capacitor 441 is a bypass capacitor for the primary side current of the<!-- EPO <DP n="30"> --> transformer 401.</p><heading id="h0022">(Transformer Secondary Side Circuit)</heading><p id="p0046" num="0046">Each transformer secondary side circuit 452 includes a rectifying diode 416, a smoothing capacitor 417, and a breeder resistor 418 and also includes an output terminal outputting a DC voltage to the corresponding driver circuit 121 and a reference terminal. For example, the transformer secondary side circuit 452 corresponding to the upper arm of the U phase includes an insulated power source output terminal (VUP) 404 and an insulated power source reference terminal (GUP) 405, and thus is connected to the driver circuit 121 driving the IGBT of the upper arm of the U phase by the insulated power source output terminal 404 and the insulated power source reference terminal 405. Likewise, the transformer secondary side circuit 452 corresponding to the lower arm of the U phase includes an insulated power source output terminal (VUN) 406 and an insulated power source reference terminal (GUN) 407. The transformer secondary side circuit 452 corresponding to the upper arm of the V phase includes an insulated power source output terminal (VVP) 408 and an insulated power source reference terminal (GVP) 409. The transformer secondary side circuit 452 corresponding to the lower arm of the V phase includes an insulated power<!-- EPO <DP n="31"> --> source output terminal (VVN) 410 and an insulated power source reference terminal (GVN) 411. The transformer secondary side circuit 452 corresponding to the upper arm of the W phase includes an insulated power source output terminal (VWP) 412 and an insulated power source reference terminal (GWP) 413. The transformer secondary side circuit 452 corresponding to the lower arm of the W phase includes an insulated power source output terminal (VWN) 414 and an insulated power source reference terminal (GWN) 415. Each transformer secondary side circuit 452 is connected to the corresponding driver circuit 121 by these terminals.</p><p id="p0047" num="0047">The rectifying diode 416 passes only a current of a one-side direction of the secondary side current of the transformer 401 and charges the smoothing capacitor 417. The smoothing capacitor 417 is charged with the current flowing in the rectifying diode 416 and generates an output voltage between the above-described output and reference terminals such as the insulated power source output terminal (VUP) 404 and the insulated power source reference terminal (GUP) 405 corresponding to the upper arm of the U phase. The breeder resistor 418 is a dummy load that has a small resistant value and is installed to stabilize the output voltage without intermittent output<!-- EPO <DP n="32"> --> of the PWM pulse even when the load of the power source circuit 311 is zero.</p><heading id="h0023">(Feedback Circuit)</heading><p id="p0048" num="0048">The feedback circuit 453 includes a rectifying diode 419, a smoothing capacitor 420, a breeder resistor 421, voltage dividing resistors 422 and 423, and a bypass capacitor 424.</p><p id="p0049" num="0049">The rectifying diode 419, the smoothing capacitor 420, and the breeder resistor 421 perform the same operations as those of the rectifying diode 416, the smoothing capacitor 417, and the breeder resistor 418 of the transformer secondary side circuit 452, as described above. The voltage dividing resistors 422 and 423 divide an output voltage VFB 402 of the feedback circuit 453 and generate a feedback signal. A voltage dividing ratio is set such that the divided voltage, that is, the feedback signal voltage, is identical with the voltage reference value of the PWMIC 427, when the output voltage of the feedback circuit 453 becomes 15 V of a target voltage.</p><heading id="h0024">(Startup Circuit)</heading><p id="p0050" num="0050">The startup circuit 454 includes a voltage drop resistor 442, a zener diode 443, a stabilizing capacitor<!-- EPO <DP n="33"> --> 444, a high-voltage FET 445, a second conversion diode 446, and an output stabilizing capacitor 447 and is connected to the positive wiring 112 and the negative wiring 113 by a positive input terminal 448 and a negative input terminal 449. Thus, as described above, the positive input terminal 448 and the negative input terminal 449 are connected to the high-voltage power source 106 and the smoothing capacitor 109 via the positive wiring 112 and the negative wiring 113.</p><p id="p0051" num="0051">The voltage drop resistor 442 and the zener diode 443 provide a zener voltage to the gate of the high-voltage FET 445. The zener voltage is about 10 V and is a voltage lower than the output voltage of the feedback circuit 453. The stabilizing capacitor 444 stabilizes the zener voltage. The high-voltage FET 445 supplies the power source voltage from the positive input terminal 448 to the transformer primary side circuit 451. The high-voltage FET 445 is turned on, when the power source voltage of the transformer primary side circuit 451 is lower than a predetermined value (referred to as Vstartup) obtained by subtracting the gate threshold value voltage of the high-voltage FET 445 and a forward direction voltage of the second conversion diode 446 from the zener voltage. The high-voltage FET 445 is turned off, when the<!-- EPO <DP n="34"> --> power source voltage is greater than the predetermined value. Thus, the power source voltage of the transformer primary side circuit 451 is stabilized to the Vstartup. When the power source voltage of the transformer primary side circuit 451 is greater than the Vstartup, the second conversion diode 446 is turned off and blocks the supply of the power source from the startup circuit 454 to the transformer primary side circuit 451. The output stabilizing capacitor 447 is a capacitor that stabilizes the power source voltage of the transformer primary side circuit 451.</p><heading id="h0025">(AND Circuit)</heading><p id="p0052" num="0052"><figref idrefs="f0006">FIG. 6</figref> is a circuit diagram illustrating an example of the 2-input AND circuit 313 to which the 3-phase short signal 307 output from the microcomputer 302 is input via the coupler 314. In <figref idrefs="f0006">FIG. 6</figref>, the AND circuit 313 corresponding to the lower arm of the U phase is exemplified among the three AND circuits 313. As illustrated in <figref idrefs="f0006">FIG. 6</figref>, a collector output of the coupler 114 to which the gate control signal UN of the lower arm of the U phase is input and one collector output among the three couplers 314 are connected commonly to the input side of the AND circuit 313. The AND circuit 313 is configured such that the collector output is pulled up to<!-- EPO <DP n="35"> --> the power source 203 of <figref idrefs="f0002">FIG. 2</figref>, that is, the signal level of the corresponding driver circuit 121 via a resistor 904. That is, the output of the AND circuit 313 is open collector outputs of the couplers 114 and 314. Thus, the wired OR circuit in negative logic, that is, the AND circuit 313 in positive logic is configured. Further, the same also applies to the AND circuits 313 corresponding to the lower arm of the other V and W phases.</p><heading id="h0026">(Operation When Control Power Source Is Lost)</heading><p id="p0053" num="0053"><figref idrefs="f0007">FIG. 7</figref> is a diagram illustrating examples of timing charts when the control power source in the inverter 300 is broken down. In <figref idrefs="f0007">FIG. 7</figref>, a timing chart denoted by reference numeral 503 indicates a change form of a power source voltage supplied between the positive wiring 112 and the negative wiring 113. The microcomputer 302 measures the power source voltage 503 by measuring the voltage of the positive wiring 112 divided by the high-voltage dividing circuit 306, as described above. Timing charts indicating change forms of the 12 Vactive signal 303, the 3-phase short signal 307, and the 3-phase short controlling signal (3 PSactive signal) 305 described above are illustrated below the timing chart of the power source voltage. Below these timing charts, a timing chart indicating a change form of a gate control signal UN of<!-- EPO <DP n="36"> --> the lower arm of the U phase denoted by reference numeral 315 of <figref idrefs="f0004">FIG. 4</figref> is illustrated as a representative of the gate control signals 108N of the lower arm output for the respective phases of the U, V, and W phases from the electrical motor control board 312, and a timing chart indicating a change form of the gate driving signal 309 of the lower arm of the U phase output from the corresponding driver circuit 121 is illustrated.</p><p id="p0054" num="0054">For example, when the 12 V power source 100 supplying power as the control power source to the electrical motor control board 312 is broken down at time t1, the contactor 107 of the high-order control device (not illustrated) of a vehicle is turned off so that an open state is entered. Thus, the connection between the inverter 300 and the high-voltage power source 106 is cut off, and thus the supply of the power from the high-voltage power source 106 to the power source circuit 311 is blocked. At this time, the power source voltage 503 between the positive wiring 112 and the negative wiring 113 is determined according to an amount of charge, that is, an amount of charge accumulated in the smoothing capacitor 109. At this time, the power source circuit 311 generates the power source using the DC power supplied from the smoothing capacitor 109 and supplies the power<!-- EPO <DP n="37"> --> source to each gate drive circuit 201 and the microcomputer 302. On the other hand, the function of the electrical motor control board 312 is lost, since the control power source is not supplied from the 12 V power source 100. For this reason, a current do not flow to the primary-side diode of the coupler and the gate control signals of the upper and lower arms of the respective phases output from the electrical motor control board 312 to the gate drive board 301 become an 'H' level indicating OFF of all the IGBTs, as in the gate control signal UN 316 of the lower arm of the U phase. Thus, all of the gate driving signals output from the respective driver circuits 121 become an 'L' level, as in the gate driving signal 309 of the lower arm of the U phase. As a result, all of the IGBTs of the upper and lower arms of 3 phases in the IGBT module 104 are turned off.</p><p id="p0055" num="0055">When the control power source is abnormal, as described above, the 12 Vactive signal 303 is changed from the 'H' level to the 'L' level at time t1, and thus the electrical motor control board 312 notifies the gate drive board 301 that the control power source is abnormal. Then, based on the change in the 12 Vactive signal 303, the microcomputer 302 determines that the 12 V power source 100 is not normal and the control power source is not<!-- EPO <DP n="38"> --> properly supplied to the electrical motor control board 312. The 3 PSactive signal 305 is changed from 'H' to 'L' at time t2 after elapse of a predetermined delay time. Thus, the electrical motor control board 312 is notified that the 3-phase short control is performed and the microcomputer 302 starts outputting the 3-phase short signal 307 to each driver circuit 121 of the lower arm. Here, the 3 PSactive signal 305 is a negative logic signal. 'H' indicates that the 3-phase short control is not performed and 'L' indicates that the 3-phase short control is performed.</p><p id="p0056" num="0056">Immediately after the 3-phase short control is started at time t2, the power source voltage 503 supplied between the positive wiring 112 and the negative wiring 113, that is, the voltage of the smoothing capacitor 109, is greater than a predetermined ON threshold value 501. At this time, the microcomputer 302 changes the 3-phase short signal 307 from 'L' to 'H.' Then, according to the change in the 3-phase short signal 307, all of the gate driving signals output from the respective driver circuits 121 of the lower arm thus become the 'H' level, as in the gate driving signal 309 of the lower arm of the U phase, and all of the IGBTs of the lower arm of the 3 phases in the IGBT module 104 are turned on and enter a 3-phase<!-- EPO <DP n="39"> --> short state. At this time, a regenerative current generated in the electrical motor 105 flows backward between the electrical motor 105 and the reference potential of the negative wiring 113, and thus the smoothing capacitor 109 is not charged. In the meantime, since the power is consumed in the power source circuit 311, the power source voltage 503 is gradually lowered after time t2. Here, the ON threshold value 501 is preferably set according to a resistance voltage or the like of the smoothing capacitor 109 or the IGBT.</p><p id="p0057" num="0057">Thereafter, when the power source voltage 503 continuously drops and is less than a predetermined OFF threshold value 502 at time t3, the microcomputer 302 changes the 3-phase short signal 307 from 'H' to 'L' at time t4 after elapse of a predetermined delay time. Then, all of the gate driving signals output from the respective driver circuits 121 of the lower arm accordingly become the 'L' level, as in the gate driving signal 309 of the lower arm of the U phase, all of the IGBTs of the lower arm of the 3 phases in the IGBT module 104 are turned off. Thus, all of the IGBTs of the upper and lower arms of the 3 phases are turned off again. Thus, the drop of the power source voltage 503 is stopped, the power source voltage 503 can be prevented from being less than an<!-- EPO <DP n="40"> --> active lower limit of the driver circuit 121. At this time, when the electrical motor 105 is rotated, the smoothing capacitor 109 is charged by outputting the regenerative current from the electrical motor 105 to the positive side of the smoothing capacitor 109 via the reflux diode of the upper arm, and the power source voltage 503 is raised after time t4. Here, the OFF threshold value 502 is preferably set as a high voltage by providing a margin from the lower limit of the voltage by which the gate drive circuit 201 can be active in consideration of a delay time or the like necessary for the microcomputer 302 to switch the 3-phase short signal 307.</p><p id="p0058" num="0058">Even when the 3-phase short state is entered and the power source voltage 503 is not less than the OFF threshold value 502 even after elapse of a given time, the microcomputer 302 preferably changes the 3-phase short signal 307 from 'H' to 'L', as described above. Thus, by not continuing the 3-phase short state for a time equal to or greater than the given time, the current can be prevented from flowing in the IGBT for a long time so that a heatproof temperature is not exceeded due to heat generation.</p><p id="p0059" num="0059"><!-- EPO <DP n="41"> --> When the power source voltage 503 is continuously raised after time t4 and exceeds the ON threshold value 501 at time t5, the microcomputer 302 changes the 3-phase short signal 307 from 'L' to H' at time t6 after elapse of a predetermined delay time. Then, as in time t2, all of the gate driving signals output from the respective driver circuits 121 of the lower arm thus become the 'H' level, as in the gate driving signal 309 of the lower arm of the U phase, and all of the IGBTs of the lower arm of the 3 phases in the IGBT module 104 are turned on and enter a 3-phase short state. Thus, the increase in the power source voltage 503 is stopped again after time t6, and thus the power source voltage 503 can be prevented from exceeding the resistance voltage of the smoothing capacitor 109 or the IGBT.</p><p id="p0060" num="0060">When the power source voltage 503 is less than the OFF threshold value 502 at time t7, the microcomputer 302 changes the 3-phase short signal 307 from 'H' to 'L', as in time t4, to set all of the gate driving signals output from the respective driver circuits 121 of the lower arm to enter the 'L' level at time t8. Thus, by turning off all of the IGBTs of the upper and lower arms of the 3 phases, the power source voltage 503 can be prevented from being dropped. Thereafter, by performing the same 3-phase<!-- EPO <DP n="42"> --> short control, the power source voltage 503 is controlled such that the power source voltage 503 falls within a range from the OFF threshold value 502 to the ON threshold value 501.</p><p id="p0061" num="0061">In the above-described operation when the control power source is lost, when the power source voltage 503 is less than the OFF threshold value 502 immediately after the start of the 3-phase short control, the 3-phase short signal 307 output from the microcomputer 302 is preferably maintained in the 'L' level until the power source voltage 503 exceeds the ON threshold value 501. Thus, by turning off all of the IGBTs of the upper and lower arms of the 3 phases and charging the smoothing capacitor 109 with the regenerative current from the electrical motor 105, the power source voltage 503 can be raised. Further, when the power source voltage 503 falls within the range from the OFF threshold value 502 to the ON threshold value 501 immediately after the start of the 3-phase short control, the 3-phase short signal 307 may be set to any one of the 'L' level and the 'H' level.</p><heading id="h0027">(Operation When Control Power Source Is Recovered)</heading><p id="p0062" num="0062"><figref idrefs="f0008">FIG. 8</figref> is a diagram illustrating examples of timing charts when the control power source is recovered in the<!-- EPO <DP n="43"> --> inverter 300. The timing charts illustrated in <figref idrefs="f0008">FIG. 8</figref> indicate the same change forms of the signals as those of the timing charts illustrated in <figref idrefs="f0007">FIG. 7</figref>. The operation between time t1 to time t6 is the same as that in <figref idrefs="f0007">FIG. 7</figref>.</p><p id="p0063" num="0063">At time t9, the 12 V power source 100 is recovered from the breakdown and the supply of the control power source to the electrical motor control board 312 resumes, the 12 Vactive signal 303 is changed from the 'L' level to the 'H' level. Thus, the electrical motor control board 312 notifies the gate drive board 301 that the control power source is normal. Then, based on the change in the 12 Vactive signal 303, the microcomputer 302 determines that the 12 V power source 100 is normal and the control power source is properly supplied to the electrical motor control board 312. The 3-phase short signal 307 is changed to the 'L' level and the output is interrupted at time t10 after elapse of a predetermined delay time. Then, all of the gate driving signals output from the respective driver circuits 121 of the lower arm are accordingly changed to the 'L' level, and all of the IGBTs of the upper and lower arms of the 3 phases in the IGBT module 104 are turned off. At this time, the microcomputer 302 changes the 3 PSactive signal 305 from 'L' to 'H' at time t10. Thus, the 3-phase short control on the electrical<!-- EPO <DP n="44"> --> motor control board 312 ends and the microcomputer 302 notifies the respective driver circuits 121 of the lower arm that the output of the 3-phase short signal 307 is interrupted.</p><p id="p0064" num="0064">As described above, when the 3 PSactive signal 305 from the microcomputer 302 is changed to 'H,' the electrical motor control board 312 accordingly resumes the output of the respective gate control signals of the upper and lower arms at time t11, as in the gate control signals UN 315 of the lower arm of the U phase. Thus, the gate driving signals output from the respective driver circuits 121 are changed according to the PWM control, as in the gate driving signal 309 of the lower arm of the U phase, and the operation returns to the normal electrical motor control.</p><p id="p0065" num="0065">Even when the electrical motor control board 312 resumes the supply of the control power source, the output of the gate control signals does not resume until change in the 3 PSactive signal 305 from the microcomputer 302 from 'L' to 'H.' Thus, the 3-phase short control by the microcomputer 302 and the PWM control by the electrical motor control board 312 can be prevented from overlapping, and thus an erroneous operation such as simultaneous turn-on<!-- EPO <DP n="45"> --> of the IGBTs of the upper and lower arms can be avoided.</p><p id="p0066" num="0066">As described above, even when the control power source from the 12 V power source 100 is not supplied in the inverter 300, each driver circuit 121 is operated by the power supplied from the power source circuit 311 and the 3-phase short control of the IGBTs is performed, thereby preventing an overcurrent caused due to the regenerative voltage of the electrical motor 105. That is, when the power source voltage 503 nearly approaches the overcurrent due to the regenerative voltage of the electrical motor 105, all of the IGBTs of the lower arm of the 3 phases are turned on and the 3-phase short state in which the upper arm is turned off is set. Then, since the electrical motor current flows back between the electrical motor 105 and the reference potential of the power source voltage 503 via the IGBTs of the lower arm and the smoothing capacitor 109 is not charged, the increase in the power source voltage 503 is stopped and the power source voltage 503 is gradually lowered, thereby preventing an overvoltage.</p><p id="p0067" num="0067">Thereafter, when the power source voltage 503 is continuously lowered and the voltage of the power supplied from the power source circuit 311 to the driver circuit<!-- EPO <DP n="46"> --> 121 approximates the active limit voltage of the driver circuit 121, all of the IGBTs of the upper and lower arms of the 3 phases are turned off. Then, by sending the electrical motor current again via the reflux diode, the smoothing capacitor 109 is charged and the power source voltage 503 is raised. Thus, the activation of the driver circuit 121 can be prevented from being interrupted due to lowering of the voltage of the power source supplied from the power source circuit 311 to the driver circuit 121 is lowered. When the activation of the driver circuit 121 is interrupted, all of the IGBTs of the upper and lower arms of the 3 phases remain in the OFF state, and thus the overvoltage may not be suppressed as the 3-phase short state. Therefore, the inverter 300 may be broken down in some cases. Further, even when the driver circuit 121 is re-activated with re-increase in the power source voltage 503, there is a possibility that it is late until the breakdown of the inverter 300 since it takes some time to reactivate the driver circuit 121. Accordingly, as described above, the driver circuits 121 remain to be active by turning off all of the IGBTs of the upper and lower arms of the 3 phases before the power source voltage 503 becomes the active limit voltage of the driver circuit 121. Therefore, the overvoltage can be prevented even when the power source voltage 503 is raised again due to<!-- EPO <DP n="47"> --> the regenerative voltage.</p><p id="p0068" num="0068">According to the first embodiment described above, the following operational advantageous effects can be obtained.</p><p id="p0069" num="0069"><ol><li>(1) The inverter 300 includes a plurality of IGBTs that convert DC power supplied from the high-voltage power source 106 into the AC power configured to drive the 3-phase electrical motor 105, an electrical motor control board 312 to which the power is supplied from the 12 V power source 100 and which outputs the gate control signal configured to control the operation of the IGBT, the smoothing capacitor 109 that is charged based on the AC power generated by the electrical motor 105 to store the DC power, the power source circuit 311 that supplies the power based on the DC power supplied from the high-voltage power source 106 or the smoothing capacitor 109, the driver circuit 121 to which the power is supplied from the power source circuit 311 and which outputs the gate driving signal configured to operate the IGBT based on the gate control signal from the electrical motor control board 312 or the 3-phase short signal 307 from the microcomputer 302, and the microcomputer 302. When the 12 V power source 100 is broken down and the contactor 107 is<!-- EPO <DP n="48"> --> turned off, the microcomputer 302 measures the voltage of the smoothing capacitor 109 as the power source voltage 503. When the power is supplied from the power source circuit 311, the microcomputer 302 determines whether the 12 V power source 100 is normal. When it is determined that the 12 V power source 100 is not normal, the 3-phase short signal 307 configured to control the operation of the IGBT is output based on the measured power source voltage 503. Specifically, when the power source voltage 503 is greater than the predetermined ON threshold value 501, the microcomputer 302 outputs the 3-phase short signal 307 with the 'H' level so that all of the IGBTs of the lower arm are turned on and all of the IGBTs of the upper arm of the other side are turned off. Thus, even when the overvoltage occurs in the state in which the 12 V power source 100 which is the controlling power source circuit does not normally operates, the overvoltage can be suppressed.</li><li>(2) When the power source voltage 503 is equal to or less than the predetermined OFF threshold value 502 less than the ON threshold value 501, the microcomputer 302 outputs the 3-phase short signal 307 with the 'L' level so that all of the IGBTs of the upper arm and the IGBTs of the lower arm are turned off. Thus, the activation of the<!-- EPO <DP n="49"> --> driver circuit 121 can be prevented from being stopped due to the lowering of the power source voltage 503, and thus the overvoltage can be suppressed even when the power source voltage 503 is raised again.</li><li>(3) When the microcomputer 302 controls the 3-phase short signal 307 and determines that the 12 V power source 100 is normal, the microcomputer 302 stops the control of the 3-phase short signal 307. Thus, the output of the gate control signal from the electrical motor control board 312 can resume and the operation returns to the normal control on the electrical motor.</li><li>(4) The 3-phase short controlling signal (3 PSactive signal) 305 indicating whether the microcomputer 302 outputs the 3-phase short signal 307 is output from the microcomputer 302 to the electrical motor control board 312. Thus, whether the microcomputer 302 controls the 3-phase short signal 307 can be easily determined in the electrical motor control board 312.</li><li>(5) The electrical motor control board 312 does not output the gate control signal, when the microcomputer 302 outputs the 3 PSactive signal 305 with the 'L' level indicating that the microcomputer 302 controls the 3-phase<!-- EPO <DP n="50"> --> short signal 307. Thus, by simultaneously outputting the 3-phase short signal 307 from the microcomputer 302 and the gate control signal from the electrical motor control board 312, it is possible to prevent the IGBT from being erroneously operated.</li><li>(6) A circuit that measures the voltage of the smoothing capacitor 109 as the power source voltage 503 is realized using the microcomputer 302 operated by the power supplied from the power source circuit 311. Thus, even when the 12 V power source 100 is not normal, the voltage of the smoothing capacitor 109 can be measured and the 3-phase short signal 307 can be output.</li></ol></p><heading id="h0028">(Second Embodiment)</heading><p id="p0070" num="0070">Next, a power inverter according to a second embodiment of the invention will be described below with reference to <figref idrefs="f0009 f0010 f0011 f0012 f0013">FIGS. 9 to 13</figref>.</p><heading id="h0029">(Configuration of Inverter)</heading><p id="p0071" num="0071"><figref idrefs="f0009">FIG. 9</figref> is a block diagram illustrating an example of an electrical circuit configuration of an inverter 701 which is a power inverter according to a second embodiment of the invention. As in <figref idrefs="f0004">FIG. 4</figref> described, in <figref idrefs="f0009">FIG. 9</figref>, the same reference numerals are also given to units common to<!-- EPO <DP n="51"> --> those of the conventional inverter 101 illustrated in <figref idrefs="f0001">FIG. 1</figref>. The 3-phase electrical motor 105, the current sensor 110, and the current sense signal 111 are not illustrated. Each IGBT of the upper and lower arms of the IGBT module 104 is not illustrated either.</p><p id="p0072" num="0072">The inverter 701 illustrated in <figref idrefs="f0009">FIG. 9</figref> includes a gate drive board 702 instead of the gate drive board 301, compared to the inverter 300 illustrated in <figref idrefs="f0004">FIG. 4</figref> in the first embodiment. The gate drive board 702 further includes a simultaneous ON prevention circuit 703 in addition to each configuration of the gate drive board 301. Further, a power source circuit 1011 is included instead of the power source circuit 311, and three couplers 707 and three AND circuits 708 are included instead of the three couplers 314 and the three AND circuits 313. This configuration is also different from that of the gate drive board 301 illustrated in <figref idrefs="f0004">FIG. 4</figref>.</p><p id="p0073" num="0073">Each gate control signal output from the electrical motor control board 312 is input to the simultaneous ON prevention circuit 703 in the gate drive board 702. At this time, the gate control signal 108P of the upper arm is input directly to the simultaneous ON prevention circuit 703 and the gate control signal 108N of the lower<!-- EPO <DP n="52"> --> arm is input to the simultaneous ON prevention circuit 703 via the AND circuit 708.</p><p id="p0074" num="0074">The simultaneous ON prevention circuit 703 prevents a turn-on instruction of a pair of the gate control signals corresponding to the upper and lower arms of the same phase from being simultaneously given for the pair of the gate control signals corresponding to the upper and lower arms of the same phase among the input gate controls signals. Specifically, when both the pair of the gate control signals of the upper and lower arms of the same phase have the 'L' level, that is, the turn-on instruction of any one thereof is given, both the signals are changed to the 'H' level and a turn-off instruction is output to prevent the short-circuiting of the upper and lower arms of the IGBTs.</p><p id="p0075" num="0075"><figref idrefs="f0010">FIG. 10</figref> is a logic circuit diagram illustrating an example of the simultaneous ON prevention circuit 703. Here, the logic circuit diagram corresponding to one pair of the upper and lower arms of the U phase is illustrated. The circuit illustrated in <figref idrefs="f0010">FIG. 10</figref> includes two inverter gates and two NAND circuits. A gate control signal UP of the upper arm of the U phase and a gate control signal UN of the lower arm of the U phase are input to the two<!-- EPO <DP n="53"> --> inverter gates, respectively, and signals UP1 and UN1 are output from the two NAND circuits.</p><p id="p0076" num="0076"><figref idrefs="f0011">FIG. 11</figref> illustrates a true value table of input and output of the simultaneous ON prevention circuit 703 illustrated in <figref idrefs="f0010">FIG. 10</figref>. As illustrated in the true value table, when both the input gate control signals UP and UN have the 'L' level, the output signals UP1 and UN1 with the 'H' level inverted from the gate control signals UP and UN are output from the simultaneous ON prevention circuit 703. In other cases, the input gate control signals UP and UN are the same as the output signals UP1 and UN1, respectively. Thus, even when the gate control signals simultaneously turning on the IGBTs of the upper and lower arms of the same phase are erroneously output from the electrical motor control board 312, the IGBT can be prevented from being simultaneously turned on in the upper and lower arms by simultaneously outputting the signals inverted from the gate control signals from the simultaneous ON prevention circuit 703.</p><p id="p0077" num="0077">The 3-phase short signal 307 output from the microcomputer 302 is divided into three signals, and then the divided signals are input to the three couplers 707, respectively. Each coupler 707 changes the reference<!-- EPO <DP n="54"> --> potential of the input 3-phase short signal 307 from the reference potential of the gate drive board 702 to the reference potential of the electrical motor control board 312, and then outputs the 3-phase short signal to the corresponding AND circuit 708 among the three AND circuits 708. Each AND circuit 708 takes negative logic OR between the 3-phase short signal 307 input from the coupler 707 and the gate control signal of the lower arm input from the electrical motor control board 312. The logic calculation result is output as the gate control signal of the lower arm to the simultaneous ON prevention circuit 703.</p><p id="p0078" num="0078">The power source circuit 1011 supplies the power source to the six gate drive circuits 201 and the microcomputer 302, as in the power source circuit 311 according to the first embodiment. Additionally, the power source circuit 1011 has a function of outputting the power source used to convert the reference potential of the 3-phase short signal 307 in the coupler 707.</p><p id="p0079" num="0079"><figref idrefs="f0012">FIG. 12</figref> is a circuit diagram illustrating an example of the power source circuit 1011 as the gate driving power source circuit of the power inverter according to the second embodiment of the invention. Compared to the power<!-- EPO <DP n="55"> --> source circuit 311 illustrated in <figref idrefs="f0005">FIG. 5</figref> in the first embodiment, the power source circuit 1011 in <figref idrefs="f0012">FIG. 12</figref> further includes one output phase 1007 in addition to six transformer secondary side circuits 452 on the secondary side of the transformer 1002. The output phase 1007 outputs a 15 V power source voltage, as in each transformer secondary side circuit 452, but a reference potential 1003 is a reference potential of the electrical motor control board 312. Further, the output phase 1007 includes a 5 V power source 1006, and a 5V output Vcc-GD denoted by reference numeral 1005 is output from the 5 V power source 1006.</p><p id="p0080" num="0080"><figref idrefs="f0013">FIG. 13</figref> is a circuit diagram illustrating an example the 2-input AND circuit 708 to which the 3-phase short signal 307 output from the microcomputer 302 is input via the coupler 707. <figref idrefs="f0013">FIG. 13</figref> exemplifies the AND circuit 708 corresponding to the lower arm of the U phase among the three AND circuits 708. As illustrated in <figref idrefs="f0013">FIG. 13</figref>, one input of an AND logic circuit 903 is a gate control signal UN of the lower arm of the U phase and the other input thereof is one collector output among the three couplers 707. The collector output of the coupler 707 is pulled up to the 5 V output Vcc-GD denoted by reference numeral 1005 in <figref idrefs="f0012">FIG. 12</figref> via a resistor 902. The reference potential of<!-- EPO <DP n="56"> --> the output side of the coupler 707 is the same as the reference potential of the electrical motor control board 312. Further, the same also applies to the AND circuits 708 corresponding to the lower arms of the other V and W phases.</p><p id="p0081" num="0081">According to the second embodiment described above, the same operational advantages effects as those of the first embodiment can be obtained.</p><p id="p0082" num="0082">In each embodiment described above, all of the IGBTs of the lower arm of the 3 phases have been turned on and all of the IGBTs of the upper arm of the 3 phases have been turned off by performing the 3-phase short control, but the upper and lower arms may be switched. That is, the 3-phase short control may be performed by turning on all of the IGBTs of the upper arm of the 3 phases and turning off all of the IGBTs of the lower arm of the 3 phases. In this case, the electrical circuit configuration exemplified in <figref idrefs="f0004">FIG. 4</figref> or <figref idrefs="f0009">9</figref> is of course modified suitably.</p><p id="p0083" num="0083">In each embodiment described above, the power inverter mounted on a vehicle has been described as an example, but the application range of the present<!-- EPO <DP n="57"> --> invention is not limited thereto and may be applied to power inverters for various purposes. The above descriptions are merely examples and the invention is not limited to the configurations of the above-described embodiments.</p><p id="p0084" num="0084">The present specification is based on Japanese Patent Application No. <patcit id="pcit0003" dnum="JP2011046167A"><text>2011-46167</text></patcit> (filed on March 3, 2011). Priority is claimed on Japanese Patent Application No. <patcit id="pcit0004" dnum="JP2011046167A"><text>2011-46167</text></patcit>, the content of which is incorporated herein by reference.</p></description><claims mxw-id="PCLM56982372" lang="EN" load-source="patent-office"><!-- EPO <DP n="58"> --><claim id="c-en-0001" num="0001"><claim-text>A power inverter comprising:
<claim-text>a plurality of power conversion elements that convert DC power supplied from a first DC power source into AC power used to drive an electrical motor;</claim-text>
<claim-text>a first control circuit to which power is supplied from a second DC power source and which outputs a first control signal configured to control an operation of the plurality of power conversion elements;</claim-text>
<claim-text>an electric storage circuit that stores the DC power by performing charging based on AC power generated by the electrical motor;</claim-text>
<claim-text>a power source circuit that supplies power based on the first DC power source or the DC power supplied from the electric storage circuit;</claim-text>
<claim-text>a voltage measurement circuit that measures a voltage of the electric storage circuit;</claim-text>
<claim-text>a second control circuit to which the power is supplied from the power source circuit and which determines whether the second DC power source is normal and outputs a second control signal configured to control the operation of the plurality of power conversion elements based on the voltage of the electric storage circuit measured by the voltage measurement circuit, when<!-- EPO <DP n="59"> --> determining that the second DC power source is not normal; and</claim-text>
<claim-text>a driving circuit to which the power is supplied from the power source circuit and which outputs a driving signal configured to operate the plurality of power conversion elements based on the first or second control signal,</claim-text>
<claim-text>wherein the plurality of power conversion elements are one of power conversion elements of an upper arm connected to a high-voltage side of the first DC power source and power conversion elements of a lower arm connected to a low-voltage side of the first DC power source, and a plurality of series circuits in which the power conversion elements of the upper arm and the power conversion elements of the lower arm are connected in series are connected in parallel to the electric storage circuit with respect to the first DC power source, and</claim-text>
<claim-text>wherein, when the voltage of the electric storage circuit is greater than a predetermined first voltage value, the second control circuit outputs the second control signal configured to turn on all of one of the power conversion elements of the upper arm and the power conversion elements of the lower arm and turn off all of the other thereof.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text><!-- EPO <DP n="60"> --> The power inverter according to claim 1, wherein, when the voltage of the electric storage circuit is equal to or less than a predetermined second voltage value lower than the first voltage value, the second control circuit outputs the second control signal configured to turn off all of the power conversion elements of the upper arm and the power conversion elements of the lower arm.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The power inverter according to claim 1 or 2, wherein, when the second control circuit controls the second control signal and determines that the second DC power source is normal, the second control circuit interrupts the control on the second control signal.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The power inverter according to any one of claims 1 to 3, further comprising:
<claim-text>a controlling signal output circuit that outputs a controlling signal indicating whether the second control circuit controls the second control signal to the first control circuit.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The power inverter according to claim 4, wherein the first control circuit does not output the first control signal, when the controlling signal output circuit outputs the controlling signal indicating that the second control<!-- EPO <DP n="61"> --> circuit controls the second control signal.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The power inverter according to any one of claims 1 to 5, wherein the voltage measurement circuit is realized using a microcomputer that is operated by the power supplied from the power source circuit.</claim-text></claim></claims><drawings mxw-id="PDW16670752" load-source="patent-office"><!-- EPO <DP n="62"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="131" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="63"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="122" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="64"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="134" he="160" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="65"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="165" he="121" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="66"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="165" he="116" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="67"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="124" he="155" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="68"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="165" he="111" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="69"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="165" he="114" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="70"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="165" he="120" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="71"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="165" he="107" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="72"> --><figure id="f0011" num="11"><img id="if0011" file="imgf0011.tif" wi="113" he="100" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="73"> --><figure id="f0012" num="12"><img id="if0012" file="imgf0012.tif" wi="165" he="124" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="74"> --><figure id="f0013" num="13"><img id="if0013" file="imgf0013.tif" wi="118" he="145" img-content="drawing" img-format="tif"/></figure></drawings><search-report-data><doc-page id="srep0001" file="srep0001.tif" wi="165" he="223" type="tif"/></search-report-data><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
