v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult8|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult9|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult10|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult11|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult12|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult13|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult14|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult15|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult0|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult1|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult2|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult3|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult4|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult5|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult6|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,video_sync_generator:vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,video_sync_generator:vga|data:display|lpm_mult:Mult7|mult_mrs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,LOGIC_ELEMENTS,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_out8,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out10,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_out8,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|bit_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|LRCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W4[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|cycles_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|done_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem10[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem12[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem6[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem4[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem9[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem5[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem7[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|W0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem13[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem14[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem11[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t0_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t1_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t14_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t6_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t2_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t12_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t4_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t15_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t11_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t13_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t8_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t3_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t9_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t7_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t5_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|t10_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|cycles_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|cycles_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|new_t_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem8[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,mic_translator:main_translator|data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem15[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,FFT_Processor:main_professor|mem2[20],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clkdiv:main_clock|clk_out_reg,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,video_sync_generator:vga|hsync:horizontal|newline_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f8_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f7_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f6_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f4_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f3_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f2_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f0_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f15_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f13_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f11_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f1_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f12_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f9_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f14_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f10_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|f5_display[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|blank_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|newline_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|b_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|b_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|b_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|b_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|g_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|g_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|g_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|g_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|r_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|r_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|r_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|data:display|r_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,video_sync_generator:vga|hsync:horizontal|hsync_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clkdiv:vga_clock|clk_out_reg,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_16o:auto_generated|sld_reserved_FFT_Mic_Translator_1_d1da:mgl_prim1|lpm_shiftreg:config_shiftreg_3|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sld_signaltap:Mic_20Translator|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clk,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU2|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU3|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU6|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU5|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU7|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU1|complexmultiplier:twiddlemult|simplemultiplier:mult_ar_bi|lpm_mult:Mult0|mult_ugs:auto_generated|mac_mult5,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU4|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,FFT_Processor:main_professor|butterflyunit:BFU0|complexmultiplier:twiddlemult|simplemultiplier:mult_ai_br|lpm_mult:Mult0|mult_0os:auto_generated|mac_mult9,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,19;0;19;0;0;23;19;0;23;23;0;16;0;0;3;0;16;3;0;0;0;16;0;0;0;0;0;23;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;23;4;23;23;0;4;23;0;0;23;7;23;23;20;23;7;20;23;23;23;7;23;23;23;23;23;0;23;23,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,LRCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,BCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,vsync,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,hsync,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,r[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,r[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,r[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,r[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,g[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,g[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,g[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,g[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,b[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,b[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,b[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,b[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,reset,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,DOUT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
