INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module manocomputer
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:81]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:84]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:88]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:99]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:105]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:111]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:115]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:119]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sources_1/new/manocomputer.v:123]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data second electric 2020-2021/second_electric sem_2/micro/MICRO_Final/1module_code/project_11.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
