DONKEY!!!
['/home/bgodfrey/CASPER/mlib_devel/jasper_library', '/home/bgodfrey/.conda/envs/py38/lib/python38.zip', '/home/bgodfrey/.conda/envs/py38/lib/python3.8', '/home/bgodfrey/.conda/envs/py38/lib/python3.8/lib-dynload', '/home/bgodfrey/.conda/envs/py38/lib/python3.8/site-packages', '/home/bgodfrey/CASPER/mlib_devel/src/xml2vhdl-ox/scripts/python/xml2vhdl-ox']
/home/bgodfrey/CASPER/mlib_devel/jasper_library/platforms/skarab.yaml
{'name': 'skarab', 'manufacturer': 'Xilinx', 'fpga': 'xc7vx690tffg1927-2', 'config_voltage': 1.8, 'cfgbvs': 'GND', 'backend_target': 'vivado', 'boot_image': 'toolflow', 'dsp_wb_base_address': 2148024320, 'dsp_wb_base_address_alignment': 4, 'max_devices_per_arbiter': 32, 'bit_reversal': True, 'manage_leds': True, 'upgrade_ip': False, 'sources': [], 'constraints': ['skarab.xdc'], 'provides': ['sys_clk', 'adc_clk', 'mezz0', 'mezz1', 'mezz2', 'mezz3'], 'pins': {'FLASH_A': {'iostd': 'LVCMOS18', 'loc': ['AL29', 'AL28', 'AK29', 'AJ29', 'AM28', 'AM27', 'AK28', 'AN30', 'AM30', 'AN29', 'AN28', 'AR29', 'AR28', 'AP30', 'AP29', 'AT29', 'AL26', 'AK26', 'AK24', 'AM26', 'AM25', 'AM23', 'AL23', 'AP26', 'AN25', 'AP25', 'AP24', 'AU27', 'AT26']}, 'FLASH_DQ': {'iostd': 'LVCMOS18', 'loc': ['BC27', 'BD27', 'BD29', 'BD30', 'BB30', 'BC30', 'BC28', 'BC29', 'BA30', 'AW29', 'AY29', 'AW27', 'AY27', 'BA31', 'AY28', 'BA28']}, 'FLASH_OE_N': {'iostd': 'LVCMOS18', 'loc': 'AL24'}, 'FLASH_WE_N': {'iostd': 'LVCMOS18', 'loc': 'AL25'}, 'FLASH_CS_N': {'iostd': 'LVCMOS18', 'loc': 'BA29'}, 'FLASH_ADV_N': {'iostd': 'LVCMOS18', 'loc': 'AN24'}, 'FLASH_WAIT': {'iostd': 'LVCMOS18', 'loc': 'BD26'}, 'FLASH_RS1': {'iostd': 'LVCMOS18', 'loc': 'AJ25'}, 'FLASH_RS0': {'iostd': 'LVCMOS18', 'loc': 'AJ26'}, 'ONE_GBE_MGTREFCLK_P': {'loc': 'A10'}, 'ONE_GBE_INT_N': {'iostd': 'LVCMOS18', 'loc': 'BB12'}, 'ONE_GBE_SGMII_TX_P': {'loc': 'B4'}, 'ONE_GBE_SGMII_TX_N': {'loc': 'B3'}, 'ONE_GBE_SGMII_RX_P': {'loc': 'A6'}, 'ONE_GBE_SGMII_RX_N': {'loc': 'A5'}, 'ONE_GBE_MGTREFCLK_N': {'loc': 'A9'}, 'ONE_GBE_LINK': {'iostd': 'LVCMOS18', 'loc': 'BC12'}, 'ONE_GBE_RESET_N': {'iostd': 'LVCMOS18', 'loc': 'BD12'}, 'PCIE_RST_N': {'iostd': 'LVCMOS18', 'loc': 'C18'}, 'EMCCLK': {'iostd': 'LVCMOS18', 'loc': 'BB28'}, 'EMCCLK_FIX': {'iostd': 'LVCMOS18', 'loc': 'BB27'}, 'FPGA_RESET_N': {'iostd': 'LVCMOS18', 'loc': 'BD35'}, 'FPGA_EMCCLK2': {'iostd': 'LVCMOS18', 'loc': 'AV27'}, 'FPGA_REFCLK_BUF0_P': {'iostd': 'LVDS', 'loc': 'AU15'}, 'FPGA_REFCLK_BUF0_N': {'iostd': 'LVDS'}, 'FPGA_REFCLK_BUF1_P': {'iostd': 'LVDS', 'loc': 'AT18'}, 'FPGA_REFCLK_BUF1_N': {'iostd': 'LVDS'}, 'led': {'iostd': 'LVCMOS18', 'loc': ['A29', 'C29', 'D29', 'E29', 'A28', 'B28', 'C28', 'E28']}, 'gpio': {'iostd': 'LVCMOS18', 'loc': ['BC35', 'BB35', 'BA34', 'AY34', 'AW34', 'BB33', 'BA33', 'AY33']}, 'aux_clk_diff_p': {'iostd': 'LVDS', 'loc': 'AU20'}, 'aux_clk_diff_n': {'iostd': 'LVDS', 'loc': 'AV19'}, 'sync_in_p': {'iostd': 'LVDS', 'loc': 'AT21'}, 'sync_in_n': {'iostd': 'LVDS', 'loc': 'AU21'}, 'sync_out_p': {'iostd': 'LVDS', 'loc': 'AW21'}, 'sync_out_n': {'iostd': 'LVDS', 'loc': 'AY21'}, 'FPGA_ATX_PSU_KILL': {'iostd': 'LVCMOS18', 'loc': 'BD10'}, 'ONE_WIRE_EEPROM': {'iostd': 'LVCMOS18', 'loc': 'BD17'}, 'ONE_WIRE_EEPROM_STRONG_PULLUP_EN_N': {'iostd': 'LVCMOS18', 'loc': 'BC17'}, 'MEZZANINE_0_CLK_SEL': {'iostd': 'LVCMOS18', 'loc': 'A33'}, 'MEZZANINE_0_RESET': {'iostd': 'LVCMOS18', 'loc': 'C33'}, 'MEZZANINE_0_ONE_WIRE': {'iostd': 'LVCMOS18', 'loc': 'B32'}, 'MEZZANINE_0_ONE_WIRE_STRONG_PULLUP_EN_N': {'iostd': 'LVCMOS18', 'loc': 'C32'}, 'MEZZANINE_0_SCL_FPGA': {'iostd': 'LVCMOS18', 'loc': 'A31'}, 'MEZZANINE_0_SDA_FPGA': {'iostd': 'LVCMOS18', 'loc': 'A30'}, 'MEZZANINE_0_INT_N': {'iostd': 'LVCMOS18', 'loc': 'B31'}, 'MEZZANINE_0_PRESENT_N': {'iostd': 'LVCMOS18', 'loc': 'D32'}, 'MEZZANINE_0_ENABLE_N': {'iostd': 'LVCMOS18', 'loc': 'B33'}, 'MEZZANINE_0_FAULT_N': {'iostd': 'LVCMOS18', 'loc': 'BA14'}, 'MEZZANINE_1_CLK_SEL': {'iostd': 'LVCMOS18', 'loc': 'D17'}, 'MEZZANINE_1_RESET': {'iostd': 'LVCMOS18', 'loc': 'C15'}, 'MEZZANINE_1_ONE_WIRE': {'iostd': 'LVCMOS18', 'loc': 'BC34'}, 'MEZZANINE_1_ONE_WIRE_STRONG_PULLUP_EN_N': {'iostd': 'LVCMOS18', 'loc': 'BD34'}, 'MEZZANINE_1_SCL_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BD32'}, 'MEZZANINE_1_SDA_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BD31'}, 'MEZZANINE_1_INT_N': {'iostd': 'LVCMOS18', 'loc': 'BC33'}, 'MEZZANINE_1_PRESENT_N': {'iostd': 'LVCMOS18', 'loc': 'BA35'}, 'MEZZANINE_1_ENABLE_N': {'iostd': 'LVCMOS18', 'loc': 'C17'}, 'MEZZANINE_1_FAULT_N': {'iostd': 'LVCMOS18', 'loc': 'AY14'}, 'MEZZANINE_2_CLK_SEL': {'iostd': 'LVCMOS18', 'loc': 'E16'}, 'MEZZANINE_2_RESET': {'iostd': 'LVCMOS18', 'loc': 'D15'}, 'MEZZANINE_2_ONE_WIRE': {'iostd': 'LVCMOS18', 'loc': 'BB10'}, 'MEZZANINE_2_ONE_WIRE_STRONG_PULLUP_EN_N': {'iostd': 'LVCMOS18', 'loc': 'BA10'}, 'MEZZANINE_2_SCL_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BD14'}, 'MEZZANINE_2_SDA_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BC14'}, 'MEZZANINE_2_INT_N': {'iostd': 'LVCMOS18', 'loc': 'BC13'}, 'MEZZANINE_2_PRESENT_N': {'iostd': 'LVCMOS18', 'loc': 'BA11'}, 'MEZZANINE_2_ENABLE_N': {'iostd': 'LVCMOS18', 'loc': 'E17'}, 'MEZZANINE_2_FAULT_N': {'iostd': 'LVCMOS18', 'loc': 'AW14'}, 'MEZZANINE_3_CLK_SEL': {'loc': 'B12', 'iostd': 'LVCMOS18'}, 'MEZZANINE_3_RESET': {'iostd': 'LVCMOS18', 'loc': 'E12'}, 'MEZZANINE_3_ONE_WIRE': {'iostd': 'LVCMOS18', 'loc': 'A13'}, 'MEZZANINE_3_ONE_WIRE_STRONG_PULLUP_EN_N': {'iostd': 'LVCMOS18', 'loc': 'B13'}, 'MEZZANINE_3_SCL_FPGA': {'iostd': 'LVCMOS18', 'loc': 'A14'}, 'MEZZANINE_3_SDA_FPGA': {'iostd': 'LVCMOS18', 'loc': 'A15'}, 'MEZZANINE_3_INT_N': {'iostd': 'LVCMOS18', 'loc': 'B15'}, 'MEZZANINE_3_PRESENT_N': {'iostd': 'LVCMOS18', 'loc': 'C13'}, 'MEZZANINE_3_ENABLE_N': {'loc': 'C12', 'iostd': 'LVCMOS18'}, 'MEZZANINE_3_FAULT_N': {'iostd': 'LVCMOS18', 'loc': 'AV14'}, 'MEZZANINE_COMBINED_FAULT': {'iostd': 'LVCMOS18', 'loc': 'BA20'}, 'MEZ0_REFCLK_0_P': {'loc': ['AA35']}, 'MEZ0_REFCLK_0_N': {'loc': ['AA36']}, 'MEZ0_PHY11_LANE_TX_P': {'loc': ['AC43', 'AD41', 'AE43', 'AF41']}, 'MEZ0_PHY11_LANE_TX_N': {'loc': ['AC44', 'AD42', 'AE44', 'AF42']}, 'MEZ0_PHY11_LANE_RX_P': {'loc': ['Y37', 'AA39', 'AC39', 'AD37']}, 'MEZ0_PHY11_LANE_RX_N': {'loc': ['Y38', 'AA40', 'AC40', 'AD38']}, 'MEZ0_REFCLK_1_P': {'loc': ['U35']}, 'MEZ0_REFCLK_1_N': {'loc': ['U36']}, 'MEZ0_PHY12_LANE_TX_P': {'loc': ['W43', 'Y41', 'AA43', 'AB41']}, 'MEZ0_PHY12_LANE_TX_N': {'loc': ['W44', 'Y42', 'AA44', 'AB42']}, 'MEZ0_PHY12_LANE_RX_P': {'loc': ['T37', 'U39', 'V37', 'W39']}, 'MEZ0_PHY12_LANE_RX_N': {'loc': ['T38', 'U40', 'V38', 'W40']}, 'MEZ0_REFCLK_2_P': {'loc': ['N35']}, 'MEZ0_REFCLK_2_N': {'loc': ['N36']}, 'MEZ0_PHY21_LANE_TX_P': {'loc': ['R43', 'T41', 'U43', 'V41']}, 'MEZ0_PHY21_LANE_TX_N': {'loc': ['R44', 'T42', 'U44', 'V42']}, 'MEZ0_PHY21_LANE_RX_P': {'loc': ['M37', 'N39', 'P37', 'R39']}, 'MEZ0_PHY21_LANE_RX_N': {'loc': ['M38', 'N40', 'P38', 'R40']}, 'MEZ0_REFCLK_3_P': {'loc': ['J35']}, 'MEZ0_REFCLK_3_N': {'loc': ['J36']}, 'MEZ0_PHY22_LANE_TX_P': {'loc': ['L43', 'M41', 'N43', 'P41']}, 'MEZ0_PHY22_LANE_TX_N': {'loc': ['L44', 'M42', 'N44', 'P42']}, 'MEZ0_PHY22_LANE_RX_P': {'loc': ['H37', 'J39', 'K37', 'L39']}, 'MEZ0_PHY22_LANE_RX_N': {'loc': ['H38', 'J40', 'K38', 'L40']}, 'MEZ1_REFCLK_0_P': {'loc': ['AY37']}, 'MEZ1_REFCLK_0_N': {'loc': ['AY38']}, 'MEZ1_PHY11_LANE_TX_P': {'loc': ['AY41', 'BA43', 'BB41', 'BD41']}, 'MEZ1_PHY11_LANE_TX_N': {'loc': ['AY42', 'BA44', 'BB42', 'BD42']}, 'MEZ1_PHY11_LANE_RX_P': {'loc': ['AW39', 'BA39', 'BC39', 'BD37']}, 'MEZ1_PHY11_LANE_RX_N': {'loc': ['AW40', 'BA40', 'BC40', 'BD38']}, 'MEZ1_REFCLK_1_P': {'loc': ['AR35']}, 'MEZ1_REFCLK_1_N': {'loc': ['AR36']}, 'MEZ1_PHY12_LANE_TX_P': {'loc': ['AT41', 'AU43', 'AV41', 'AW43']}, 'MEZ1_PHY12_LANE_TX_N': {'loc': ['AT42', 'AU44', 'AV42', 'AW44']}, 'MEZ1_PHY12_LANE_RX_P': {'loc': ['AP37', 'AR39', 'AU39', 'AV37']}, 'MEZ1_PHY12_LANE_RX_N': {'loc': ['AP38', 'AR40', 'AU40', 'AV38']}, 'MEZ1_REFCLK_2_P': {'loc': ['AL35']}, 'MEZ1_REFCLK_2_N': {'loc': ['AL36']}, 'MEZ1_PHY21_LANE_TX_P': {'loc': ['AL43', 'AN43', 'AP41', 'AR43']}, 'MEZ1_PHY21_LANE_TX_N': {'loc': ['AL44', 'AN44', 'AP42', 'AR44']}, 'MEZ1_PHY21_LANE_RX_P': {'loc': ['AL39', 'AM37', 'AM41', 'AN39']}, 'MEZ1_PHY21_LANE_RX_N': {'loc': ['AL40', 'AM38', 'AM42', 'AN40']}, 'MEZ1_REFCLK_3_P': {'loc': ['AF37']}, 'MEZ1_REFCLK_3_N': {'loc': ['AF38']}, 'MEZ1_PHY22_LANE_TX_P': {'loc': ['AG43', 'AH41', 'AJ43', 'AK41']}, 'MEZ1_PHY22_LANE_TX_N': {'loc': ['AG44', 'AH42', 'AJ44', 'AK42']}, 'MEZ1_PHY22_LANE_RX_P': {'loc': ['AE39', 'AG39', 'AJ39', 'AK37']}, 'MEZ1_PHY22_LANE_RX_N': {'loc': ['AE40', 'AG40', 'AJ40', 'AK38']}, 'MEZ2_REFCLK_0_P': {'loc': ['AF8']}, 'MEZ2_REFCLK_0_N': {'loc': ['AF7']}, 'MEZ2_PHY11_LANE_TX_P': {'loc': ['AK4', 'AJ2', 'AH4', 'AG2']}, 'MEZ2_PHY11_LANE_TX_N': {'loc': ['AK3', 'AJ1', 'AH3', 'AG1']}, 'MEZ2_PHY11_LANE_RX_P': {'loc': ['AK8', 'AJ6', 'AG6', 'AE6']}, 'MEZ2_PHY11_LANE_RX_N': {'loc': ['AK7', 'AJ5', 'AG5', 'AE5']}, 'MEZ2_REFCLK_1_P': {'loc': ['AL10']}, 'MEZ2_REFCLK_1_N': {'loc': ['AL9']}, 'MEZ2_PHY12_LANE_TX_P': {'loc': ['AR2', 'AP4', 'AN2', 'AL2']}, 'MEZ2_PHY12_LANE_TX_N': {'loc': ['AR1', 'AP3', 'AN1', 'AL1']}, 'MEZ2_PHY12_LANE_RX_P': {'loc': ['AN6', 'AM4', 'AM8', 'AL6']}, 'MEZ2_PHY12_LANE_RX_N': {'loc': ['AN5', 'AM3', 'AM7', 'AL5']}, 'MEZ2_REFCLK_2_P': {'loc': ['AR10']}, 'MEZ2_REFCLK_2_N': {'loc': ['AR9']}, 'MEZ2_PHY21_LANE_TX_P': {'loc': ['AW2', 'AV4', 'AU2', 'AT4']}, 'MEZ2_PHY21_LANE_TX_N': {'loc': ['AW1', 'AV3', 'AU1', 'AT3']}, 'MEZ2_PHY21_LANE_RX_P': {'loc': ['AV8', 'AU6', 'AR6', 'AP8']}, 'MEZ2_PHY21_LANE_RX_N': {'loc': ['AV7', 'AU5', 'AR5', 'AP7']}, 'MEZ2_REFCLK_3_P': {'loc': ['AY8']}, 'MEZ2_REFCLK_3_N': {'loc': ['AY7']}, 'MEZ2_PHY22_LANE_TX_P': {'loc': ['BD4', 'BB4', 'BA2', 'AY4']}, 'MEZ2_PHY22_LANE_TX_N': {'loc': ['BD3', 'BB3', 'BA1', 'AY3']}, 'MEZ2_PHY22_LANE_RX_P': {'loc': ['BD8', 'BC6', 'BA6', 'AW6']}, 'MEZ2_PHY22_LANE_RX_N': {'loc': ['BD7', 'BC5', 'BA5', 'AW5']}, 'MEZ3_REFCLK_0_P': {'loc': 'J10'}, 'MEZ3_REFCLK_0_N': {'loc': 'J9'}, 'MEZ3_PHY11_LANE_TX_N': {'loc': ['P3', 'N1', 'M3', 'L1']}, 'MEZ3_PHY11_LANE_RX_P': {'loc': ['L6', 'K8', 'J6', 'H8']}, 'MEZ3_PHY11_LANE_TX_P': {'loc': ['P4', 'N2', 'M4', 'L2']}, 'MEZ3_PHY11_LANE_RX_N': {'loc': ['L5', 'K7', 'J5', 'H7']}, 'MEZ3_REFCLK_1_P': {'loc': 'N10'}, 'MEZ3_REFCLK_1_N': {'loc': 'N9'}, 'MEZ3_PHY12_LANE_TX_N': {'loc': ['V3', 'U1', 'T3', 'R1']}, 'MEZ3_PHY12_LANE_RX_P': {'loc': ['R6', 'P8', 'N6', 'M8']}, 'MEZ3_PHY12_LANE_TX_P': {'loc': ['V4', 'U2', 'T4', 'R2']}, 'MEZ3_PHY12_LANE_RX_N': {'loc': ['R5', 'P7', 'N5', 'M7']}, 'MEZ3_REFCLK_2_P': {'loc': 'U10'}, 'MEZ3_REFCLK_2_N': {'loc': 'U9'}, 'MEZ3_PHY21_LANE_TX_N': {'loc': ['AB3', 'AA1', 'Y3', 'W1']}, 'MEZ3_PHY21_LANE_RX_P': {'loc': ['W6', 'V8', 'U6', 'T8']}, 'MEZ3_PHY21_LANE_TX_P': {'loc': ['AB4', 'AA2', 'Y4', 'W2']}, 'MEZ3_PHY21_LANE_RX_N': {'loc': ['W5', 'V7', 'U5', 'T7']}, 'MEZ3_REFCLK_3_P': {'loc': 'AA10'}, 'MEZ3_REFCLK_3_N': {'loc': 'AA9'}, 'MEZ3_PHY22_LANE_TX_N': {'loc': ['AF3', 'AE1', 'AD3', 'AC1']}, 'MEZ3_PHY22_LANE_RX_P': {'loc': ['AD8', 'AC6', 'AA6', 'Y8']}, 'MEZ3_PHY22_LANE_TX_P': {'loc': ['AF4', 'AE2', 'AD4', 'AC2']}, 'MEZ3_PHY22_LANE_RX_N': {'loc': ['AD7', 'AC5', 'AA5', 'Y7']}, 'I2C_RESET_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BC19'}, 'I2C_SCL_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BB18'}, 'I2C_SDA_FPGA': {'iostd': 'LVCMOS18', 'loc': 'BC18'}, 'USB_I2C_CTRL': {'iostd': 'LVCMOS18', 'loc': 'AY13'}, 'USB_UART_TXD': {'iostd': 'LVCMOS18', 'loc': 'BA13'}, 'USB_UART_RXD': {'iostd': 'LVCMOS18', 'loc': 'BB16'}, 'USB_FPGA': {'iostd': 'LVCMOS18', 'loc': ['E14', 'F14', 'E13', 'F13']}, 'SPI_CLK': {'iostd': 'LVCMOS18', 'loc': 'BB21'}, 'SPI_MOSI': {'iostd': 'LVCMOS18', 'loc': 'BC20'}, 'SPI_MISO': {'iostd': 'LVCMOS18', 'loc': 'BB20'}, 'SPI_CSB': {'iostd': 'LVCMOS18', 'loc': 'BD21'}, 'DEBUG_UART_TX': {'iostd': 'LVCMOS18', 'loc': 'BD20'}, 'DEBUG_UART_RX': {'iostd': 'LVCMOS18', 'loc': 'AV13'}, 'FAN_CONT_RST_N': {'iostd': 'LVCMOS18', 'loc': 'BB22'}, 'FAN_CONT_FAULT_N': {'iostd': 'LVCMOS18', 'loc': 'BC22'}, 'FAN_CONT_ALERT_N': {'iostd': 'LVCMOS18', 'loc': 'BD22'}, 'CPU_SUS_S3_N': {'iostd': 'LVCMOS18', 'loc': 'A19'}, 'CPU_SUS_STAT_N': {'iostd': 'LVCMOS18', 'loc': 'B18'}, 'CPU_PWR_OK': {'iostd': 'LVCMOS18', 'loc': 'A18'}, 'CPU_SUS_S4_N': {'iostd': 'LVCMOS18', 'loc': 'B16'}, 'CPU_PWR_BTN_N': {'iostd': 'LVCMOS18', 'loc': 'BD11'}, 'CPU_SYS_RESET_N': {'iostd': 'LVCMOS18', 'loc': 'BC10'}, 'CPU_SUS_S5_N': {'iostd': 'LVCMOS18', 'loc': 'B17'}, 'SPARTAN_CLK': {'iostd': 'LVCMOS18', 'loc': 'BA26'}, 'MONITOR_ALERT_N': {'iostd': 'LVCMOS18', 'loc': 'BB13'}, 'CONFIG_IO_11': {'iostd': 'LVCMOS18', 'loc': 'BC23'}, 'CONFIG_IO_10': {'iostd': 'LVCMOS18', 'loc': 'BB23'}, 'CONFIG_IO_9': {'iostd': 'LVCMOS18', 'loc': 'BA23'}, 'CONFIG_IO_8': {'iostd': 'LVCMOS18', 'loc': 'AY23'}, 'CONFIG_IO_7': {'iostd': 'LVCMOS18', 'loc': 'BD24'}, 'CONFIG_IO_6': {'iostd': 'LVCMOS18', 'loc': 'BC24'}, 'CONFIG_IO_5': {'iostd': 'LVCMOS18', 'loc': 'BA24'}, 'CONFIG_IO_4': {'iostd': 'LVCMOS18', 'loc': 'AY24'}, 'CONFIG_IO_3': {'iostd': 'LVCMOS18', 'loc': 'BD25'}, 'CONFIG_IO_2': {'iostd': 'LVCMOS18', 'loc': 'BC25'}, 'CONFIG_IO_1': {'iostd': 'LVCMOS18', 'loc': 'BB25'}, 'CONFIG_IO_0': {'iostd': 'LVCMOS18', 'loc': 'BB26'}, 'GND': {'iostd': 'LVCMOS18', 'loc': ['AY31', 'AW30', 'AW31', 'AV28', 'AV29', 'AN27', 'AP27', 'AT28', 'AK27', 'AW26', 'AY26', 'AV25', 'AW25', 'AW24', 'AT25', 'AK23']}}}
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
forty_gbe/skarab/SKA_40GBE_MAC ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GBE_MAC']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/new ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/new']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY_top ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY_top']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/new ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/new']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY/IEEE802_3_XL_PHY.srcs/sources_1/new ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY/IEEE802_3_XL_PHY.srcs/sources_1/new']
forty_gbe/skarab/forty_gbe.vhd ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/forty_gbe.vhd']
forty_gbe/ska_tx_packet_fifo/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/ska_tx_packet_fifo.xci']
forty_gbe/ska_tx_packet_ctrl_fifo/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xci']
forty_gbe/ska_rx_packet_fifo/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/ska_rx_packet_fifo.xci']
forty_gbe/ska_rx_packet_ctrl_fifo/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xci']
forty_gbe/overlap_buffer/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/overlap_buffer/overlap_buffer.xci']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/ip/XLAUI/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/ip/XLAUI/XLAUI.xci']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/fifo_dual_clk/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xci']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xci']
forty_gbe/cpu_rx_packet_size/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/cpu_rx_packet_size.xci']
forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/RS256_FIFO/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/RS256_FIFO/RS256_FIFO.xci']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
gpio_simulink2ext ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext']
gpio_simulink2ext ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_ppc2simulink ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
gpio_simulink2ext ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext']
wb_register_simulink2ppc ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc']
skarab_infr/skarab_parameters.vhd/ []
skarab_infr/skarab_infr.vhd ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/skarab_infr.vhd']
wbs_arbiter/*.v ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wbs_arbiter/timeout.v', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wbs_arbiter/wbs_arbiter.v']
wbs_arbiter/timeout.v ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wbs_arbiter/timeout.v']
wishbone_i2c []
wishbone_one_wire []
skarab_infr/WISHBONE ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/WISHBONE']
skarab_infr/cont_microblaze/cont_microblaze.bd ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/cont_microblaze.bd']
skarab_infr/cont_microblaze/hdl/cont_microblaze_wrapper.vhd ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/hdl/cont_microblaze_wrapper.vhd']
skarab_infr/cont_microblaze/EMB123701U1R1.elf ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/EMB123701U1R1.elf']
skarab_infr/xadc_measurement/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/xadc_measurement.xci']
skarab_infr/*.v ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/counter.v', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/rate_counter.v']
skarab_infr/*.vhd 
****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffortPhySynth' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'LowEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'QuickEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_1' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_2' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_3' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Rodin Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/RDI13.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/RDI13.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
source /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/gogogo.tcl
# set impl_dir "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1"
# set bin_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bin"
# set bit_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bit"
# set hex_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.hex"
# set mcs_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.mcs"
# set prm_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.prm"
# set xsa_file "/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.xsa"
# set jbd_name "skarab_bd"
# proc check_timing {run} {
#   if { [get_property STATS.WNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.TNS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.WHS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   } else {
#     puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs $run]] ns"
#   }
# 
#   if { [get_property STATS.THS [get_runs $run] ] < 0 } {
#     send_msg_id "CASPER-1" {CRITICAL WARNING} "ERROR: Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs $run]] ns"
#   }
# }
# proc check_zero_critical {count mess} {
#   if {$count > 0} {
#     puts "************************************************"
#     send_msg_id "CASPER-2" {CRITICAL WARNING} "$mess critical warning count: $count"
#     puts "************************************************"
#   }
# }
# proc puts_red {s} {
#   puts -nonewline "\[1;31m"; #RED
#   puts $s
#   puts -nonewline "\[0m";# Reset
# }
# puts "Starting tcl script"
Starting tcl script
# cd /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1
# create_project -f myproj myproj -part xc7vx690tffg1927-2
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2117.273 ; gain = 154.992 ; free physical = 13597 ; free virtual = 36071
# create_bd_design $jbd_name
Wrote  : </data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/bd/skarab_bd/skarab_bd.bd> 
# current_bd_design $jbd_name
# set_property target_language VHDL [current_project]
# import_files -force /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/top.v
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GBE_MAC
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/new
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY_top
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/new
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY/IEEE802_3_XL_PHY.srcs/sources_1/new
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/forty_gbe.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/ska_tx_packet_fifo.xci
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/sim/ska_tx_packet_fifo.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_fifo/sim/ska_tx_packet_fifo.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/sim/ska_tx_packet_fifo.v'
WARNING: [IP_Flow 19-2162] IP 'ska_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_tx_packet_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/sim/ska_tx_packet_ctrl_fifo.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_tx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_tx_packet_ctrl_fifo/sim/ska_tx_packet_ctrl_fifo.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/sim/ska_tx_packet_ctrl_fifo.v'
WARNING: [IP_Flow 19-2162] IP 'ska_tx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_tx_packet_ctrl_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/ska_rx_packet_fifo.xci
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/sim/ska_rx_packet_fifo.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_fifo/sim/ska_rx_packet_fifo.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/sim/ska_rx_packet_fifo.v'
WARNING: [IP_Flow 19-2162] IP 'ska_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_rx_packet_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xci
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/sim/ska_rx_packet_ctrl_fifo.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'ska_rx_packet_ctrl_fifo' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_rx_packet_ctrl_fifo/sim/ska_rx_packet_ctrl_fifo.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/sim/ska_rx_packet_ctrl_fifo.v'
WARNING: [IP_Flow 19-2162] IP 'ska_rx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_rx_packet_ctrl_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/overlap_buffer/overlap_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'overlap_buffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'overlap_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PMA/IEEE802_3_XL_PMA.srcs/sources_1/ip/XLAUI/XLAUI.xci
WARNING: [IP_Flow 19-2162] IP 'XLAUI' is locked:
* IP 'XLAUI' is configured as a user-managed IP. In this mode it is the user's responsibility to manage all IP files. * IP definition '7 Series FPGAs Transceivers Wizard (3.4)' for IP 'XLAUI' (customized with software release 2014.3.1) has a newer minor version in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xci
WARNING: [IP_Flow 19-2162] IP 'fifo_dual_clk' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_dual_clk' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xci
WARNING: [IP_Flow 19-2162] IP 'XGMII_FIFO_DUAL_SYNC' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'XGMII_FIFO_DUAL_SYNC' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/cpu_rx_packet_size.xci
WARNING: [IP_Flow 19-3664] IP 'cpu_rx_packet_size' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpu_rx_packet_size' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/sim/cpu_rx_packet_size.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpu_rx_packet_size' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/cpu_rx_packet_size/sim/cpu_rx_packet_size.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/sim/cpu_rx_packet_size.v'
WARNING: [IP_Flow 19-2162] IP 'cpu_rx_packet_size' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cpu_rx_packet_size' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/sources_1/ip/RS256_FIFO/RS256_FIFO.xci
WARNING: [IP_Flow 19-2162] IP 'RS256_FIFO' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'RS256_FIFO' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/skarab_infr.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wbs_arbiter/timeout.v
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/wbs_arbiter/wbs_arbiter.v
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/WISHBONE
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/cont_microblaze.bd
INFO: [Project 1-1727] Source BDs should be added before importing the top BD /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/cont_microblaze.bd with BDC
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cont_microblaze.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cont_microblaze_lmb_bram_0
cont_microblaze_ilmb_bram_if_cntlr_0
cont_microblaze_auto_pc_0
cont_microblaze_xbar_0
cont_microblaze_dlmb_v10_0
cont_microblaze_dlmb_bram_if_cntlr_0
cont_microblaze_axi_timer_0_0
cont_microblaze_xlconcat_0_0
cont_microblaze_axi_timebase_wdt_0_0
cont_microblaze_ilmb_v10_0
cont_microblaze_axi_slave_wishbone_classic_master_0_0
cont_microblaze_mdm_1_0
cont_microblaze_microblaze_0_0
cont_microblaze_microblaze_0_axi_periph_0
cont_microblaze_microblaze_0_axi_intc_0
cont_microblaze_axi_uartlite_0_0

WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' is locked:
* IP definition 'axi_slave_wishbone_classic_master (1.0)' for IP 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' (customized with software release 2019.1.1) was not found in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_axi_timebase_wdt_0_0' is locked:
* IP definition 'AXI Timebase Watchdog Timer (3.0)' for IP 'cont_microblaze_axi_timebase_wdt_0_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_axi_timer_0_0' is locked:
* IP definition 'AXI Timer (2.0)' for IP 'cont_microblaze_axi_timer_0_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_axi_uartlite_0_0' is locked:
* IP definition 'AXI Uartlite (2.0)' for IP 'cont_microblaze_axi_uartlite_0_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_mdm_1_0' is locked:
* IP definition 'MicroBlaze Debug Module (MDM) (3.2)' for IP 'cont_microblaze_mdm_1_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_microblaze_0_0' is locked:
* IP definition 'MicroBlaze (11.0)' for IP 'cont_microblaze_microblaze_0_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_microblaze_0_axi_intc_0' is locked:
* IP definition 'AXI Interrupt Controller (4.1)' for IP 'cont_microblaze_microblaze_0_axi_intc_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_microblaze_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'cont_microblaze_microblaze_0_axi_periph_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_dlmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'cont_microblaze_dlmb_bram_if_cntlr_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_dlmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'cont_microblaze_dlmb_v10_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_ilmb_bram_if_cntlr_0' is locked:
* IP definition 'LMB BRAM Controller (4.0)' for IP 'cont_microblaze_ilmb_bram_if_cntlr_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_ilmb_v10_0' is locked:
* IP definition 'Local Memory Bus (LMB) 1.0 (3.0)' for IP 'cont_microblaze_ilmb_v10_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_lmb_bram_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'cont_microblaze_lmb_bram_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_xlconcat_0_0' is locked:
* IP definition 'Concat (2.1)' for IP 'cont_microblaze_xlconcat_0_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'cont_microblaze_xbar_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'cont_microblaze_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'cont_microblaze_auto_pc_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/hdl/cont_microblaze_wrapper.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/EMB123701U1R1.elf
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/xadc_measurement.xci
WARNING: [IP_Flow 19-3664] IP 'xadc_measurement' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/design.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xadc_measurement' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/xadc_measurement/simulation/timing/design.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xadc_measurement' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/doc/xadc_wiz_v3_3_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/doc/xadc_wiz_v3_3_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/doc/xadc_wiz_v3_3_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/design.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/design.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/xadc_measurement/xadc_measurement/simulation/timing/design.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement/simulation/timing/design.txt'
WARNING: [IP_Flow 19-2162] IP 'xadc_measurement' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_measurement' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/counter.v
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/rate_counter.v
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/second_gen.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/mezzanine_enable_delay.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/icape_controller.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/strobe_gen.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/isp_spi_programmer.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/clock_frequency_measure.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_bit_ctrl.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_byte_ctrl.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_top.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/skarab_parameters.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/FPGA_DNA_CHECKER.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/led_manager.vhd
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/sockit_owm.sv
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xci
WARNING: [IP_Flow 19-3664] IP 'cross_clock_fifo_36x16' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cross_clock_fifo_36x16' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/sim/cross_clock_fifo_36x16.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cross_clock_fifo_36x16' generated file not found '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/doc/fifo_generator_v13_2_changelog.txt' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/doc/fifo_generator_v13_2_changelog.txt'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/simulation/fifo_generator_vlog_beh.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/simulation/fifo_generator_vlog_beh.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/sim/cross_clock_fifo_36x16.v' to '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/sim/cross_clock_fifo_36x16.v'
WARNING: [IP_Flow 19-2162] IP 'cross_clock_fifo_36x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cross_clock_fifo_36x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xci
WARNING: [IP_Flow 19-2162] IP 'cross_clock_fifo_wb_out_73x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cross_clock_fifo_wb_out_73x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/common_clock_fifo_32x16/common_clock_fifo_32x16.xci
WARNING: [IP_Flow 19-2162] IP 'common_clock_fifo_32x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'common_clock_fifo_32x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_cpu_buffer/ska_cpu_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'ska_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'ska_cpu_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/arp_cache/arp_cache.xci
WARNING: [IP_Flow 19-2162] IP 'arp_cache' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'arp_cache' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/arp_cache/arp_cache.coe
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/isp_spi_buffer/isp_spi_buffer.xci
WARNING: [IP_Flow 19-2162] IP 'isp_spi_buffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'isp_spi_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
# import_files -force /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/wbs_master_arbiter.v
# set repos [get_property ip_repo_paths [current_project]]
# set_property ip_repo_paths "$repos /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/sysgen" [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/sysgen'.
# create_ip -name tut1 -vendor User_Company -library SysGen -version 1.0 -module_name tut1_ip
# import_files -force -fileset constrs_1 /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# import_files -force -fileset constrs_1 /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/constrs_1/new/IEEE802_3_XL_PCS.xdc
# import_files -force -fileset constrs_1 /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/constrs_1/new/DATA_FREQUENCY_DIVIDER.xdc
# import_files -force -fileset constrs_1 /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PCS/IEEE802_3_XL_PCS.srcs/constrs_1/new/DATA_FREQUENCY_MULTIPLIER.xdc
# import_files -force -fileset constrs_1 /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/skarab/SKA_40GbE_PHY/IEEE802_3_XL_PHY/IEEE802_3_XL_PHY.srcs/constrs_1/new/IEEE802_3_XL_PHY.xdc
# set_property SCOPED_TO_REF IEEE802_3_XL_PCS [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc]
# set_property processing_order LATE [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc]
# set_property SCOPED_TO_REF DATA_FREQUENCY_DIVIDER [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc]
# set_property processing_order LATE [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc]
# set_property SCOPED_TO_REF DATA_FREQUENCY_MULTIPLIER [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc]
# set_property processing_order LATE [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc]
# set_property SCOPED_TO_REF IEEE802_3_XL_PHY [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc]
# set_property processing_order LATE [get_files [get_property directory [current_project]]/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc]
# set_property SCOPED_TO_REF cont_microblaze [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/imports/cont_microblaze/EMB123701U1R1.elf]
# set_property SCOPED_TO_REF cont_microblaze [get_files [get_property directory [current_project]]/myproj.gen/sources_1/bd/cont_microblaze/cont_microblaze.bmm]
# set_property SCOPED_TO_CELLS microblaze_0 [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/imports/cont_microblaze/EMB123701U1R1.elf]
# import_files -force -fileset constrs_1 /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/Constraints/soc_version.xdc
# set_property ip_repo_paths /home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/ipshared/peralex.com/ [current_project]
# save_bd_design
# validate_bd_design
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/skarab_bd/skarab_bd.bd]
INFO: [BD 41-1662] The design 'skarab_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/bd/skarab_bd/skarab_bd.bd> 
VHDL Output written to : /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/synth/skarab_bd.vhd
VHDL Output written to : /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/sim/skarab_bd.vhd
VHDL Output written to : /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/hdl/skarab_bd_wrapper.vhd
Exporting to file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/hw_handoff/skarab_bd.hwh
Generated Hardware Definition File /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/synth/skarab_bd.hwdef
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/skarab_bd/skarab_bd.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/skarab_bd/hdl/skarab_bd_wrapper.vhd
INFO: [Project 1-1716] Could not find the wrapper file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/bd/skarab_bd/hdl/skarab_bd_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/skarab_bd/hdl/skarab_bd_wrapper.vhd, adding it to Project
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tut1_ip'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: tut1_ip
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/xadc_measurement/xadc_measurement.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/RS256_FIFO/RS256_FIFO.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xci' is already up-to-date
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XLAUI/XLAUI.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/overlap_buffer/overlap_buffer.xci' is already up-to-date
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: arp_cache
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.xci' is already up-to-date
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.xci

[Mon Jul 15 18:54:08 2024] Launched tut1_ip_synth_1...
Run output will be captured here: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/tut1_ip_synth_1/runme.log
[Mon Jul 15 18:54:08 2024] Launched synth_1...
Run output will be captured here: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Jul 15 18:54:08 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffortPhySynth' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'LowEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'QuickEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_1' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_2' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_3' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Rodin Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/RDI13.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/RDI13.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2116.395 ; gain = 153.992 ; free physical = 11706 ; free virtual = 34523
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/ipshared/peralex.com'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2023.1//data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'cont_microblaze.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
cont_microblaze_microblaze_0_0
cont_microblaze_microblaze_0_axi_periph_0
cont_microblaze_microblaze_0_axi_intc_0
cont_microblaze_axi_uartlite_0_0
cont_microblaze_axi_timer_0_0
cont_microblaze_dlmb_bram_if_cntlr_0
cont_microblaze_auto_pc_0
cont_microblaze_xbar_0
cont_microblaze_dlmb_v10_0
cont_microblaze_lmb_bram_0
cont_microblaze_ilmb_bram_if_cntlr_0
cont_microblaze_mdm_1_0
cont_microblaze_ilmb_v10_0
cont_microblaze_axi_slave_wishbone_classic_master_0_0
cont_microblaze_xlconcat_0_0
cont_microblaze_axi_timebase_wdt_0_0

INFO: [Project 1-4468] Skipped adding '../../imports/cont_microblaze/EMB123701U1R1.elf' file in synth run script
Command: synth_design -top top -part xc7vx690tffg1927-2
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XLAUI/XLAUI.xci
/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XLAUI/XLAUI.xci

INFO: [IP_Flow 19-2162] IP 'cross_clock_fifo_wb_out_73x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cross_clock_fifo_wb_out_73x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'xadc_measurement' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_measurement' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'isp_spi_buffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'isp_spi_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'common_clock_fifo_32x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'common_clock_fifo_32x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'RS256_FIFO' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'RS256_FIFO' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'XGMII_FIFO_DUAL_SYNC' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'XGMII_FIFO_DUAL_SYNC' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'fifo_dual_clk' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'fifo_dual_clk' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'XLAUI' is locked:
* IP 'XLAUI' is configured as a user-managed IP. In this mode it is the user's responsibility to manage all IP files. * IP definition '7 Series FPGAs Transceivers Wizard (3.4)' for IP 'XLAUI' (customized with software release 2014.3.1) has a newer minor version in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ska_rx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_rx_packet_ctrl_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ska_rx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_rx_packet_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cpu_rx_packet_size' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cpu_rx_packet_size' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ska_cpu_buffer' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'ska_cpu_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'cross_clock_fifo_36x16' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'cross_clock_fifo_36x16' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'overlap_buffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'overlap_buffer' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'arp_cache' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'arp_cache' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ska_tx_packet_ctrl_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_tx_packet_ctrl_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'ska_tx_packet_fifo' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'ska_tx_packet_fifo' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
INFO: [IP_Flow 19-2162] IP 'tut1_ip' is locked:
* IP definition 'tut1 (1.0)' for IP 'tut1_ip' (customized with software release 2023.1) was not found in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3161502
WARNING: [Synth 8-11057] overflow of 32-bit signed integer 4294967295; using -1 instead [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:45]
INFO: [Synth 8-11241] undeclared symbol 'user_clk90', assumed default net type 'wire' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:404]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3080.277 ; gain = 378.738 ; free physical = 10496 ; free virtual = 33314
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1125]
WARNING: [Synth 8-9112] actual for formal port 'en' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1126]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1138]
WARNING: [Synth 8-9112] actual for formal port 'en' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1139]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1150]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1163]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1176]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1189]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1201]
WARNING: [Synth 8-9112] actual for formal port 'en' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1202]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1214]
WARNING: [Synth 8-9112] actual for formal port 'en' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1215]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1226]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1239]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1252]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1265]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:957]
WARNING: [Synth 8-9112] actual for formal port 'rst' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:991]
WARNING: [Synth 8-9112] actual for formal port 'forty_gbe_link_status' is neither a static name nor a globally static expression [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:2142]
INFO: [Synth 8-6157] synthesizing module 'top' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:7]
INFO: [Synth 8-638] synthesizing module 'forty_gbe' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:110]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: -1062730476 - type: integer 
	Parameter FABRIC_PORT bound to: 16'b0010011100010000 
	Parameter FABRIC_NETMASK bound to: -256 - type: integer 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1'b1 
	Parameter TTL bound to: 8'b11111111 
	Parameter PROMISC_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-5640] Port 'debug_out' is missing in component declaration [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:112]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_PORT bound to: 16'b0010011100010000 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1'b1 
	Parameter TTL bound to: 8'b11111111 
	Parameter PROMISC_MODE bound to: 0 - type: integer 
	Parameter RX_CRC_CHK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ska_forty_gb_eth' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:28' bound to instance 'ska_forty_gb_eth_0' of component 'ska_forty_gb_eth' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:334]
INFO: [Synth 8-638] synthesizing module 'ska_forty_gb_eth' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:104]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_PORT bound to: 16'b0010011100010000 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1'b1 
	Parameter TTL bound to: 8'b11111111 
	Parameter PROMISC_MODE bound to: 0 - type: integer 
	Parameter RX_CRC_CHK_ENABLE bound to: 0 - type: integer 
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_PORT bound to: 16'b0010011100010000 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1'b1 
	Parameter MC_RECV_IP bound to: 32'b11111111111111111111111111111111 
	Parameter MC_RECV_IP_MASK bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'wishbone_forty_gb_eth_attach' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:28' bound to instance 'wishbone_forty_gb_eth_attach_0' of component 'wishbone_forty_gb_eth_attach' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:710]
INFO: [Synth 8-638] synthesizing module 'wishbone_forty_gb_eth_attach' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:101]
	Parameter FABRIC_MAC bound to: 48'b000100100011010001010110011110000000000000000000 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_PORT bound to: 16'b0010011100010000 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
	Parameter FABRIC_ENABLE bound to: 1'b1 
	Parameter MC_RECV_IP bound to: 32'b11111111111111111111111111111111 
	Parameter MC_RECV_IP_MASK bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'wishbone_forty_gb_eth_attach' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:101]
	Parameter TTL bound to: 8'b11111111 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
INFO: [Synth 8-3491] module 'ska_fge_tx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:28' bound to instance 'ska_fge_tx_0' of component 'ska_fge_tx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:776]
INFO: [Synth 8-638] synthesizing module 'ska_fge_tx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:82]
	Parameter TTL bound to: 8'b11111111 
	Parameter FABRIC_IP bound to: 32'b11000000101010000000010100010100 
	Parameter FABRIC_NETMASK bound to: 32'b11111111111111111111111100000000 
	Parameter FABRIC_GATEWAY bound to: 8'b00000001 
INFO: [Synth 8-3491] module 'cross_clock_fifo_36x16' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cross_clock_fifo_36x16_stub.vhdl:5' bound to instance 'cross_clock_fifo_36x16_0' of component 'cross_clock_fifo_36x16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:556]
INFO: [Synth 8-638] synthesizing module 'cross_clock_fifo_36x16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cross_clock_fifo_36x16_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ska_tx_packet_fifo' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_tx_packet_fifo_stub.vhdl:5' bound to instance 'ska_tx_packet_fifo_0' of component 'ska_tx_packet_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:680]
INFO: [Synth 8-638] synthesizing module 'ska_tx_packet_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_tx_packet_fifo_stub.vhdl:23]
INFO: [Synth 8-3491] module 'ska_tx_packet_ctrl_fifo' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_tx_packet_ctrl_fifo_stub.vhdl:5' bound to instance 'ska_tx_packet_ctrl_fifo_0' of component 'ska_tx_packet_ctrl_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:738]
INFO: [Synth 8-638] synthesizing module 'ska_tx_packet_ctrl_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_tx_packet_ctrl_fifo_stub.vhdl:23]
INFO: [Synth 8-3491] module 'arp_cache' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/arp_cache_stub.vhdl:5' bound to instance 'arp_cache_0' of component 'arp_cache' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:817]
INFO: [Synth 8-638] synthesizing module 'arp_cache' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/arp_cache_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ska_cpu_buffer' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_cpu_buffer_stub.vhdl:5' bound to instance 'ska_cpu_buffer_0' of component 'ska_cpu_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:953]
INFO: [Synth 8-638] synthesizing module 'ska_cpu_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_cpu_buffer_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'ska_fge_tx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:82]
INFO: [Synth 8-3491] module 'ska_mac_tx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:28' bound to instance 'ska_mac_tx_0' of component 'ska_mac_tx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:823]
INFO: [Synth 8-638] synthesizing module 'ska_mac_tx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:45]
INFO: [Synth 8-3491] module 'ska_mac_tx_crc' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:28' bound to instance 'ska_mac_tx_crc_0' of component 'ska_mac_tx_crc' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:413]
INFO: [Synth 8-638] synthesizing module 'ska_mac_tx_crc' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:38]
INFO: [Synth 8-3491] module 'crc_16' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_16.vhd:18' bound to instance 'crc_16_0' of component 'crc_16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:247]
INFO: [Synth 8-638] synthesizing module 'crc_16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_16.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_16' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_16.vhd:25]
INFO: [Synth 8-3491] module 'crc_64' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_64.vhd:18' bound to instance 'crc_64_0' of component 'crc_64' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:277]
INFO: [Synth 8-638] synthesizing module 'crc_64' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_64.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_64' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_64.vhd:25]
INFO: [Synth 8-3491] module 'crc_80' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_80.vhd:18' bound to instance 'crc_80_0' of component 'crc_80' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:307]
INFO: [Synth 8-638] synthesizing module 'crc_80' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_80.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_80' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_80.vhd:25]
INFO: [Synth 8-3491] module 'crc_128' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_128.vhd:18' bound to instance 'crc_128_0' of component 'crc_128' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:325]
INFO: [Synth 8-638] synthesizing module 'crc_128' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_128.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_128' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_128.vhd:25]
INFO: [Synth 8-3491] module 'crc_144' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_144.vhd:18' bound to instance 'crc_144_0' of component 'crc_144' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:339]
INFO: [Synth 8-638] synthesizing module 'crc_144' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_144.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_144' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_144.vhd:25]
INFO: [Synth 8-3491] module 'crc_192' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_192.vhd:18' bound to instance 'crc_192_0' of component 'crc_192' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:353]
INFO: [Synth 8-638] synthesizing module 'crc_192' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_192.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_192' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_192.vhd:25]
INFO: [Synth 8-3491] module 'crc_208' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_208.vhd:18' bound to instance 'crc_208_0' of component 'crc_208' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:367]
INFO: [Synth 8-638] synthesizing module 'crc_208' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_208.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'crc_208' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_208.vhd:25]
INFO: [Synth 8-3491] module 'crc_256' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_256.vhd:19' bound to instance 'crc_256_0' of component 'crc_256' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:381]
INFO: [Synth 8-638] synthesizing module 'crc_256' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_256.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'crc_256' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/crc_256.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'ska_mac_tx_crc' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/CRC/ska_mac_tx_crc.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ska_mac_tx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:45]
INFO: [Synth 8-3491] module 'ska_runt_filt_rx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_runt_filt_rx.vhd:28' bound to instance 'ska_runt_filt_rx_0' of component 'ska_runt_filt_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:840]
INFO: [Synth 8-638] synthesizing module 'ska_runt_filt_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_runt_filt_rx.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ska_runt_filt_rx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_runt_filt_rx.vhd:44]
	Parameter RX_CRC_CHK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ska_mac_rx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:28' bound to instance 'ska_mac_rx_0' of component 'ska_mac_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:877]
INFO: [Synth 8-638] synthesizing module 'ska_mac_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:47]
	Parameter RX_CRC_CHK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ska_mac_rx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:47]
	Parameter RX_CRC_CHK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ska_mac_rx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:28' bound to instance 'ska_mac_rx_1' of component 'ska_mac_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:892]
INFO: [Synth 8-3491] module 'overlap_buffer' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/overlap_buffer_stub.vhdl:5' bound to instance 'overlap_buffer_0' of component 'overlap_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:937]
INFO: [Synth 8-638] synthesizing module 'overlap_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/overlap_buffer_stub.vhdl:19]
INFO: [Synth 8-3491] module 'overlap_buffer' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/overlap_buffer_stub.vhdl:5' bound to instance 'overlap_buffer_1' of component 'overlap_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:957]
	Parameter PROMISC_MODE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'ska_fge_rx' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:28' bound to instance 'ska_fge_rx_0' of component 'ska_fge_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1040]
INFO: [Synth 8-638] synthesizing module 'ska_fge_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:79]
	Parameter PROMISC_MODE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cross_clock_fifo_36x16' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cross_clock_fifo_36x16_stub.vhdl:5' bound to instance 'cross_clock_fifo_36x16_0' of component 'cross_clock_fifo_36x16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:437]
INFO: [Synth 8-3491] module 'ska_cpu_buffer' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_cpu_buffer_stub.vhdl:5' bound to instance 'ska_cpu_buffer_0' of component 'ska_cpu_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:796]
INFO: [Synth 8-3491] module 'cpu_rx_packet_size' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cpu_rx_packet_size_stub.vhdl:5' bound to instance 'cpu_rx_packet_size_0' of component 'cpu_rx_packet_size' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:915]
INFO: [Synth 8-638] synthesizing module 'cpu_rx_packet_size' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cpu_rx_packet_size_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ska_rx_packet_fifo' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_rx_packet_fifo_stub.vhdl:5' bound to instance 'ska_rx_packet_fifo_0' of component 'ska_rx_packet_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:1039]
INFO: [Synth 8-638] synthesizing module 'ska_rx_packet_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_rx_packet_fifo_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ska_rx_packet_ctrl_fifo' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_rx_packet_ctrl_fifo_stub.vhdl:5' bound to instance 'ska_rx_packet_ctrl_fifo_0' of component 'ska_rx_packet_ctrl_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:1068]
INFO: [Synth 8-638] synthesizing module 'ska_rx_packet_ctrl_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_rx_packet_ctrl_fifo_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ska_rx_packet_ctrl_fifo' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/ska_rx_packet_ctrl_fifo_stub.vhdl:5' bound to instance 'ska_rx_packet_ctrl_fifo_1' of component 'ska_rx_packet_ctrl_fifo' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:1088]
INFO: [Synth 8-256] done synthesizing module 'ska_fge_rx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:79]
	Parameter CLK_RATE bound to: 156250000 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rate_counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1' bound to instance 'tx_pkt_rate_comp' of component 'rate_counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1118]
INFO: [Synth 8-6157] synthesizing module 'rate_counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1]
	Parameter CLK_RATE bound to: 156250000 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter COUNT_TO bound to: 156250000 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter COUNT_TO bound to: -1 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rate_counter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'tx_pkt_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1130]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14]
	Parameter CLK_RATE bound to: 156250000 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rate_counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1' bound to instance 'tx_valid_rate_comp' of component 'rate_counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1143]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'tx_valid_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1155]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'tx_overflow_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1168]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'tx_afull_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1181]
	Parameter CLK_RATE bound to: 156250000 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rate_counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1' bound to instance 'rx_pkt_rate_comp' of component 'rate_counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1194]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'rx_pkt_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1206]
	Parameter CLK_RATE bound to: 156250000 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rate_counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/rate_counter.v:1' bound to instance 'rx_valid_rate_comp' of component 'rate_counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1219]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'rx_valid_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1231]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'rx_overflow_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1244]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter COUNT_TO bound to: 2147483647 - type: integer 
	Parameter COUNT_FROM bound to: 0 - type: integer 
	Parameter STEP bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/counter.v:14' bound to instance 'rx_bad_frame_cnt_comp' of component 'counter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'ska_forty_gb_eth' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:104]
INFO: [Synth 8-113] binding component instance 'GTREFCLK_buf' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:399]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PHY_top' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/IEEE802_3_XL_PHY_top/IEEE802_3_XL_PHY_top.vhd:36' bound to instance 'IEEE802_3_XL_PHY_0' of component 'IEEE802_3_XL_PHY_top' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:475]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PHY_top' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/IEEE802_3_XL_PHY_top/IEEE802_3_XL_PHY_top.vhd:70]
	Parameter TX_POLARITY_INVERT bound to: 4'b0001 
	Parameter USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PHY' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:36' bound to instance 'PHY_inst' of component 'IEEE802_3_XL_PHY' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/IEEE802_3_XL_PHY_top/IEEE802_3_XL_PHY_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PHY' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:77]
	Parameter TX_POLARITY_INVERT bound to: 4'b0001 
	Parameter USE_CHIPSCOPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'XL_PMA_TX_RESET_CLOCKING_CONTROLLER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:34' bound to instance 'TX_CLK_RCC' of component 'XL_PMA_TX_RESET_CLOCKING_CONTROLLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XL_PMA_TX_RESET_CLOCKING_CONTROLLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:50]
INFO: [Synth 8-113] binding component instance 'REFCLK_I_bufmr' to cell 'BUFMR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:62]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XL_TX_CLK_322M266_bufr' to cell 'BUFR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:68]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XL_TX_CLK_161M133_bufr' to cell 'BUFR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:80]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: -90.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'PLLE2_BASE_inst' to cell 'PLLE2_BASE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:92]
INFO: [Synth 8-113] binding component instance 'XL_TX_CLK_625M_bufh' to cell 'BUFH' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:153]
INFO: [Synth 8-113] binding component instance 'XL_TX_CLK_156M25_bufh' to cell 'BUFH' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'XL_PMA_TX_RESET_CLOCKING_CONTROLLER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_TX_RESET_CLOCKING_CONTROLLER.vhd:50]
INFO: [Synth 8-3491] module 'XL_PMA_RX_RESET_CLOCKING_CONTROLLER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:34' bound to instance 'RX_CLK_RCC' of component 'XL_PMA_RX_RESET_CLOCKING_CONTROLLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:263]
INFO: [Synth 8-638] synthesizing module 'XL_PMA_RX_RESET_CLOCKING_CONTROLLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:48]
INFO: [Synth 8-113] binding component instance 'REFCLK_I_bufmr' to cell 'BUFMR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:60]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XL_RX_CLK_322M266_bufr' to cell 'BUFR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:66]
	Parameter BUFR_DIVIDE bound to: 2 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XL_RX_CLK_161M133_bufr' to cell 'BUFR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:78]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 3.103000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: -80.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 11 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'ref_clkB_MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:90]
INFO: [Synth 8-113] binding component instance 'XL_RX_CLK_625M_bufh' to cell 'BUFH' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:163]
INFO: [Synth 8-113] binding component instance 'XL_RX_CLK_156M25_bufh' to cell 'BUFH' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'XL_PMA_RX_RESET_CLOCKING_CONTROLLER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/XL_PMA_RX_RESET_CLOCKING_CONTROLLER.vhd:48]
	Parameter TX_POLARITY_INVERT bound to: 4'b0001 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PMA' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:34' bound to instance 'PMA_inst' of component 'IEEE802_3_XL_PMA' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:275]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PMA' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:118]
	Parameter TX_POLARITY_INVERT bound to: 4'b0001 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 7 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE0_RX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:558]
INFO: [Synth 8-638] synthesizing module 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:44]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ARRAY_REVERSE_ORDER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:44]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE0_TX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:569]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE1_RX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:577]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE1_TX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:588]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE2_RX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:596]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE2_TX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:607]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE3_RX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:615]
	Parameter NUMBER_OF_BITS bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'ARRAY_REVERSE_ORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/ARRAY_REVERSE_ORDER.vhd:34' bound to instance 'LANE3_TX_ARRAY_REV_inst' of component 'ARRAY_REVERSE_ORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:626]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'XLAUI_support' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:74' bound to instance 'XLAUI_support_i' of component 'XLAUI_support' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:635]
INFO: [Synth 8-638] synthesizing module 'XLAUI_support' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:411]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-113] binding component instance 'ibufds_instq9_clk0' to cell 'IBUFDS_GTE2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:911]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'XLAUI_common' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common.vhd:70' bound to instance 'common0_i' of component 'XLAUI_common' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:922]
INFO: [Synth 8-638] synthesizing module 'XLAUI_common' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common.vhd:90]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000001010000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000000011100 
	Parameter QPLL_CFG bound to: 28'b0000010010000000000111000111 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gthe2_common_i' to cell 'GTHE2_COMMON' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'XLAUI_common' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common.vhd:90]
	Parameter STABLE_CLOCK_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'XLAUI_common_reset' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common_reset.vhd:78' bound to instance 'common_reset_i' of component 'XLAUI_common_reset' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:937]
INFO: [Synth 8-638] synthesizing module 'XLAUI_common_reset' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common_reset.vhd:91]
	Parameter STABLE_CLOCK_PERIOD bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'XLAUI_common_reset' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_common_reset.vhd:91]
INFO: [Synth 8-3491] module 'XLAUI' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/XLAUI_stub.vhdl:5' bound to instance 'XLAUI_init_i' of component 'XLAUI' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:967]
INFO: [Synth 8-638] synthesizing module 'XLAUI' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/XLAUI_stub.vhdl:255]
INFO: [Synth 8-256] done synthesizing module 'XLAUI_support' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/xlaui_support.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PMA' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PMA.vhd:118]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:36' bound to instance 'PCS_inst' of component 'IEEE802_3_XL_PCS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:372]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:107]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_ENCODER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_ENCODER.vhd:36' bound to instance 'TX1' of component 'IEEE802_3_XL_PCS_ENCODER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:287]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_ENCODER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_ENCODER.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_ENCODER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_ENCODER.vhd:52]
INFO: [Synth 8-3491] module 'PCS_BLOCK_THROTTLE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCK_THROTTLE.vhd:36' bound to instance 'TX2' of component 'PCS_BLOCK_THROTTLE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:339]
INFO: [Synth 8-638] synthesizing module 'PCS_BLOCK_THROTTLE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCK_THROTTLE.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'PCS_BLOCK_THROTTLE' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCK_THROTTLE.vhd:50]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_SCRAMBLER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_SCRAMBLER.vhd:36' bound to instance 'TX3' of component 'IEEE802_3_XL_PCS_SCRAMBLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:375]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_SCRAMBLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_SCRAMBLER.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_SCRAMBLER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_SCRAMBLER.vhd:48]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLK_DIST' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_DIST.vhd:36' bound to instance 'TX4' of component 'IEEE802_3_XL_PCS_BLK_DIST' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:385]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_BLK_DIST' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_DIST.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_BLK_DIST' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_DIST.vhd:48]
INFO: [Synth 8-3491] module 'PCS_DATA_FREQUENCY_DIVIDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:36' bound to instance 'TX5' of component 'PCS_DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:395]
INFO: [Synth 8-638] synthesizing module 'PCS_DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:48]
INFO: [Synth 8-3491] module 'DUAL_CLOCK_STROBE_GENERATOR' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DUAL_CLOCK_STROBE_GENERATOR.vhd:34' bound to instance 'DUAL_CLK_STROBE_inst' of component 'DUAL_CLOCK_STROBE_GENERATOR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:106]
INFO: [Synth 8-638] synthesizing module 'DUAL_CLOCK_STROBE_GENERATOR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DUAL_CLOCK_STROBE_GENERATOR.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DUAL_CLOCK_STROBE_GENERATOR' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DUAL_CLOCK_STROBE_GENERATOR.vhd:42]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_DIVIDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:36' bound to instance 'FREQ_DIV_inst0' of component 'DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:113]
INFO: [Synth 8-638] synthesizing module 'DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATA_FREQUENCY_DIVIDER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_DIVIDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:36' bound to instance 'FREQ_DIV_inst1' of component 'DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:127]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_DIVIDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:36' bound to instance 'FREQ_DIV_inst2' of component 'DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:141]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_DIVIDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:36' bound to instance 'FREQ_DIV_inst3' of component 'DATA_FREQUENCY_DIVIDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'PCS_DATA_FREQUENCY_DIVIDER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_DIVIDER.vhd:48]
INFO: [Synth 8-3491] module 'PCS_BLOCKs_FIFO' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_FIFO.vhd:36' bound to instance 'TX6' of component 'PCS_BLOCKs_FIFO' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:405]
INFO: [Synth 8-638] synthesizing module 'PCS_BLOCKs_FIFO' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_FIFO.vhd:55]
INFO: [Synth 8-3491] module 'fifo_dual_clk' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/fifo_dual_clk_stub.vhdl:5' bound to instance 'FIFO_SYNC_inst' of component 'fifo_dual_clk' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_FIFO.vhd:88]
INFO: [Synth 8-638] synthesizing module 'fifo_dual_clk' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/fifo_dual_clk_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'PCS_BLOCKs_FIFO' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_FIFO.vhd:55]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_INSERTER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_INSERTER.vhd:36' bound to instance 'TX7' of component 'IEEE802_3_XL_PCS_AM_INSERTER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:451]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_INSERTER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_INSERTER.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_INSERTER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_INSERTER.vhd:50]
INFO: [Synth 8-3491] module 'PCS_BLOCKs_REALIGN' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_REALIGN.vhd:36' bound to instance 'RX1' of component 'PCS_BLOCKs_REALIGN' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:487]
INFO: [Synth 8-638] synthesizing module 'PCS_BLOCKs_REALIGN' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_REALIGN.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PCS_BLOCKs_REALIGN' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_REALIGN.vhd:49]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLOCK_LOCK' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:34' bound to instance 'RX1_ctrl' of component 'IEEE802_3_XL_PCS_BLOCK_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:506]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_BLOCK_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_BLOCK_LOCK' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:47]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLOCK_LOCK' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:34' bound to instance 'RX1_ctrl' of component 'IEEE802_3_XL_PCS_BLOCK_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:506]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLOCK_LOCK' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:34' bound to instance 'RX1_ctrl' of component 'IEEE802_3_XL_PCS_BLOCK_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:506]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLOCK_LOCK' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLOCK_LOCK.vhd:34' bound to instance 'RX1_ctrl' of component 'IEEE802_3_XL_PCS_BLOCK_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:506]
INFO: [Synth 8-3491] module 'PCS_BLOCKs_FIFO' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_BLOCKs_FIFO.vhd:36' bound to instance 'RX2' of component 'PCS_BLOCKs_FIFO' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:522]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_LOCK' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:36' bound to instance 'RX3' of component 'IEEE802_3_XL_PCS_AM_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:569]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:52]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0001 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:36' bound to instance 'inst' of component 'IEEE802_3_XL_PCS_AM_LOCK_LANE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:82]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0001 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0010 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:36' bound to instance 'inst' of component 'IEEE802_3_XL_PCS_AM_LOCK_LANE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:82]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0010 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0100 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:36' bound to instance 'inst' of component 'IEEE802_3_XL_PCS_AM_LOCK_LANE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:82]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized3' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b0100 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized3' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b1000 
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_LOCK_LANE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:36' bound to instance 'inst' of component 'IEEE802_3_XL_PCS_AM_LOCK_LANE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:82]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized5' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
	Parameter DEFAULT_LANE_MAP bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized5' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_LOCK' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK.vhd:52]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_LANE_DESKEW' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_DESKEW.vhd:36' bound to instance 'RX4' of component 'IEEE802_3_XL_PCS_LANE_DESKEW' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:590]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_LANE_DESKEW' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_DESKEW.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_LANE_DESKEW' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_DESKEW.vhd:51]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_LANE_REORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:36' bound to instance 'RX5' of component 'IEEE802_3_XL_PCS_LANE_REORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:605]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_LANE_REORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:45]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_LANE_REORDER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:45]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_LANE_REORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:36' bound to instance 'RX5' of component 'IEEE802_3_XL_PCS_LANE_REORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:605]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_LANE_REORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:36' bound to instance 'RX5' of component 'IEEE802_3_XL_PCS_LANE_REORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:605]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_LANE_REORDER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_LANE_REORDER.vhd:36' bound to instance 'RX5' of component 'IEEE802_3_XL_PCS_LANE_REORDER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:605]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_AM_REMOVER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:36' bound to instance 'RX6' of component 'IEEE802_3_XL_PCS_AM_REMOVER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:614]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_AM_REMOVER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_AM_REMOVER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:51]
INFO: [Synth 8-3491] module 'PCS_DATA_FREQUENCY_MULTIPLIER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:36' bound to instance 'RX7' of component 'PCS_DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:625]
INFO: [Synth 8-638] synthesizing module 'PCS_DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:48]
INFO: [Synth 8-3491] module 'DUAL_CLOCK_STROBE_GENERATOR' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DUAL_CLOCK_STROBE_GENERATOR.vhd:34' bound to instance 'DUAL_CLK_STROBE_inst' of component 'DUAL_CLOCK_STROBE_GENERATOR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:100]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_MULTIPLIER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:34' bound to instance 'FREQ_MULT_inst0' of component 'DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:107]
INFO: [Synth 8-638] synthesizing module 'DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:50]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATA_FREQUENCY_MULTIPLIER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:50]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_MULTIPLIER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:34' bound to instance 'FREQ_MULT_inst1' of component 'DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:121]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_MULTIPLIER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:34' bound to instance 'FREQ_MULT_inst2' of component 'DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:135]
	Parameter DATA_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'DATA_FREQUENCY_MULTIPLIER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:34' bound to instance 'FREQ_MULT_inst3' of component 'DATA_FREQUENCY_MULTIPLIER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'PCS_DATA_FREQUENCY_MULTIPLIER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_DATA_FREQUENCY_MULTIPLIER.vhd:48]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_BLK_MERGE' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_MERGE.vhd:36' bound to instance 'RX8' of component 'IEEE802_3_XL_PCS_BLK_MERGE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:635]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_BLK_MERGE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_MERGE.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_BLK_MERGE' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_BLK_MERGE.vhd:47]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_DESCRAMBLER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DESCRAMBLER.vhd:36' bound to instance 'RX9' of component 'IEEE802_3_XL_PCS_DESCRAMBLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:644]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_DESCRAMBLER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DESCRAMBLER.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_DESCRAMBLER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DESCRAMBLER.vhd:48]
INFO: [Synth 8-3491] module 'PCS_IDLE_BLOCK_FILTER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_IDLE_BLOCK_FILTER.vhd:36' bound to instance 'RX10' of component 'PCS_IDLE_BLOCK_FILTER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:654]
INFO: [Synth 8-638] synthesizing module 'PCS_IDLE_BLOCK_FILTER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_IDLE_BLOCK_FILTER.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'PCS_IDLE_BLOCK_FILTER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/PCS_IDLE_BLOCK_FILTER.vhd:50]
INFO: [Synth 8-3491] module 'IEEE802_3_XL_PCS_DECODER' declared at '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:36' bound to instance 'RX11' of component 'IEEE802_3_XL_PCS_DECODER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:677]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_PCS_DECODER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:54]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:187]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS_DECODER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PCS' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS.vhd:107]
INFO: [Synth 8-638] synthesizing module 'IEEE802_3_XL_RS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_RS.vhd:64]
INFO: [Synth 8-638] synthesizing module 'XGMII_FIFO_DUAL_SYNC' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/XGMII_FIFO_DUAL_SYNC_stub.vhdl:20]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DATA_FREQUENCY_MULTIPLIER__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:50]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATA_FREQUENCY_MULTIPLIER__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_MULTIPLIER.vhd:50]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DATA_FREQUENCY_DIVIDER__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATA_FREQUENCY_DIVIDER__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DATA_FREQUENCY_DIVIDER__parameterized4' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DATA_FREQUENCY_DIVIDER__parameterized4' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/DATA_FREQUENCY_DIVIDER.vhd:52]
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RS256_FIFO' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/RS256_FIFO_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_RS' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_RS.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PHY' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'IEEE802_3_XL_PHY_top' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/IEEE802_3_XL_PHY_top/IEEE802_3_XL_PHY_top.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'forty_gbe' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:110]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter USE_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:126]
INFO: [Synth 8-113] binding component instance 'OBUF_SDR' to cell 'OBUF' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:402]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:402]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:402]
WARNING: [Synth 8-7023] instance 'tut1_Subsystem_gpio' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:402]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:416]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:416]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_Subsystem_gpio1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:416]
WARNING: [Synth 8-7023] instance 'tut1_Subsystem_gpio1' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:416]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 1 - type: integer 
	Parameter USE_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:31]
WARNING: [Synth 8-7071] port 'delay_load_en' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:431]
WARNING: [Synth 8-7071] port 'delay_val' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:431]
WARNING: [Synth 8-7071] port 'delay_rst' of module 'gpio_simulink2ext' is unconnected for instance 'tut1_gpio' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:431]
WARNING: [Synth 8-7023] instance 'tut1_gpio' of module 'gpio_simulink2ext' has 7 connections declared, but only 4 given [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:431]
INFO: [Synth 8-638] synthesizing module 'skarab_infr' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:247]
	Parameter MULTIPLY bound to: 60.000000 - type: double 
	Parameter DIVIDE bound to: 4.000000 - type: double 
	Parameter DIVCLK bound to: 13 - type: integer 
	Parameter DIFF_TERM bound to: 1 - type: bool 
INFO: [Synth 8-113] binding component instance 'refclk_0_ibufgds' to cell 'IBUFGDS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:915]
	Parameter DIFF_TERM bound to: 1 - type: bool 
INFO: [Synth 8-113] binding component instance 'refclk_1_ibufgds' to cell 'IBUFGDS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:923]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 24 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'SYS_CLK_MMCM_inst' to cell 'MMCME2_BASE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:936]
INFO: [Synth 8-113] binding component instance 'sys_clk_BUFG_inst' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:961]
INFO: [Synth 8-113] binding component instance 'bsp_clk_BUFG_inst' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:967]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 60.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 13 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'USER_CLK_MMCM_inst' to cell 'MMCME2_BASE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:973]
INFO: [Synth 8-113] binding component instance 'user_clk_BUFG_inst' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:995]
INFO: [Synth 8-113] binding component instance 'emcclk2_BUFG_inst' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:1004]
INFO: [Synth 8-638] synthesizing module 'mezzanine_enable_delay' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/mezzanine_enable_delay.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mezzanine_enable_delay' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/mezzanine_enable_delay.vhd:41]
INFO: [Synth 8-113] binding component instance 'USR_ACCESSE2_0' to cell 'USR_ACCESSE2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:1530]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_wrapper' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/hdl/cont_microblaze_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:2362]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/synth/cont_microblaze_axi_slave_wishbone_classic_master_0_0.vhd:116]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_slave_wishbone_classic_master' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:108]
WARNING: [Synth 8-506] null port 'S_AXI_AWUSER' ignored [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:72]
WARNING: [Synth 8-506] null port 'S_AXI_WUSER' ignored [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:78]
WARNING: [Synth 8-506] null port 'S_AXI_BUSER' ignored [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:83]
WARNING: [Synth 8-506] null port 'S_AXI_ARUSER' ignored [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:96]
WARNING: [Synth 8-506] null port 'S_AXI_RUSER' ignored [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'axi_slave_wishbone_classic_master' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/7fb4/axi_slave_wishbone_classic_master.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_axi_slave_wishbone_classic_master_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/synth/cont_microblaze_axi_slave_wishbone_classic_master_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/synth/cont_microblaze_axi_timebase_wdt_0_0.vhd:87]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_WDT_INTERVAL bound to: 29 - type: integer 
	Parameter C_WDT_ENABLE_ONCE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_WINDOW_WDT bound to: 0 - type: integer 
	Parameter C_SST_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_COUNT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt_top' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2947]
INFO: [Synth 8-638] synthesizing module 'axi_timebase_wdt' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'timebase_wdt_core' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:625]
INFO: [Synth 8-256] done synthesizing module 'timebase_wdt_core' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:603]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:1297]
INFO: [Synth 8-256] done synthesizing module 'axi_timebase_wdt_top' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2947]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_axi_timebase_wdt_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/synth/cont_microblaze_axi_timebase_wdt_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_timer_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/synth/cont_microblaze_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83264]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:83264]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1470]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:917]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:998]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1070]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1080]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1906]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:1700]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/a788/hdl/axi_timer_v2_0_vh_rfs.vhd:2139]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_axi_timer_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/synth/cont_microblaze_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_axi_uartlite_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/synth/cont_microblaze_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 39062500 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0315/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_axi_uartlite_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/synth/cont_microblaze_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_mdm_1_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/synth/cont_microblaze_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_16_MB_SRL16E__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3119]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:6715]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:13969]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_mdm_1_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/synth/cont_microblaze_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/synth/cont_microblaze_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 39062500 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 1 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: cont_microblaze_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 1 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 2 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_microblaze_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/synth/cont_microblaze_microblaze_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/synth/cont_microblaze_microblaze_0_axi_intc_0.vhd:89]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_INSTANCE bound to: cont_microblaze_microblaze_0_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111101 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 1 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 1 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_microblaze_0_axi_intc_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/synth/cont_microblaze_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1URBBE8' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1URBBE8' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_NLQFEM' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_NLQFEM' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QWRNE5' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QWRNE5' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1ISGFMR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_auto_pc_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/synth/cont_microblaze_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_auto_pc_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_auto_pc_0/synth/cont_microblaze_auto_pc_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1ISGFMR' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:380]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_33EGSR' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_33EGSR' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:661]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1LRQM3S' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1318]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1LRQM3S' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1318]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xbar_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/synth/cont_microblaze_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:487]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:487]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xbar_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_xbar_0/synth/cont_microblaze_xbar_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_microblaze_0_axi_periph_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:1523]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:745]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/synth/cont_microblaze_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_TARGET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_dlmb_bram_if_cntlr_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_bram_if_cntlr_0/synth/cont_microblaze_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_dlmb_v10_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/synth/cont_microblaze_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39271]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39271]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_dlmb_v10_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/synth/cont_microblaze_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/synth/cont_microblaze_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_TARGET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_ilmb_bram_if_cntlr_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_bram_if_cntlr_0/synth/cont_microblaze_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_ilmb_v10_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/synth/cont_microblaze_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_ilmb_v10_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/synth/cont_microblaze_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_lmb_bram_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/synth/cont_microblaze_lmb_bram_0.vhd:78]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: cont_microblaze_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388004 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_lmb_bram_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_lmb_bram_0/synth/cont_microblaze_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_18JXXNV' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:745]
INFO: [Synth 8-638] synthesizing module 'cont_microblaze_rst_Clk_100M_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/synth/cont_microblaze_rst_Clk_100M_0.vhd:74]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b1 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/data/Tools/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132157]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_rst_Clk_100M_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/synth/cont_microblaze_rst_Clk_100M_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'cont_microblaze_xlconcat_0_0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cont_microblaze_xlconcat_0_0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_xlconcat_0_0/synth/cont_microblaze_xlconcat_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/synth/cont_microblaze.vhd:2362]
INFO: [Synth 8-256] done synthesizing module 'cont_microblaze_wrapper' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/hdl/cont_microblaze_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'wishbone_interconnect' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_interconnect.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'wishbone_interconnect' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_interconnect.vhd:58]
INFO: [Synth 8-638] synthesizing module 'wishbone_register' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_register.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'wishbone_register' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_register.vhd:50]
INFO: [Synth 8-638] synthesizing module 'wishbone_flash_sdram_interface' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_flash_sdram_interface.vhd:90]
INFO: [Synth 8-638] synthesizing module 'common_clock_fifo_32x16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/common_clock_fifo_32x16_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'isp_spi_programmer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/isp_spi_programmer.vhd:54]
INFO: [Synth 8-638] synthesizing module 'strobe_gen' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/strobe_gen.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'strobe_gen' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/strobe_gen.vhd:36]
INFO: [Synth 8-638] synthesizing module 'isp_spi_buffer' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/isp_spi_buffer_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'isp_spi_programmer' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/isp_spi_programmer.vhd:54]
	Parameter BUFR_CLK_DIV_G bound to: 4 - type: string 
INFO: [Synth 8-638] synthesizing module 'icape_controller' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/icape_controller.vhd:49]
	Parameter BUFR_CLK_DIV_G bound to: 4 - type: string 
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter DEVICE_ID bound to: 28'b0011011001010001000010010011 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-256] done synthesizing module 'icape_controller' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/icape_controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'wishbone_flash_sdram_interface' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_flash_sdram_interface.vhd:90]
	Parameter NUM_ONE_WIRE_INTERFACES bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wishbone_one_wire' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_one_wire.vhd:55]
	Parameter NUM_ONE_WIRE_INTERFACES bound to: 5 - type: integer 
	Parameter OVD_E bound to: 1 - type: integer 
	Parameter CDR_E bound to: 0 - type: integer 
	Parameter BAW bound to: 1 - type: integer 
	Parameter BDW bound to: 32 - type: integer 
	Parameter OWN bound to: 5 - type: integer 
	Parameter BTP_N bound to: 6.0 - type: string 
	Parameter BTP_O bound to: 0.5 - type: string 
	Parameter CDR_N bound to: 263 - type: integer 
	Parameter CDR_O bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sockit_owm' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/sockit_owm.sv:50]
	Parameter OVD_E bound to: 1 - type: integer 
	Parameter CDR_E bound to: 0 - type: integer 
	Parameter BDW bound to: 32 - type: integer 
	Parameter OWN bound to: 5 - type: integer 
	Parameter BAW bound to: 1 - type: integer 
	Parameter BTP_N bound to: 6.0 - type: string 
	Parameter BTP_O bound to: 0.5 - type: string 
	Parameter CDR_N bound to: 263 - type: integer 
	Parameter CDR_O bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sockit_owm' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/sockit_owm.sv:50]
INFO: [Synth 8-256] done synthesizing module 'wishbone_one_wire' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_one_wire.vhd:55]
INFO: [Synth 8-638] synthesizing module 'wishbone_i2c' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_i2c.vhd:56]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_top.vhd:102]
	Parameter ARST_LVL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_top.vhd:190]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_byte_ctrl.vhd:113]
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_bit_ctrl.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_bit_ctrl.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_byte_ctrl.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/i2c_master_top.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'wishbone_i2c' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'second_gen' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/second_gen.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'second_gen' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/second_gen.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPGA_DNA_CHECKER' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/FPGA_DNA_CHECKER.vhd:46]
	Parameter SIM_DNA_VALUE bound to: 57'b001110000000111010010010110100100000000100010101000010001 
INFO: [Synth 8-256] done synthesizing module 'FPGA_DNA_CHECKER' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/FPGA_DNA_CHECKER.vhd:46]
INFO: [Synth 8-638] synthesizing module 'xadc_measurement' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/xadc_measurement_stub.vhdl:28]
INFO: [Synth 8-638] synthesizing module 'cross_clock_fifo_wb_out_73x16' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/cross_clock_fifo_wb_out_73x16_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'led_manager' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:75]
WARNING: [Synth 8-614] signal 'eth_led_indicators' is read in the process but is not in the sensitivity list [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:137]
WARNING: [Synth 8-614] signal 'image_led_indicators' is read in the process but is not in the sensitivity list [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:170]
WARNING: [Synth 8-614] signal 'ublaze_running' is read in the process but is not in the sensitivity list [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'led_manager' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'skarab_infr' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:247]
WARNING: [Synth 8-7071] port 'gbe_int_n' of module 'skarab_infr' is unconnected for instance 'skarab_infr' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:443]
WARNING: [Synth 8-7071] port 'host_reset_o' of module 'skarab_infr' is unconnected for instance 'skarab_infr' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:443]
WARNING: [Synth 8-7023] instance 'skarab_infr' of module 'skarab_infr' has 166 connections declared, but only 165 given [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:443]
INFO: [Synth 8-6157] synthesizing module 'wb_register_ppc2simulink' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
	Parameter INIT_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_register_ppc2simulink' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_register_simulink2ppc' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wb_register_simulink2ppc' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v:1]
INFO: [Synth 8-6157] synthesizing module 'sys_block' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
	Parameter BOARD_ID bound to: 3 - type: integer 
	Parameter REV_MAJ bound to: 2 - type: integer 
	Parameter REV_MIN bound to: 0 - type: integer 
	Parameter REV_RCS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sys_block' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/sys_block/sys_block.v:1]
INFO: [Synth 8-638] synthesizing module 'tut1_ip' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/.Xil/Vivado-3161454-panoseti/realtime/tut1_ip_stub.vhdl:61]
INFO: [Synth 8-6157] synthesizing module 'wbs_master_arbiter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/wbs_master_arbiter.v:4]
	Parameter N_SLAVES bound to: 25 - type: integer 
	Parameter N_SUB_ARBS bound to: 1 - type: integer 
	Parameter SLAVE_ADDR bound to: -2146942976 - type: integer 
	Parameter SLAVE_HIGH bound to: -2146852741 - type: integer 
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 1 - type: integer 
	Parameter SLAVE_ADDR bound to: -2146942976 - type: integer 
	Parameter SLAVE_HIGH bound to: -2146852741 - type: integer 
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timeout' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timeout' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
INFO: [Synth 8-6157] synthesizing module 'wbs_arbiter__parameterized0' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
	Parameter N_SLAVES bound to: 25 - type: integer 
	Parameter SLAVE_ADDR bound to: 800'b00000000000000010110000001011100000000000000000101100000010110000000000000000001011000000101010000000000000000010110000001010000000000000000000101100000010011000000000000000001011000000100100000000000000000010110000001000100000000000000000101100000010000000000000000000001011000000011110000000000000000010110000000111000000000000000000101100000001101000000000000000001011000000011000000000000000000010110000000101100000000000000000101100000001010000000000000000001011000000010010000000000000000010110000000100000000000000000000101100000000111000000000000000001011000000001100000000000000000010110000000010100000000000000000101100000000100000000000000000001011000000000110000000000000000010110000000001000000000000000000101100000000001000000000000000001011000000000000000000000000000000000000000000000 
	Parameter SLAVE_HIGH bound to: 800'b00000000000000010110000001111011000000000000000101100000010110110000000000000001011000000101011100000000000000010110000001010011000000000000000101100000010011110000000000000001011000000100101100000000000000010110000001000111000000000000000101100000010000110000000000000001011000000011111100000000000000010110000000111011000000000000000101100000001101110000000000000001011000000011001100000000000000010110000000101111000000000000000101100000001010110000000000000001011000000010011100000000000000010110000000100011000000000000000101100000000111110000000000000001011000000001101100000000000000010110000000010111000000000000000101100000000100110000000000000001011000000000111100000000000000010110000000001011000000000000000101100000000001110000000000000001011000000000001100000000000000010101111111111111 
	Parameter TIMEOUT bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wbs_arbiter__parameterized0' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wbs_master_arbiter' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/wbs_master_arbiter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:7]
WARNING: [Synth 8-6014] Unused sequential element local_netmask_retimed_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:590]
WARNING: [Synth 8-6014] Unused sequential element local_gateway_retimed_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:592]
WARNING: [Synth 8-6014] Unused sequential element payload0_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:708]
WARNING: [Synth 8-6014] Unused sequential element payload1_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element payload_valid_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:712]
WARNING: [Synth 8-6014] Unused sequential element payload_end_of_frame_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:713]
WARNING: [Synth 8-6014] Unused sequential element app_tx_ctrl_rdreq_z_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:781]
WARNING: [Synth 8-6014] Unused sequential element write_eof_data_cnt_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1077]
WARNING: [Synth 8-6014] Unused sequential element write_eof_data_ctrl_cnt_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1088]
WARNING: [Synth 8-6014] Unused sequential element read_eof_data_ctrl_cnt_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1112]
WARNING: [Synth 8-6014] Unused sequential element misalign_cond1_count_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1114]
WARNING: [Synth 8-6014] Unused sequential element misalign_cond2_count_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1115]
WARNING: [Synth 8-6014] Unused sequential element read_eof_data_cnt_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:1113]
WARNING: [Synth 8-3936] Found unconnected internal register 'payload2_z1_reg' and it is trimmed from '64' to '16' bits. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:710]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_data_valid_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:173]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_data_z3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:174]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_data_valid_z3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:175]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_data_z4_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:176]
WARNING: [Synth 8-6014] Unused sequential element mac_tx_data_valid_z4_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_tx.vhd:177]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_rxd_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_rxc_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:169]
WARNING: [Synth 8-6014] Unused sequential element crc_do_reset_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element received_crc_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element crc_do_reset_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:605]
WARNING: [Synth 8-6014] Unused sequential element crc_reset_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:606]
WARNING: [Synth 8-6014] Unused sequential element received_crc_z1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:670]
WARNING: [Synth 8-6014] Unused sequential element received_crc_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:671]
WARNING: [Synth 8-6014] Unused sequential element received_crc_z3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_mac_rx.vhd:672]
WARNING: [Synth 8-6014] Unused sequential element mac_rx_data_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:381]
WARNING: [Synth 8-6014] Unused sequential element mac_rx_data_valid_z2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element local_gateway_retimed_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:471]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_rx_data_valid_z1_reg' and it is trimmed from '32' to '27' bits. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:377]
WARNING: [Synth 8-3848] Net tx_overflow_sig in module/entity ska_forty_gb_eth does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_forty_gb_eth.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element error_stream_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_ENCODER.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element seq_stream_d2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_ENCODER.vhd:438]
WARNING: [Synth 8-6014] Unused sequential element first_am_index_valid_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element am_valid_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element start_am_counter_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element first_am_index_valid_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element am_valid_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element start_am_counter_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element first_am_index_valid_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element am_valid_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element start_am_counter_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element first_am_index_valid_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element am_valid_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:359]
WARNING: [Synth 8-6014] Unused sequential element start_am_counter_d1_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_LOCK_LANE.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element lanes[1].reset_BIP3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element lanes[2].reset_BIP3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element lanes[3].reset_BIP3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_AM_REMOVER.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element rx_term_d2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element rx_data_d2_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:144]
WARNING: [Synth 8-6014] Unused sequential element rx_coded_d3_type_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PCS_DECODER.vhd:271]
WARNING: [Synth 8-6014] Unused sequential element RX_RS256_d2_reg[is_E] was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_RS.vhd:711]
WARNING: [Synth 8-6014] Unused sequential element reset_faults_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:358]
WARNING: [Synth 8-6014] Unused sequential element lanes[0].tx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element lanes[0].rx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element lanes[0].block_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element lanes[0].am_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element lanes[1].tx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element lanes[1].rx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element lanes[1].block_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element lanes[1].am_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element lanes[2].tx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element lanes[2].rx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element lanes[2].block_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element lanes[2].am_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element lanes[3].tx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:539]
WARNING: [Synth 8-6014] Unused sequential element lanes[3].rx_ready_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element lanes[3].block_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:541]
WARNING: [Synth 8-6014] Unused sequential element lanes[3].am_lock_fault_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/new/IEEE802_3_XL_PHY.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_txd_reg_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_txc_reg_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:408]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_rxd_reg_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:415]
WARNING: [Synth 8-6014] Unused sequential element xlgmii_rxc_reg_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:416]
WARNING: [Synth 8-6014] Unused sequential element tx_start_count_0_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:423]
WARNING: [Synth 8-6014] Unused sequential element rx_start_count_0_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab/forty_gbe.vhd:437]
WARNING: [Synth 8-6014] Unused sequential element delay_load_enR_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:67]
WARNING: [Synth 8-3848] Net io_pad_delay in module/entity gpio_simulink2ext__parameterized0 does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:40]
WARNING: [Synth 8-3848] Net S_AXI_BUSER in module/entity cont_microblaze_axi_slave_wishbone_classic_master_0_0 does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/synth/cont_microblaze_axi_slave_wishbone_classic_master_0_0.vhd:163]
WARNING: [Synth 8-3848] Net S_AXI_RUSER in module/entity cont_microblaze_axi_slave_wishbone_classic_master_0_0 does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_slave_wishbone_classic_master_0_0/synth/cont_microblaze_axi_slave_wishbone_classic_master_0_0.vhd:183]
WARNING: [Synth 8-3848] Net wdt_reset_pending in module/entity axi_timebase_wdt_top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2942]
WARNING: [Synth 8-3848] Net wdt_state_vec in module/entity axi_timebase_wdt_top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/0ae3/hdl/axi_timebase_wdt_v3_0_vh_rfs.vhd:2943]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/550e/hdl/mdm_v3_2_vh_rfs.vhd:3864]
WARNING: [Synth 8-6014] Unused sequential element ACK_EN_SYNC_ON_AXI_CLK_GEN.NO_CASCADE_MASTER.second_ack_sync_d3_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/c0fe/hdl/axi_intc_v4_1_vh_rfs.vhd:1330]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-6014] Unused sequential element sdram_program_header_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_flash_sdram_interface.vhd:645]
WARNING: [Synth 8-6014] Unused sequential element ublaze_counter_reg was removed.  [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/led_manager.vhd:275]
WARNING: [Synth 8-3848] Net sync_gmii_fpga_rst_o in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:53]
WARNING: [Synth 8-3848] Net brd_user_read_regs[18] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[19] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[20] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[21] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[22] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[23] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[24] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[25] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[26] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[27] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[28] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[29] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[30] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net brd_user_read_regs[31] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:553]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[1] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[9] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[10] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[11] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[12] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net WB_SLV_DAT_O[13] in module/entity skarab_infr does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/skarab_infr.vhd:568]
WARNING: [Synth 8-3848] Net user_clk90 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:404]
WARNING: [Synth 8-3848] Net xlgmii_txled_1 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:260]
WARNING: [Synth 8-3848] Net xlgmii_rxled_1 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:256]
WARNING: [Synth 8-3848] Net xlgmii_txled_2 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:261]
WARNING: [Synth 8-3848] Net xlgmii_rxled_2 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:257]
WARNING: [Synth 8-3848] Net xlgmii_txled_3 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:262]
WARNING: [Synth 8-3848] Net xlgmii_rxled_3 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:258]
WARNING: [Synth 8-3848] Net gbe_if_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:208]
WARNING: [Synth 8-3848] Net fgbe_if_1_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:201]
WARNING: [Synth 8-3848] Net fgbe_if_2_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:202]
WARNING: [Synth 8-3848] Net fgbe_if_3_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:203]
WARNING: [Synth 8-3848] Net gbe_status_vector in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:210]
WARNING: [Synth 8-3848] Net gmii_clk in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:211]
WARNING: [Synth 8-3848] Net gmii_reset_done in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:212]
WARNING: [Synth 8-3848] Net gbe_link_up in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:209]
WARNING: [Synth 8-3848] Net fgbe_phy_rx_up_1 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:205]
WARNING: [Synth 8-3848] Net fgbe_phy_rx_up_2 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:206]
WARNING: [Synth 8-3848] Net fgbe_phy_rx_up_3 in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:207]
WARNING: [Synth 8-3848] Net mez0_scl_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:220]
WARNING: [Synth 8-3848] Net mez0_sda_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:222]
WARNING: [Synth 8-3848] Net mez0_init_done in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:216]
WARNING: [Synth 8-3848] Net mez0_post_ok in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:217]
WARNING: [Synth 8-3848] Net mez0_id in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:215]
WARNING: [Synth 8-3848] Net mez0_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:218]
WARNING: [Synth 8-3848] Net mez1_scl_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:228]
WARNING: [Synth 8-3848] Net mez1_sda_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:230]
WARNING: [Synth 8-3848] Net mez1_init_done in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:224]
WARNING: [Synth 8-3848] Net mez1_post_ok in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:225]
WARNING: [Synth 8-3848] Net mez1_id in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:223]
WARNING: [Synth 8-3848] Net mez1_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:226]
WARNING: [Synth 8-3848] Net mez2_scl_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:236]
WARNING: [Synth 8-3848] Net mez2_sda_out in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:238]
WARNING: [Synth 8-3848] Net mez2_init_done in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:232]
WARNING: [Synth 8-3848] Net mez2_post_ok in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:233]
WARNING: [Synth 8-3848] Net mez2_id in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:231]
WARNING: [Synth 8-3848] Net mez2_present in module/entity top does not have driver. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/tut1/top.v:234]
WARNING: [Synth 8-7129] Port wbs_err_i[24] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[23] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[22] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[21] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[20] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[19] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[18] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[17] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[16] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[15] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[14] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[13] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[12] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[11] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[10] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[9] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[8] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[7] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[6] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[5] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[4] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[3] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[2] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[1] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[0] in module wbs_arbiter__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wbs_err_i[0] in module wbs_arbiter is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[31] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[30] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[29] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[28] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[27] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[26] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[25] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[24] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[23] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[22] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[21] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[20] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[19] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[18] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[17] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module sys_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[31] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[30] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[29] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[28] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[27] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[26] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[25] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[24] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[23] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[22] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[21] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[20] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[19] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[18] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[17] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[5] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[4] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[3] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[2] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[28] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[27] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[26] in module wb_register_simulink2ppc is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[25] in module wb_register_simulink2ppc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3869.051 ; gain = 1167.512 ; free physical = 9673 ; free virtual = 32501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3869.051 ; gain = 1167.512 ; free physical = 9680 ; free virtual = 32508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 3869.051 ; gain = 1167.512 ; free physical = 9680 ; free virtual = 32508
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3869.051 ; gain = 0.000 ; free physical = 9671 ; free virtual = 32499
INFO: [Netlist 29-17] Analyzing 959 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16_in_context.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16_in_context.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement/xadc_measurement_in_context.xdc] for cell 'skarab_infr/xadc_measurement_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement/xadc_measurement_in_context.xdc] for cell 'skarab_infr/xadc_measurement_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer/isp_spi_buffer_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer/isp_spi_buffer_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer/isp_spi_buffer_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer/isp_spi_buffer_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16/common_clock_fifo_32x16_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16/common_clock_fifo_32x16_in_context.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO/RS256_FIFO_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO/RS256_FIFO_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk/fifo_dual_clk_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk/fifo_dual_clk_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk/fifo_dual_clk_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk/fifo_dual_clk_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI/XLAUI_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PMA_inst/XLAUI_support_i/XLAUI_init_i'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI/XLAUI_in_context.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PMA_inst/XLAUI_support_i/XLAUI_init_i'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo/ska_rx_packet_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo/ska_rx_packet_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size/cpu_rx_packet_size_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size/cpu_rx_packet_size_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer/ska_cpu_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_cpu_buffer_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer/ska_cpu_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_cpu_buffer_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer/ska_cpu_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_cpu_buffer_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer/ska_cpu_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_cpu_buffer_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16/cross_clock_fifo_36x16_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16/cross_clock_fifo_36x16_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16/cross_clock_fifo_36x16_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16/cross_clock_fifo_36x16_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer/overlap_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer/overlap_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer/overlap_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer/overlap_buffer_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/arp_cache_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache/arp_cache_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/arp_cache_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo/ska_tx_packet_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo/ska_tx_packet_fifo_in_context.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/tut1_ip/tut1_ip/tut1_ip_in_context.xdc] for cell 'tut1_ip_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/tut1_ip/tut1_ip/tut1_ip_in_context.xdc] for cell 'tut1_ip_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timer_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timer_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc:50]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-2] Deriving generated clocks [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:356]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/Constraints/soc_version.xdc]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/Constraints/soc_version.xdc]
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst1'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst3'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst3'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst2'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst1'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst2'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst3'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst3'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[0].TX_FREQUENCY_MULT_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[0].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[1].TX_FREQUENCY_MULT_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[1].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[2].TX_FREQUENCY_MULT_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[2].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[3].TX_FREQUENCY_MULT_inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[3].TX_FREQUENCY_MULT_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3933.082 ; gain = 0.000 ; free physical = 9675 ; free virtual = 32503
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 556 instances were transformed.
  FD => FDRE: 2 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 170 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  FDS => FDSE: 3 instances
  IBUFGDS => IBUFDS: 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MMCME2_BASE => MMCME2_ADV: 3 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 201 instances
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3933.082 ; gain = 0.000 ; free physical = 9667 ; free virtual = 32495
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst' at clock pin 'rd_clk' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1' at clock pin 'clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0' at clock pin 'wr_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_cpu_buffer_0' at clock pin 'clkb' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0' at clock pin 'rd_clk' is different from the actual clock period '5.547', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1' at clock pin 'rd_clk' is different from the actual clock period '5.547', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0' at clock pin 'rd_clk' is different from the actual clock period '5.547', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/arp_cache_0' at clock pin 'clkb' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_cpu_buffer_0' at clock pin 'clkb' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0' at clock pin 'rd_clk' is different from the actual clock period '6.400', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:04 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 9675 ; free virtual = 32503
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_mac_state_reg' in module 'ska_mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_filt_state_reg' in module 'ska_runt_filt_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_mac_state_reg' in module 'ska_mac_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_rx_packet_state_reg' in module 'ska_fge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_cpu_read_state_reg' in module 'ska_fge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_app_state_reg' in module 'ska_fge_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_ENCODER'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_BLOCK_LOCK'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IEEE802_3_XL_PCS_DECODER'
INFO: [Synth 8-802] inferred FSM for state register 'current_mezzanine_enable_state_reg' in module 'mezzanine_enable_delay'
INFO: [Synth 8-802] inferred FSM for state register 'current_axi_bridge_state_reg' in module 'axi_slave_wishbone_classic_master'
INFO: [Synth 8-802] inferred FSM for state register 'WDT_Current_State_reg' in module 'timebase_wdt_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' in module 'intc_core'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_flash_state_reg' in module 'wishbone_flash_sdram_interface'
INFO: [Synth 8-802] inferred FSM for state register 'current_sdram_read_state_reg' in module 'wishbone_flash_sdram_interface'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'statemachine.c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wb_dsp_wr_state_reg' in module 'skarab_infr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                   00000000010000 |                             0000
            cpu_tx_start |                   00000010000000 |                             1011
          cpu_tx_payload |                   00000001000000 |                             1100
           cpu_tx_finish |                   00000000001000 |                             1101
  read_ctrl_fifo_delay_1 |                   00001000000000 |                             0001
  read_ctrl_fifo_delay_2 |                   00000000100000 |                             0010
  gen_header_1_multicast |                   00000000000100 |                             0100
            gen_header_1 |                   00000000000001 |                             0011
gen_header_2_payload_start |                   00000000000010 |                             0101
             gen_payload |                   10000000000000 |                             0110
    gen_payload_finish_3 |                   00100000000000 |                             0111
    gen_payload_finish_5 |                   00010000000000 |                             1001
    gen_payload_finish_6 |                   00000100000000 |                             1010
    gen_payload_finish_4 |                   01000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_tx_packet_state_reg' using encoding 'one-hot' in module 'ska_fge_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_crc |                             0001 |                             0001
gen_ifg_preamble_start_payload |                             0010 |                             0010
             gen_payload |                             0011 |                             0011
       gen_end_aligned_0 |                             0100 |                             0100
      gen_end_aligned_16 |                             0101 |                             0101
      gen_end_aligned_64 |                             0110 |                             0110
      gen_end_aligned_80 |                             0111 |                             0111
gen_end_aligned_128_part1 |                             1000 |                             1000
gen_end_aligned_128_part2 |                             1001 |                             1001
gen_end_aligned_144_part1 |                             1010 |                             1010
gen_end_aligned_144_part2 |                             1011 |                             1011
gen_end_aligned_192_part1 |                             1100 |                             1100
gen_end_aligned_192_part2 |                             1101 |                             1101
gen_end_aligned_208_part1 |                             1110 |                             1110
gen_end_aligned_208_part2 |                             1111 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_mac_state_reg' using encoding 'sequential' in module 'ska_mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              valid_data |                               00 |                               00
          invalid_word_0 |                               01 |                               01
          invalid_word_1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_filt_state_reg' using encoding 'sequential' in module 'ska_runt_filt_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
           rec_aligned_0 |                            00010 |                              001
          rec_aligned_64 |                            00100 |                              010
         rec_aligned_128 |                            01000 |                              011
         rec_aligned_192 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_mac_state_reg' using encoding 'one-hot' in module 'ska_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
cpu_read_waiting_for_packet |                               00 |                               00
        cpu_read_latency |                               01 |                               01
cpu_read_waiting_for_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_cpu_read_state_reg' using encoding 'sequential' in module 'ska_fge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
rec_header_2_payload_start |                              010 |                               01
             rec_payload |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_rx_packet_state_reg' using encoding 'one-hot' in module 'ska_fge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 app_run |                              001 |                               00
                app_over |                              010 |                               01
                app_wait |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_app_state_reg' using encoding 'one-hot' in module 'ska_fge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 tx_init |                              000 |                              000
                    tx_e |                              001 |                              100
                    tx_c |                              010 |                              001
                    tx_d |                              011 |                              010
                    tx_t |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'IEEE802_3_XL_PCS_ENCODER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               lock_init |                       0000000001 |                             0000
               reset_cnt |                       0000000010 |                             0001
                test_sh2 |                       0000000100 |                             0101
              invalid_sh |                       0000001000 |                             0110
               valid_sh2 |                       0000010000 |                             0111
                 test_sh |                       0000100000 |                             0010
                valid_sh |                       0001000000 |                             0011
         sixty_four_good |                       0010000000 |                             0100
                    slip |                       0100000000 |                             1000
              slip_delay |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'IEEE802_3_XL_PCS_BLOCK_LOCK'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            am_lock_init |                              000 |                              000
              find_first |                              001 |                              001
             first_found |                              010 |                              010
               count_one |                              011 |                              011
                two_good |                              100 |                              100
               count_two |                              101 |                              101
                 good_am |                              110 |                              110
              invalid_am |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            am_lock_init |                              000 |                              000
              find_first |                              001 |                              001
             first_found |                              010 |                              010
               count_one |                              011 |                              011
                two_good |                              100 |                              100
               count_two |                              101 |                              101
                 good_am |                              110 |                              110
              invalid_am |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            am_lock_init |                              000 |                              000
              find_first |                              001 |                              001
             first_found |                              010 |                              010
               count_one |                              011 |                              011
                two_good |                              100 |                              100
               count_two |                              101 |                              101
                 good_am |                              110 |                              110
              invalid_am |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            am_lock_init |                              000 |                              000
              find_first |                              001 |                              001
             first_found |                              010 |                              010
               count_one |                              011 |                              011
                two_good |                              100 |                              100
               count_two |                              101 |                              101
                 good_am |                              110 |                              110
              invalid_am |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'IEEE802_3_XL_PCS_AM_LOCK_LANE__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rx_init |                            00001 |                              000
                    rx_e |                            00010 |                              100
                    rx_c |                            00100 |                              001
                    rx_d |                            01000 |                              010
                    rx_t |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'IEEE802_3_XL_PCS_DECODER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disabled |                               00 |                               00
wait_for_second_toggle_1 |                               01 |                               01
wait_for_second_toggle_2 |                               10 |                               10
                 enabled |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_mezzanine_enable_state_reg' using encoding 'sequential' in module 'mezzanine_enable_delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  t_idle |                        000000010 |                             0000
   t_latch_write_address |                        100000000 |                             0001
       t_write_axi_valid |                        001000000 |                             0010
          t_write_wb_ack |                        010000000 |                             0011
       t_write_axi_ready |                        000100000 |                             0100
            t_write_resp |                        000010000 |                             0101
    t_latch_read_address |                        000001000 |                             0110
           t_read_wb_ack |                        000000100 |                             0111
        t_read_axi_ready |                        000000001 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_axi_bridge_state_reg' using encoding 'one-hot' in module 'axi_slave_wishbone_classic_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              resetstate |                             0001 |                               00
             expiredonce |                             0010 |                               10
      expiredoncedelayed |                             0100 |                               01
            expiredtwice |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'WDT_Current_State_reg' using encoding 'one-hot' in module 'timebase_wdt_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           gen_level_irq |                               01 |                               01
                wait_ack |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'IRQ_LEVEL_GEN.IRQ_LEVEL_FAST_ON_AXI_CLK_GEN.current_state_reg' using encoding 'sequential' in module 'intc_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         sdram_read_idle |                           000010 |                              000
        sdram_read_low_0 |                           100000 |                              001
       sdram_read_high_0 |                           010000 |                              010
        sdram_read_low_1 |                           001000 |                              011
       sdram_read_high_1 |                           000100 |                              100
          sdram_read_ack |                           000001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_sdram_read_state_reg' using encoding 'one-hot' in module 'wishbone_flash_sdram_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              flash_idle |                          0000001 |                              000
      flash_write_access |                          0000010 |                              001
   flash_write_recover_1 |                          0000100 |                              010
   flash_write_recover_2 |                          0001000 |                              011
       flash_read_access |                          0010000 |                              100
      flash_read_recover |                          0100000 |                              101
           flash_gen_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_flash_state_reg' using encoding 'one-hot' in module 'wishbone_flash_sdram_interface'
WARNING: [Synth 8-327] inferring latch for variable 'valid_sdram_program_packet_reg' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_flash_sdram_interface.vhd:678]
WARNING: [Synth 8-327] inferring latch for variable 'debug_sdram_program_header_reg' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_flash_sdram_interface.vhd:679]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                 start_a |                            00001 |                            00001
                 start_b |                            00010 |                            00010
                start_bb |                            00011 |                            00011
               start_bbb |                            00100 |                            00100
                 start_c |                            00101 |                            00101
                 start_d |                            00110 |                            00110
                 start_e |                            00111 |                            00111
                  stop_a |                            01000 |                            01000
                  stop_b |                            01001 |                            01001
                  stop_c |                            01010 |                            01010
                  stop_d |                            01011 |                            01011
                    wr_a |                            01100 |                            10000
                    wr_b |                            01101 |                            10001
                    wr_c |                            01110 |                            10010
                    wr_d |                            01111 |                            10011
                    rd_a |                            10000 |                            01100
                    rd_b |                            10001 |                            01101
                    rd_c |                            10010 |                            01110
                    rd_d |                            10011 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_idle |                              000 |                              000
                st_start |                              001 |                              001
                 st_read |                              010 |                              010
                st_write |                              011 |                              011
                  st_ack |                              100 |                              100
                 st_stop |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'statemachine.c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          wb_dsp_wr_idle |                              000 |                              000
  wb_dsp_wr_strobe_check |                              001 |                              001
  wb_dsp_wr_fifo_wr_en_1 |                              010 |                              010
  wb_dsp_wr_fifo_wr_en_2 |                              011 |                              011
  wb_dsp_wr_fifo_wr_en_3 |                              100 |                              100
  wb_dsp_wr_fifo_wr_en_4 |                              101 |                              101
   wb_dsp_wr_fifo_wr_dis |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_dsp_wr_state_reg' using encoding 'sequential' in module 'skarab_infr'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:36 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 3106 ; free virtual = 25945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   7 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 13    
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 443   
	   3 Input      1 Bit         XORs := 227   
	   5 Input      1 Bit         XORs := 20    
	   4 Input      1 Bit         XORs := 47    
	  10 Input      1 Bit         XORs := 6     
	  13 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 30    
	  11 Input      1 Bit         XORs := 5     
	  12 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 14    
	   8 Input      1 Bit         XORs := 58    
	   7 Input      1 Bit         XORs := 12    
	  25 Input      1 Bit         XORs := 8     
	  32 Input      1 Bit         XORs := 7     
	  23 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 4     
	  26 Input      1 Bit         XORs := 3     
	  29 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 3     
	  30 Input      1 Bit         XORs := 1     
	  27 Input      1 Bit         XORs := 8     
	  31 Input      1 Bit         XORs := 1     
	  19 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 3     
	  20 Input      1 Bit         XORs := 3     
	  21 Input      1 Bit         XORs := 4     
	  38 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 3     
	  42 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 4     
	  55 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 3     
	  50 Input      1 Bit         XORs := 4     
	  39 Input      1 Bit         XORs := 3     
	  56 Input      1 Bit         XORs := 4     
	  48 Input      1 Bit         XORs := 3     
	  47 Input      1 Bit         XORs := 6     
	  37 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  51 Input      1 Bit         XORs := 2     
	  36 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 1     
	  65 Input      1 Bit         XORs := 4     
	  59 Input      1 Bit         XORs := 1     
	  62 Input      1 Bit         XORs := 3     
	  53 Input      1 Bit         XORs := 1     
	  72 Input      1 Bit         XORs := 2     
	  71 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 1     
	  52 Input      1 Bit         XORs := 1     
	  66 Input      1 Bit         XORs := 4     
	  33 Input      1 Bit         XORs := 2     
	  58 Input      1 Bit         XORs := 2     
	  67 Input      1 Bit         XORs := 4     
	  73 Input      1 Bit         XORs := 2     
	  68 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 1     
	  83 Input      1 Bit         XORs := 2     
	  70 Input      1 Bit         XORs := 3     
	  82 Input      1 Bit         XORs := 5     
	  80 Input      1 Bit         XORs := 1     
	  77 Input      1 Bit         XORs := 4     
	  79 Input      1 Bit         XORs := 2     
	  75 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 1     
	  17 Input      1 Bit         XORs := 1     
	  64 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 1     
	  85 Input      1 Bit         XORs := 1     
	  84 Input      1 Bit         XORs := 3     
	  99 Input      1 Bit         XORs := 5     
	  90 Input      1 Bit         XORs := 2     
	  97 Input      1 Bit         XORs := 2     
	 102 Input      1 Bit         XORs := 5     
	 109 Input      1 Bit         XORs := 2     
	 116 Input      1 Bit         XORs := 2     
	 103 Input      1 Bit         XORs := 3     
	  94 Input      1 Bit         XORs := 2     
	  74 Input      1 Bit         XORs := 4     
	  81 Input      1 Bit         XORs := 2     
	  87 Input      1 Bit         XORs := 2     
	  78 Input      1 Bit         XORs := 1     
	  95 Input      1 Bit         XORs := 3     
	 101 Input      1 Bit         XORs := 1     
	 100 Input      1 Bit         XORs := 1     
	 111 Input      1 Bit         XORs := 2     
	 112 Input      1 Bit         XORs := 2     
	 119 Input      1 Bit         XORs := 2     
	 114 Input      1 Bit         XORs := 1     
	  93 Input      1 Bit         XORs := 2     
	  89 Input      1 Bit         XORs := 1     
	  96 Input      1 Bit         XORs := 1     
	 107 Input      1 Bit         XORs := 1     
	 113 Input      1 Bit         XORs := 1     
	 105 Input      1 Bit         XORs := 1     
	  88 Input      1 Bit         XORs := 1     
	  40 Input      1 Bit         XORs := 1     
	 108 Input      1 Bit         XORs := 1     
	 118 Input      1 Bit         XORs := 1     
	 131 Input      1 Bit         XORs := 1     
	 135 Input      1 Bit         XORs := 1     
	 127 Input      1 Bit         XORs := 2     
	 133 Input      1 Bit         XORs := 2     
	 129 Input      1 Bit         XORs := 2     
	 143 Input      1 Bit         XORs := 1     
	 147 Input      1 Bit         XORs := 1     
	 138 Input      1 Bit         XORs := 1     
	  98 Input      1 Bit         XORs := 1     
	 128 Input      1 Bit         XORs := 2     
	 125 Input      1 Bit         XORs := 2     
	 130 Input      1 Bit         XORs := 1     
	 126 Input      1 Bit         XORs := 1     
	 124 Input      1 Bit         XORs := 3     
	 115 Input      1 Bit         XORs := 2     
	 122 Input      1 Bit         XORs := 1     
	 110 Input      1 Bit         XORs := 1     
	 117 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	              260 Bit    Registers := 1     
	              256 Bit    Registers := 31    
	              131 Bit    Registers := 1     
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 8     
	               66 Bit    Registers := 16    
	               64 Bit    Registers := 106   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               45 Bit    Registers := 3     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 2     
	               35 Bit    Registers := 8     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 6     
	               32 Bit    Registers := 210   
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 93    
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 7     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 182   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 180   
	                1 Bit    Registers := 1589  
+---Muxes : 
	   6 Input  260 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 5     
	  15 Input  256 Bit        Muxes := 1     
	   5 Input  256 Bit        Muxes := 2     
	   2 Input   73 Bit        Muxes := 2     
	   7 Input   73 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 35    
	   4 Input   64 Bit        Muxes := 7     
	   2 Input   61 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 3     
	   2 Input   48 Bit        Muxes := 8     
	   3 Input   45 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 3     
	   2 Input   33 Bit        Muxes := 10    
	   5 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 115   
	   4 Input   32 Bit        Muxes := 8     
	   8 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	  34 Input   32 Bit        Muxes := 2     
	  12 Input   32 Bit        Muxes := 5     
	   9 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	  13 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 2     
	  27 Input   27 Bit        Muxes := 2     
	   5 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 1     
	  13 Input   23 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	  13 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 29    
	  12 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 5     
	   6 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 10    
	  30 Input   14 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 5     
	  14 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 11    
	   3 Input   11 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 56    
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 20    
	   3 Input    9 Bit        Muxes := 1     
	  13 Input    9 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 266   
	   8 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 11    
	   6 Input    6 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 10    
	   3 Input    5 Bit        Muxes := 1     
	  26 Input    5 Bit        Muxes := 5     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 53    
	  25 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 14    
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 58    
	   6 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 3     
	  16 Input    3 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 84    
	   4 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 8     
	   9 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 876   
	  14 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 9     
	  27 Input    1 Bit        Muxes := 4     
	  34 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 57    
	   3 Input    1 Bit        Muxes := 37    
	  12 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 10    
	   9 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 10    
	  20 Input    1 Bit        Muxes := 35    
	   6 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port CPU_PWR_BTN_N driven by constant 1
WARNING: [Synth 8-3917] design top has port CPU_PWR_OK driven by constant 0
WARNING: [Synth 8-3917] design top has port CPU_SYS_RESET_N driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[4] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[2] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[1] driven by constant 0
WARNING: [Synth 8-3917] design top has port GND[0] driven by constant 0
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design ska_forty_gb_eth__GB0 has port count[31] driven by constant 0
WARNING: [Synth 8-3917] design ska_forty_gb_eth__GB0 has port O4[31] driven by constant 0
WARNING: [Synth 8-3917] design ska_forty_gb_eth__GB0 has port O6[31] driven by constant 0
WARNING: [Synth 8-3917] design ska_forty_gb_eth__GB0 has port O8[31] driven by constant 0
INFO: [Synth 8-3886] merging instance 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[27]' (FDCE) to 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[28]'
INFO: [Synth 8-3886] merging instance 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[28]' (FDCE) to 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[29]'
INFO: [Synth 8-3886] merging instance 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[29]' (FDCE) to 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[30]'
INFO: [Synth 8-3886] merging instance 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[30]' (FDCE) to 'ska_mac_rx_0/next_xlgmii_rxc_crc_masked_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ska_mac_rx_0/\next_xlgmii_rxc_crc_masked_reg[31] )
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[2]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/ip_length_reg[3]' (FD) to 'ska_fge_tx_0/udp_length_reg[3]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[7]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[1]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/ip_length_reg[1]' (FD) to 'ska_fge_tx_0/ip_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/ip_length_reg[0]' (FD) to 'ska_fge_tx_0/udp_length_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[3]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ska_fge_tx_0/\ip_length_reg[2] )
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[6]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[4]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/tx_ip_ttl_reg[5]' (FDPE) to 'ska_fge_tx_0/tx_ip_ttl_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ska_fge_tx_0/\tx_ip_ttl_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ska_fge_tx_0/\cpu_tx_buffer_addra_reg[9] )
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/udp_length_reg[0]' (FD) to 'ska_fge_tx_0/udp_length_reg[1]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/udp_length_reg[1]' (FD) to 'ska_fge_tx_0/udp_length_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ska_fge_tx_0/\udp_length_reg[2] )
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[31]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[24]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[30]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[24]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[28]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[24]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[29]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[24]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[24]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[25]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[24]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[25]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[25]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[26]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[25]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[18]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[26]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[27]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[18]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[16]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[18]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[19]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[19]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[16]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[19]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[22]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[16]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[17]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[16]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[17]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[17]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[20]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[17]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[14]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[22]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[20]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[22]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[23]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[20]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[23]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[20]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[20]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[21]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[20]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[21]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[4]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[4]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[5]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[5]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[5]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[6]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[6]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[6]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[7]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[7]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[0]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[7]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[2]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[0]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[1]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[0]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[1]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[1]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[2]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[2]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[3]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[2]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[3]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[3]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[14]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[14]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[15]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[15]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[15]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[12]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[12]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[12]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[13]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[13]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[13]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[10]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[8]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[9]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[8]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[9]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[9]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[10]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[10]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_cpu_reg[11]'
INFO: [Synth 8-3886] merging instance 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[10]' (FD) to 'ska_fge_tx_0/mac_tx_data_valid_fabric_reg[11]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[0]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[1]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[1]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[2]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[2]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[3]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[4]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[5]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[6]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[7]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[7]' (FDS) to 'ska_mac_tx_0/xlgmii_txc_reg[8]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[9]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[10]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[10]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[11]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[12]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[13]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[14]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[15]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[15]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[16]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[16]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[17]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[17]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[18]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[18]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[19]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[20]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[21]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[22]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[23]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[24]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[24]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[25]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[25]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[26]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[26]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[27]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[28]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[29]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/xlgmii_txc_reg[30]' (FDR) to 'ska_mac_tx_0/xlgmii_txc_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[18]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[19]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[22]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[20]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[21]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[23]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[24]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[25]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[30]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[28]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[29]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[26]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[27]' (FD) to 'ska_mac_tx_0/mac_tx_data_valid_z1_reg[31]'
INFO: [Synth 8-3886] merging instance 'ska_mac_rx_1/next_xlgmii_rxc_crc_masked_reg[27]' (FDCE) to 'ska_mac_rx_1/next_xlgmii_rxc_crc_masked_reg[28]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ska_mac_rx_1/next_xlgmii_rxc_crc_masked_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wishbone_forty_gb_eth_attach_0/\tx_pkt_cnt_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17/\tx_overflow_cnt_comp/count_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wishbone_forty_gb_eth_attach_0/\tx_overflow_cnt_reg_reg[30] )
INFO: [Synth 8-5544] ROM "lanes[0].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[1].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[2].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[3].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[0].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[1].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[2].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lanes[3].RX5/lane_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_coded_t_P_d1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "lanes[0].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[1].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[2].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[3].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[0].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[1].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[2].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "lanes[3].inst/current_am_index" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "rx_term_data_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_raw_en_term_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IEEE802_3_XL_PHY_0/PHY_inst /test_pattern_en_d1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IEEE802_3_XL_PHY_0/PHY_inst /PCS_inst/TX1/\tx_coded_cd_P_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IEEE802_3_XL_PHY_0/PHY_inst /PCS_inst/TX1/\tx_coded_cd_P_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IEEE802_3_XL_PHY_0/PHY_inst /PCS_inst/TX1/\tx_coded_t_P_d1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IEEE802_3_XL_PHY_0/PHY_inst /PCS_inst/RX11/\BYTES_RX_RAW_T_d2[7].rx_raw_t_d1_reg[D][56] )
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-5544] ROM "current_command" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mezzanine_enable_delay_1/second_toggle_z1_reg' into 'mezzanine_enable_delay_0/second_toggle_z1_reg' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/mezzanine_enable_delay.vhd:62]
INFO: [Synth 8-4471] merging register 'mezzanine_enable_delay_2/second_toggle_z1_reg' into 'mezzanine_enable_delay_0/second_toggle_z1_reg' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/mezzanine_enable_delay.vhd:62]
INFO: [Synth 8-4471] merging register 'mezzanine_enable_delay_3/second_toggle_z1_reg' into 'mezzanine_enable_delay_0/second_toggle_z1_reg' [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/skarab_infr/mezzanine_enable_delay.vhd:62]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FPGA_DNA_CHECKER_inst/sCDC_DNA_0_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\brd_user_read_regs_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0_axi_intc/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wishbone_one_wire_0/\DAT_O_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/wb_is_fpu_instr_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\exception_registers_I1/WB_ESR_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/EX_Long_Shift_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\sync_trig_out_0/Single_Synchronize.use_sync_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /saved_reset_mode_dbg_halt_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /sleep_reset_mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/of_pause_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /dbg_halt_reset_mode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1 /second_request_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_slave_wishbone_classic_master_0/\U0/burst_length_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_cross_clock_out_din_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wishbone_flash_sdram_interface_0/valid_sdram_program_packet_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_manager_0/\image_led_indicators_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.status_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.External_Dbg_Stop_Handle.dbg_stop_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Data_Flow_I/\exception_registers_I1/WB_ESR_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_stop_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /saved_reset_mode_sleep_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\wb_exception_kind_i_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timebase_wdt_0/U0/\LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cont_microblaze_wrapper_0/cont_microblaze_i /axi_timer_0/U0/\TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d2_reg )
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timebase_wdt_top.
WARNING: [Synth 8-3332] Sequential element (LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timebase_wdt_top.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_timer.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (valid_sdram_program_packet_reg) is unused and will be removed from module wishbone_flash_sdram_interface.
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port P[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O115[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O115[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O115[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O115[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O115[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O116[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O116[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O116[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O116[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O116[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O117[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O117[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O117[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O117[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O117[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O118[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O118[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O118[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O118[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O118[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O119[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O119[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O119[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O119[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O119[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O120[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O120[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O120[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O120[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O120[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O121[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O121[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O121[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O121[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O121[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O122[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O122[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O122[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O122[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O122[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O123[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O123[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O123[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O123[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O123[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O124[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O124[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O124[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O124[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O124[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O125[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O125[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O125[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O125[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O125[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O126[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O126[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O126[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O126[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O126[0] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O127[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O127[3] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O127[2] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O127[1] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O127[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O128[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O128[3] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O128[2] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O128[1] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O128[0] driven by constant 1
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O129[4] driven by constant 0
WARNING: [Synth 8-3917] design wbs_arbiter__parameterized0__GB1 has port O129[3] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:16 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 349 ; free virtual = 23079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|timebase_wdt_core | number     | 32x5          | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                            | RTL Object                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0_axi_intc/U0 | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32  | 
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 48 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc:48]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc:49]
INFO: [Synth 8-5578] Moved timing constraint from pin 'cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0/U0/Reset' to pin 'cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 4 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:4]
WARNING: [Synth 8-3321] set_multicycle_path : Empty from list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:7]
WARNING: [Synth 8-3321] set_multicycle_path : Empty to list for constraint at line 7 of /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:7]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:23 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 362 ; free virtual = 23082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:31 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 358 ; free virtual = 23080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                            | RTL Object                                                                              | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+
|\cont_microblaze_wrapper_0/cont_microblaze_i /microblaze_0_axi_intc/U0 | INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg | User Attribute | 16 x 32              | RAM16X1D x 32  | 
+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:50 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 454 ; free virtual = 23026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:903]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:903]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_tx.vhd:903]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/WISHBONE/wishbone_forty_gb_eth_attach.vhd:246]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:937]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/timeout.v:12]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:112]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:104]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:118]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/wbs_arbiter/wbs_arbiter.v:97]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:415]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/SKA_40GBE_MAC/ska_fge_rx.vhd:415]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:29 ; elapsed = 00:02:59 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 406 ; free virtual = 23019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:29 ; elapsed = 00:02:59 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 406 ; free virtual = 23019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:04 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 404 ; free virtual = 23018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:04 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 404 ; free virtual = 23017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 404 ; free virtual = 23018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 404 ; free virtual = 23018
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|IEEE802_3_XL_PCS | TX1/idle_stream_d3_reg                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|IEEE802_3_XL_PCS | TX1/is_idle_char_d3_reg[7]                                                                             | 3      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|IEEE802_3_XL_PCS | TX1/txd_d5_reg[1][7]                                                                                   | 5      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|IEEE802_3_XL_PCS | TX1/txd_d5_reg[1][3]                                                                                   | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|IEEE802_3_XL_PCS | TX1/txd_d5_reg[7][7]                                                                                   | 5      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|IEEE802_3_XL_PCS | TX1/txd_d5_reg[7][3]                                                                                   | 4      | 4     | NO           | NO                 | NO                | 4      | 0       | 
|IEEE802_3_XL_PCS | RX3/lanes[1].inst/PCS_BLOCK_O_reg[H][1]                                                                | 3      | 198   | NO           | NO                 | YES               | 198    | 0       | 
|IEEE802_3_XL_PCS | RX4/LANE0_AM_VALID_SR32_reg[32]                                                                        | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|IEEE802_3_XL_PCS | RX4/LANE0_SR32_reg[33][H][1]                                                                           | 36     | 66    | NO           | NO                 | YES               | 0      | 132     | 
|IEEE802_3_XL_PHY | PMA_inst/fixed_delay_strobe_sr_reg[130]                                                                | 129    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|IEEE802_3_XL_PHY | RS_inst/RX_RS64_d1_reg[D][55]                                                                          | 4      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|IEEE802_3_XL_PHY | RS_inst/RX_RS64_d1_reg[D][51]                                                                          | 3      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|axi_uartlite     | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite     | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM              | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM              | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM              | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MicroBlaze       | MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/FPGA_Shift.cnt_shifts_reg[0] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_0/mac_rx_data_i_z4_reg[255]                          | 5      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_0/mac_rx_data_valid_i_z4_reg[31]                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_0/terminate_byte_found_z6_reg                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_1/mac_rx_data_i_z4_reg[255]                          | 5      | 256   | NO           | NO                 | YES               | 256    | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_1/mac_rx_data_valid_i_z4_reg[31]                     | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_mac_rx_1/terminate_byte_found_z6_reg                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top              | tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_runt_filt_rx_0/xlgmii_rxd_in_z3_reg[255]                    | 3      | 224   | NO           | NO                 | NO                | 224    | 0       | 
|top              | skarab_infr/wishbone_flash_sdram_interface_0/wb_comm_clock_rdreq_z3_reg                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top              | skarab_infr/FPGA_DNA_CHECKER_inst/local_reset_sr_reg[3]                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | LANE3_DSRL_reg[63][H]     | 2      | 2          | 0      | 4       | 2      | 0      | 0      | 
|dsrl__1     | LANE3_DSRL_reg[63][P]     | 64     | 64         | 0      | 128     | 64     | 0      | 0      | 
|dsrl__2     | LANE2_DSRL_reg[63][H]     | 2      | 2          | 0      | 4       | 2      | 0      | 0      | 
|dsrl__3     | LANE2_DSRL_reg[63][P]     | 64     | 64         | 0      | 128     | 64     | 0      | 0      | 
|dsrl__4     | LANE1_DSRL_reg[63][H]     | 2      | 2          | 0      | 4       | 2      | 0      | 0      | 
|dsrl__5     | LANE1_DSRL_reg[63][P]     | 64     | 64         | 0      | 128     | 64     | 0      | 0      | 
|dsrl__6     | LANE2_AM_VALID_DSRL_reg   | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__7     | LANE3_AM_VALID_DSRL_reg   | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__8     | LANE1_AM_VALID_DSRL_reg   | 64     | 1          | 0      | 2       | 1      | 0      | 0      | 
|dsrl__9     | block_idle_reg            | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | pcs_block_reg[15][H]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | pcs_block_reg[15][P]      | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__12    | INFERRED_GEN.data_reg[15] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__13    | PC_Buffer_reg[3]          | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |tut1_ip                       |         1|
|2     |xadc_measurement              |         1|
|3     |cross_clock_fifo_wb_out_73x16 |         1|
|4     |common_clock_fifo_32x16       |         1|
|5     |isp_spi_buffer                |         2|
|6     |fifo_dual_clk                 |         2|
|7     |XLAUI                         |         1|
|8     |XGMII_FIFO_DUAL_SYNC          |         1|
|9     |RS256_FIFO                    |         1|
|10    |overlap_buffer                |         2|
|11    |cross_clock_fifo_36x16        |         2|
|12    |ska_cpu_buffer                |         2|
|13    |cpu_rx_packet_size            |         1|
|14    |ska_rx_packet_fifo            |         1|
|15    |ska_rx_packet_ctrl_fifo       |         2|
|16    |ska_tx_packet_fifo            |         1|
|17    |ska_tx_packet_ctrl_fifo       |         1|
|18    |arp_cache                     |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |RS256_FIFO_bbox                    |     1|
|2     |XGMII_FIFO_DUAL_SYNC_bbox          |     1|
|3     |XLAUI_bbox                         |     1|
|4     |arp_cache_bbox                     |     1|
|5     |common_clock_fifo_32x16_bbox       |     1|
|6     |cpu_rx_packet_size_bbox            |     1|
|7     |cross_clock_fifo_36x16_bbox        |     2|
|9     |cross_clock_fifo_wb_out_73x16_bbox |     1|
|10    |fifo_dual_clk_bbox                 |     1|
|11    |fifo_dual_clk_bbox_14              |     1|
|12    |isp_spi_buffer_bbox                |     2|
|14    |overlap_buffer_bbox                |     2|
|16    |ska_cpu_buffer_bbox                |     2|
|18    |ska_rx_packet_ctrl_fifo_bbox       |     2|
|20    |ska_rx_packet_fifo_bbox            |     1|
|21    |ska_tx_packet_ctrl_fifo_bbox       |     1|
|22    |ska_tx_packet_fifo_bbox            |     1|
|23    |tut1_ip_bbox                       |     1|
|24    |xadc_measurement_bbox              |     1|
|25    |AND2B1L                            |     1|
|26    |BSCANE2                            |     1|
|27    |BUFG                               |     6|
|28    |BUFH                               |     4|
|29    |BUFMR                              |     2|
|30    |BUFR                               |     5|
|33    |CARRY4                             |   352|
|34    |DNA_PORT                           |     1|
|35    |GTHE2_COMMON                       |     1|
|36    |IBUFDS_GTE2                        |     1|
|37    |ICAPE2                             |     1|
|38    |LUT1                               |   394|
|39    |LUT2                               |  2034|
|40    |LUT3                               |  3660|
|41    |LUT4                               |  2926|
|42    |LUT5                               |  2274|
|43    |LUT6                               |  5524|
|45    |MMCME2_BASE                        |     3|
|46    |MULT_AND                           |     1|
|47    |MUXCY                              |    64|
|48    |MUXCY_L                            |   197|
|49    |MUXF7                              |   430|
|50    |PLLE2_BASE                         |     1|
|51    |RAM16X1D                           |    32|
|52    |RAM32M                             |    16|
|53    |RAMB36E1                           |    64|
|55    |SRL16                              |     1|
|56    |SRL16E                             |  1311|
|57    |SRLC16E                            |     8|
|58    |SRLC32E                            |   540|
|59    |USR_ACCESSE2                       |     1|
|60    |XORCY                              |   158|
|61    |FD                                 |     2|
|62    |FDCE                               |  3373|
|63    |FDC                                |     1|
|64    |FDE                                |    32|
|65    |FDPE                               |   244|
|66    |FDR                                |   110|
|67    |FDRE                               | 18776|
|69    |FDS                                |     1|
|70    |FDSE                               |   841|
|71    |IBUF                               |    39|
|72    |IBUFGDS                            |     2|
|73    |IOBUF                              |    31|
|74    |OBUF                               |    69|
|75    |OBUFT                              |    35|
+------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 404 ; free virtual = 23017
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2374 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:46 . Memory (MB): peak = 3933.082 ; gain = 1167.512 ; free physical = 10182 ; free virtual = 32796
Synthesis Optimization Complete : Time (s): cpu = 00:02:38 ; elapsed = 00:03:06 . Memory (MB): peak = 3933.082 ; gain = 1231.543 ; free physical = 10196 ; free virtual = 32795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3933.082 ; gain = 0.000 ; free physical = 10189 ; free virtual = 32788
INFO: [Netlist 29-17] Analyzing 1602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3957.094 ; gain = 0.000 ; free physical = 10194 ; free virtual = 32793
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 416 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 86 instances
  FD => FDRE: 2 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDE => FDRE: 32 instances
  FDR => FDRE: 110 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 1 instance 
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MMCME2_BASE => MMCME2_ADV: 3 instances
  MULT_AND => LUT2: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: bef1e896
INFO: [Common 17-83] Releasing license: Synthesis
1042 Infos, 657 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:56 ; elapsed = 00:03:24 . Memory (MB): peak = 3957.094 ; gain = 1779.152 ; free physical = 10194 ; free virtual = 32793
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 13098.479; main = 3143.282; forked = 10062.632
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 18184.859; main = 3957.098; forked = 14275.785
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4029.129 ; gain = 72.035 ; free physical = 10153 ; free virtual = 32789
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 18:59:25 2024...
[Mon Jul 15 18:59:35 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:43 ; elapsed = 00:05:27 . Memory (MB): peak = 2934.586 ; gain = 0.000 ; free physical = 13304 ; free virtual = 35769
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx690tffg1927-2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/tut1_ip/tut1_ip.dcp' for cell 'tut1_ip_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.dcp' for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement.dcp' for cell 'skarab_infr/xadc_measurement_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.dcp' for cell 'skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer.dcp' for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk.dcp' for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.dcp' for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PMA_inst/XLAUI_support_i/XLAUI_init_i'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO.dcp' for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.dcp' for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_cpu_buffer_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/arp_cache/arp_cache.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/arp_cache_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.dcp' for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2939.219 ; gain = 4.633 ; free physical = 12863 ; free virtual = 35329
INFO: [Netlist 29-17] Analyzing 1835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/tut1_ip/constrs/tut1.xdc] for cell 'tut1_ip_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/tut1_ip/constrs/tut1.xdc] for cell 'tut1_ip_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/overlap_buffer/overlap_buffer.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PMA_inst/XLAUI_support_i/XLAUI_init_i/U0'
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:72]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:73]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:83]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:84]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:94]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:95]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:105]
WARNING: [Vivado 12-2489] -period contains time 3.103030 which will be rounded to 3.103 to ensure it is an integer multiple of 1 picosecond [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc:106]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/XLAUI.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PMA_inst/XLAUI_support_i/XLAUI_init_i/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_rst_Clk_100M_0/cont_microblaze_rst_Clk_100M_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/rst_Clk_100M/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_ilmb_v10_0/cont_microblaze_ilmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_dlmb_v10_0/cont_microblaze_dlmb_v10_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_0/cont_microblaze_microblaze_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3989.824 ; gain = 660.820 ; free physical = 12012 ; free virtual = 34478
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_mdm_1_0/cont_microblaze_mdm_1_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_uartlite_0_0/cont_microblaze_axi_uartlite_0_0_board.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_uartlite_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timer_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timer_0_0/cont_microblaze_axi_timer_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timer_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_axi_timebase_wdt_0_0/cont_microblaze_axi_timebase_wdt_0_0.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xdc] for cell 'skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement.xdc] for cell 'skarab_infr/xadc_measurement_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/xadc_measurement/xadc_measurement.xdc] for cell 'skarab_infr/xadc_measurement_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-2] Deriving generated clocks [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:356]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc]
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/Constraints/soc_version.xdc]
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/Constraints/soc_version.xdc]
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16_clocks.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16_clocks.xdc] for cell 'skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/bd/cont_microblaze/ip/cont_microblaze_microblaze_0_axi_intc_0/cont_microblaze_microblaze_0_axi_intc_0_clocks.xdc] for cell 'skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/RS256_FIFO/RS256_FIFO_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/XLGMII_TX_FIFO_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX2/FIFO_SYNC_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/fifo_dual_clk/fifo_dual_clk_clocks.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX6/FIFO_SYNC_inst/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cpu_rx_packet_size_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/cross_clock_fifo_36x16_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/cross_clock_fifo_36x16_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo_clocks.xdc] for cell 'tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PCS.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst3'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst3'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst1'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst2'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/TX5/FREQ_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst2'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[3].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst2'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[0].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst2'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[1].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst2'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'DATA_VALID_O_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_DIVIDER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_RX[2].RX_FREQUENCY_DIV_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst3'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst3'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst0'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst0'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst1'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst1'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst2'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/PCS_inst/RX7/FREQ_MULT_inst2'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[3].TX_FREQUENCY_MULT_inst'
WARNING: [Vivado 12-508] No pins matched 'data_valid_d1_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:4]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d1_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:4]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d1_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d1_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_reg/C'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'data_valid_d2_flag_old_reg/D'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] set_multicycle_path:No valid object(s) found for '-from [get_pins data_valid_d2_flag_reg/C]'. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[3].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[0].TX_FREQUENCY_MULT_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[0].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[1].TX_FREQUENCY_MULT_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[1].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[2].TX_FREQUENCY_MULT_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/DATA_FREQUENCY_MULTIPLIER.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/lanes_TX[2].TX_FREQUENCY_MULT_inst'
Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst'
Finished Parsing XDC File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/new/IEEE802_3_XL_PHY.xdc] for cell 'tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: skarab_infr/cross_clock_fifo_wb_out_73x16_dsp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/data/Tools/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 51 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/cont_microblaze/EMB123701U1R1.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4360.906 ; gain = 0.000 ; free physical = 11976 ; free virtual = 34442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 299 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 34 instances

open_run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 4360.906 ; gain = 1426.320 ; free physical = 11976 ; free virtual = 34442
# set synth_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/xadc_measurement/xadc_measurement.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/RS256_FIFO/RS256_FIFO.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xci' is already up-to-date
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XLAUI/XLAUI.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/overlap_buffer/overlap_buffer.xci' is already up-to-date
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: arp_cache
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4360.906 ; gain = 0.000 ; free physical = 11957 ; free virtual = 34428
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Jul 15 19:00:22 2024] Launched impl_1...
Run output will be captured here: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Jul 15 19:00:22 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffortPhySynth' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'LowEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'QuickEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_1' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_2' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_3' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Rodin Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/RDI13.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/RDI13.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
source top.tcl -notrace
Command: open_checkpoint /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.dcp
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2735.039 ; gain = 0.000 ; free physical = 10084 ; free virtual = 32562
INFO: [Netlist 29-17] Analyzing 1835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
Restored from archive | CPU: 0.120000 secs | Memory: 1.399437 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 299 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 34 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3569.344 ; gain = 1607.852 ; free physical = 9250 ; free virtual = 31728
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/ipshared/peralex.com'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2023.1//data/ip'.
Sourcing Tcl File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7vx690t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9244 ; free virtual = 31723
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3679.035 ; gain = 101.688 ; free physical = 9229 ; free virtual = 31708

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 162325f5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3773.848 ; gain = 94.812 ; free physical = 9193 ; free virtual = 31671

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 47 inverters resulting in an inversion of 363 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e7927806

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8898 ; free virtual = 31377
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 266 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1449b40ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8898 ; free virtual = 31376
INFO: [Opt 31-389] Phase Constant propagation created 164 cells and removed 965 cells
INFO: [Opt 31-1021] In phase Constant propagation, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1b95e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8904 ; free virtual = 31383
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 852 cells
INFO: [Opt 31-1021] In phase Sweep, 534 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11dd16ea8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e251db6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c13cfa3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             266  |                                             33  |
|  Constant propagation         |             164  |             965  |                                             25  |
|  Sweep                        |               1  |             852  |                                            534  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4152.648 ; gain = 0.000 ; free physical = 8903 ; free virtual = 31382
Ending Logic Optimization Task | Checksum: 1cd49d74f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 18 Total Ports: 186
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 159f49aaf

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8520 ; free virtual = 30999
Ending Power Optimization Task | Checksum: 159f49aaf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4624.547 ; gain = 471.898 ; free physical = 8520 ; free virtual = 30999

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8507 ; free virtual = 30986
Ending Final Cleanup Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992
Ending Netlist Obfuscation Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 1055.203 ; free physical = 8513 ; free virtual = 30992
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8516 ; free virtual = 30995
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8508 ; free virtual = 30996
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8501 ; free virtual = 30994
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19844ecf1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c078b107

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8501 ; free virtual = 30994

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962
Phase 1 Placer Initialization | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a38fff54

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8459 ; free virtual = 30952

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1961f849e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8460 ; free virtual = 30953

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1961f849e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8460 ; free virtual = 30953

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f273e2cc

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8441 ; free virtual = 30935

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 635 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 292 nets or LUTs. Breaked 6 LUTs, combined 286 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8441 ; free virtual = 30935

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            286  |                   292  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            286  |                   292  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11f61d639

Time (s): cpu = 00:02:44 ; elapsed = 00:01:20 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8440 ; free virtual = 30934
Phase 2.4 Global Placement Core | Checksum: 1ceb348a8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8429 ; free virtual = 30922
Phase 2 Global Placement | Checksum: 1ceb348a8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8429 ; free virtual = 30922

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c64410bb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8435 ; free virtual = 30929

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e473f32a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 269430728

Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 276ad08a3

Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 218f462cd

Time (s): cpu = 00:03:40 ; elapsed = 00:01:41 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8437 ; free virtual = 30931

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20f42a44b

Time (s): cpu = 00:03:54 ; elapsed = 00:01:53 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8437 ; free virtual = 30931

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 29929d8ea

Time (s): cpu = 00:03:55 ; elapsed = 00:01:55 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1710c11c2

Time (s): cpu = 00:03:56 ; elapsed = 00:01:55 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932
Phase 3 Detail Placement | Checksum: 1710c11c2

Time (s): cpu = 00:03:56 ; elapsed = 00:01:56 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7211eb2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.143 |
Phase 1 Physical Synthesis Initialization | Checksum: 139d6c796

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
INFO: [Place 46-33] Processed net skarab_infr/bsp_fpga_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net skarab_infr/sys_fpga_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 139d6c796

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30895
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7211eb2

Time (s): cpu = 00:04:34 ; elapsed = 00:02:08 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30895

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.301. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896

Time (s): cpu = 00:05:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
Phase 4.1 Post Commit Optimization | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:25 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:25 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
Phase 4.3 Placer Reporting | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22244b6d5

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
Ending Placer Task | Checksum: 12f801d47

Time (s): cpu = 00:05:26 ; elapsed = 00:02:44 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:35 ; elapsed = 00:02:49 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30896
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8398 ; free virtual = 30894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8336 ; free virtual = 30897
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4631.078 ; gain = 6.531 ; free physical = 8369 ; free virtual = 30883
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Begin power optimizations | Checksum: 154c54f7f
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 9158 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 4994.648 ; gain = 164.137 ; free physical = 8037 ; free virtual = 30551
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.301 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 4994.648 ; gain = 164.137 ; free physical = 8037 ; free virtual = 30551
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5261.270 ; gain = 265.621 ; free physical = 7839 ; free virtual = 30353
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1034 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 72 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7830 ; free virtual = 30344
Power optimization passes: Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 5261.270 ; gain = 430.758 ; free physical = 7836 ; free virtual = 30350

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7839 ; free virtual = 30353


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 42 accepted clusters 8
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 590 accepted clusters 103

Number of Slice Registers augmented: 8 newly gated: 92 Total: 28893
Number of SRLs augmented: 0  newly gated: 0 Total: 1854
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 186
Number of Flops added for Enable Generation: 0

Flops dropped: 14/197 RAMS dropped: 0/8 Clusters dropped: 18/111 Enables dropped: 13

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 7
    LUT3 : 3
    LUT4 : 8
    LUT5 : 6
    LUT6 : 17

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c3e87698

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7824 ; free virtual = 30338
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
End power optimizations | Checksum: a4090422
Power optimization: Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 5261.270 ; gain = 630.191 ; free physical = 7831 ; free virtual = 30345
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -14232864 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
Ending Netlist Obfuscation Task | Checksum: a4090422

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 5261.270 ; gain = 630.191 ; free physical = 7831 ; free virtual = 30345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7763 ; free virtual = 30342
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7812 ; free virtual = 30345
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7807 ; free virtual = 30340
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7748 ; free virtual = 30346
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7792 ; free virtual = 30343
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1cf3000e ConstDB: 0 ShapeSum: 44843d5e RouteDB: 0
Post Restoration Checksum: NetGraph: fabf7f5d | NumContArr: 59e455ec | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 16dae2af6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7794 ; free virtual = 30345

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16dae2af6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7793 ; free virtual = 30345

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16dae2af6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7794 ; free virtual = 30345
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 7abb8e85

Time (s): cpu = 00:02:16 ; elapsed = 00:01:12 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=-0.564 | THS=-1993.699|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 138004346

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: a676a449

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7696 ; free virtual = 30247

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000258949 %
  Global Horizontal Routing Utilization  = 0.000265414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43585
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 271c3b79e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 271c3b79e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
Phase 3 Initial Routing | Checksum: 1a7dc5f46

Time (s): cpu = 00:03:03 ; elapsed = 00:01:23 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7688 ; free virtual = 30239

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6292
 Number of Nodes with overlaps = 1592
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c2e679a

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 4 Rip-up And Reroute | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 5 Delay and Skew Optimization | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132bac8c0

Time (s): cpu = 00:04:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7689 ; free virtual = 30241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=-0.692 | THS=-7.982 |

Phase 6.1 Hold Fix Iter | Checksum: fdd08f37

Time (s): cpu = 00:04:52 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 6 Post Hold Fix | Checksum: 13ad45be7

Time (s): cpu = 00:04:52 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4746 %
  Global Horizontal Routing Utilization  = 1.93726 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ef31504

Time (s): cpu = 00:04:53 ; elapsed = 00:02:08 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7684 ; free virtual = 30235

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ef31504

Time (s): cpu = 00:04:53 ; elapsed = 00:02:08 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 165a40d16

Time (s): cpu = 00:04:58 ; elapsed = 00:02:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7689 ; free virtual = 30241

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 181283008

Time (s): cpu = 00:05:08 ; elapsed = 00:02:14 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 181283008

Time (s): cpu = 00:05:08 ; elapsed = 00:02:14 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f9ead06c

Time (s): cpu = 00:05:08 ; elapsed = 00:02:15 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238

Time (s): cpu = 00:05:08 ; elapsed = 00:02:15 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:22 ; elapsed = 00:02:24 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7686 ; free virtual = 30238
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5317.414 ; gain = 56.145 ; free physical = 7689 ; free virtual = 30240
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
163 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7667 ; free virtual = 30232
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7647 ; free virtual = 30231
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7583 ; free virtual = 30239
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7632 ; free virtual = 30239
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7627 ; free virtual = 30234
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7627 ; free virtual = 30234
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7614 ; free virtual = 30234
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7540 ; free virtual = 30233
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7595 ; free virtual = 30238
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 19:09:37 2024...
[Mon Jul 15 19:09:52 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:09:30 . Memory (MB): peak = 4360.906 ; gain = 0.000 ; free physical = 11771 ; free virtual = 34413
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4360.906 ; gain = 0.000 ; free physical = 11731 ; free virtual = 34374
INFO: [Netlist 29-17] Analyzing 1817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4431.801 ; gain = 50.070 ; free physical = 11391 ; free virtual = 34034
Restored from archive | CPU: 4.730000 secs | Memory: 54.778221 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4431.801 ; gain = 50.070 ; free physical = 11391 ; free virtual = 34034
Generating merged BMM file for the design top 'top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/cont_microblaze/EMB123701U1R1.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4431.801 ; gain = 0.000 ; free physical = 11391 ; free virtual = 34033
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 66 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4431.801 ; gain = 70.895 ; free physical = 11391 ; free virtual = 34033
# set impl_critical_count [get_msg_config -count -severity {CRITICAL WARNING}]
# launch_runs impl_1 -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/xadc_measurement/xadc_measurement.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/isp_spi_buffer/isp_spi_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/common_clock_fifo_32x16/common_clock_fifo_32x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/RS256_FIFO/RS256_FIFO.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XGMII_FIFO_DUAL_SYNC/XGMII_FIFO_DUAL_SYNC.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/fifo_dual_clk/fifo_dual_clk.xci' is already up-to-date
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/XLAUI/XLAUI.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_ctrl_fifo/ska_rx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_rx_packet_fifo/ska_rx_packet_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cpu_rx_packet_size/cpu_rx_packet_size.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_cpu_buffer/ska_cpu_buffer.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/overlap_buffer/overlap_buffer.xci' is already up-to-date
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: arp_cache
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/arp_cache/arp_cache.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_ctrl_fifo/ska_tx_packet_ctrl_fifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/ip/ska_tx_packet_fifo/ska_tx_packet_fifo.xci' is already up-to-date
[Mon Jul 15 19:10:06 2024] Launched impl_1...
Run output will be captured here: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Jul 15 19:10:06 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffortPhySynth' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'LowEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'QuickEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_1' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_2' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_3' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Rodin Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/RDI13.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/RDI13.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
source top.tcl -notrace
Command: open_checkpoint /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.dcp
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2735.039 ; gain = 0.000 ; free physical = 10084 ; free virtual = 32562
INFO: [Netlist 29-17] Analyzing 1835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
Restored from archive | CPU: 0.120000 secs | Memory: 1.399437 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9250 ; free virtual = 31728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 566 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 299 instances
  RAM64M => RAM64M (RAMD64E(x4)): 74 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 34 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 3569.344 ; gain = 1607.852 ; free physical = 9250 ; free virtual = 31728
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cont_microblaze/ipshared/peralex.com'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2023.1//data/ip'.
Sourcing Tcl File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7vx690t.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.gen/sources_1/ip/XLAUI/tcl/v7ht.tcl]
read_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3569.344 ; gain = 0.000 ; free physical = 9244 ; free virtual = 31723
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3679.035 ; gain = 101.688 ; free physical = 9229 ; free virtual = 31708

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 162325f5e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3773.848 ; gain = 94.812 ; free physical = 9193 ; free virtual = 31671

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 47 inverters resulting in an inversion of 363 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e7927806

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8898 ; free virtual = 31377
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 266 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1449b40ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8898 ; free virtual = 31376
INFO: [Opt 31-389] Phase Constant propagation created 164 cells and removed 965 cells
INFO: [Opt 31-1021] In phase Constant propagation, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1b95e94

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4120.633 ; gain = 56.027 ; free physical = 8904 ; free virtual = 31383
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 852 cells
INFO: [Opt 31-1021] In phase Sweep, 534 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net skarab_infr/cont_microblaze_wrapper_0/cont_microblaze_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 11dd16ea8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17e251db6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c13cfa3d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             266  |                                             33  |
|  Constant propagation         |             164  |             965  |                                             25  |
|  Sweep                        |               1  |             852  |                                            534  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4152.648 ; gain = 0.000 ; free physical = 8903 ; free virtual = 31382
Ending Logic Optimization Task | Checksum: 1cd49d74f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4152.648 ; gain = 88.043 ; free physical = 8903 ; free virtual = 31382

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 18 Total Ports: 186
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 159f49aaf

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8520 ; free virtual = 30999
Ending Power Optimization Task | Checksum: 159f49aaf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4624.547 ; gain = 471.898 ; free physical = 8520 ; free virtual = 30999

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8507 ; free virtual = 30986
Ending Final Cleanup Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992
Ending Netlist Obfuscation Task | Checksum: 1bd8a1f29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8513 ; free virtual = 30992
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 1055.203 ; free physical = 8513 ; free virtual = 30992
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8516 ; free virtual = 30995
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8508 ; free virtual = 30996
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8501 ; free virtual = 30994
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19844ecf1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8497 ; free virtual = 30990

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c078b107

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8501 ; free virtual = 30994

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962
Phase 1 Placer Initialization | Checksum: 1ab33527a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 30962

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a38fff54

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8459 ; free virtual = 30952

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1961f849e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8460 ; free virtual = 30953

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1961f849e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8460 ; free virtual = 30953

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f273e2cc

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8441 ; free virtual = 30935

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 635 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 292 nets or LUTs. Breaked 6 LUTs, combined 286 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8441 ; free virtual = 30935

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |            286  |                   292  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |            286  |                   292  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11f61d639

Time (s): cpu = 00:02:44 ; elapsed = 00:01:20 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8440 ; free virtual = 30934
Phase 2.4 Global Placement Core | Checksum: 1ceb348a8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8429 ; free virtual = 30922
Phase 2 Global Placement | Checksum: 1ceb348a8

Time (s): cpu = 00:02:47 ; elapsed = 00:01:22 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8429 ; free virtual = 30922

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c64410bb

Time (s): cpu = 00:02:58 ; elapsed = 00:01:25 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8435 ; free virtual = 30929

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e473f32a

Time (s): cpu = 00:03:18 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 269430728

Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 276ad08a3

Time (s): cpu = 00:03:19 ; elapsed = 00:01:34 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 218f462cd

Time (s): cpu = 00:03:40 ; elapsed = 00:01:41 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8437 ; free virtual = 30931

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20f42a44b

Time (s): cpu = 00:03:54 ; elapsed = 00:01:53 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8437 ; free virtual = 30931

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 29929d8ea

Time (s): cpu = 00:03:55 ; elapsed = 00:01:55 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1710c11c2

Time (s): cpu = 00:03:56 ; elapsed = 00:01:55 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932
Phase 3 Detail Placement | Checksum: 1710c11c2

Time (s): cpu = 00:03:56 ; elapsed = 00:01:56 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8438 ; free virtual = 30932

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b7211eb2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.117 | TNS=-0.143 |
Phase 1 Physical Synthesis Initialization | Checksum: 139d6c796

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
INFO: [Place 46-33] Processed net skarab_infr/bsp_fpga_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net skarab_infr/sys_fpga_rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 139d6c796

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30895
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b7211eb2

Time (s): cpu = 00:04:34 ; elapsed = 00:02:08 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30895

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.301. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896

Time (s): cpu = 00:05:24 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
Phase 4.1 Post Commit Optimization | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:25 ; elapsed = 00:02:42 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:25 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30896
Phase 4.3 Placer Reporting | Checksum: 1e3ebfe26

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8402 ; free virtual = 30897
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22244b6d5

Time (s): cpu = 00:05:26 ; elapsed = 00:02:43 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
Ending Placer Task | Checksum: 12f801d47

Time (s): cpu = 00:05:26 ; elapsed = 00:02:44 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:35 ; elapsed = 00:02:49 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8403 ; free virtual = 30897
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8401 ; free virtual = 30896
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8398 ; free virtual = 30894
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4624.547 ; gain = 0.000 ; free physical = 8336 ; free virtual = 30897
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4631.078 ; gain = 6.531 ; free physical = 8369 ; free virtual = 30883
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Begin power optimizations | Checksum: 154c54f7f
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
INFO: [Pwropt 34-54] Flop output of tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg does not fanout to any other flop but itself
Found 9158 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 4994.648 ; gain = 164.137 ; free physical = 8037 ; free virtual = 30551
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.301 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:06 . Memory (MB): peak = 4994.648 ; gain = 164.137 ; free physical = 8037 ; free virtual = 30551
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5261.270 ; gain = 265.621 ; free physical = 7839 ; free virtual = 30353
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 1034 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 72 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7830 ; free virtual = 30344
Power optimization passes: Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 5261.270 ; gain = 430.758 ; free physical = 7836 ; free virtual = 30350

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7839 ; free virtual = 30353


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 93 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 42 accepted clusters 8
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 590 accepted clusters 103

Number of Slice Registers augmented: 8 newly gated: 92 Total: 28893
Number of SRLs augmented: 0  newly gated: 0 Total: 1854
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 186
Number of Flops added for Enable Generation: 0

Flops dropped: 14/197 RAMS dropped: 0/8 Clusters dropped: 18/111 Enables dropped: 13

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 7
    LUT3 : 3
    LUT4 : 8
    LUT5 : 6
    LUT6 : 17

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c3e87698

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7824 ; free virtual = 30338
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
End power optimizations | Checksum: a4090422
Power optimization: Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 5261.270 ; gain = 630.191 ; free physical = 7831 ; free virtual = 30345
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -14232864 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
Ending Netlist Obfuscation Task | Checksum: a4090422

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7831 ; free virtual = 30345
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 5261.270 ; gain = 630.191 ; free physical = 7831 ; free virtual = 30345
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7763 ; free virtual = 30342
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7812 ; free virtual = 30345
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7807 ; free virtual = 30340
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7748 ; free virtual = 30346
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7792 ; free virtual = 30343
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1cf3000e ConstDB: 0 ShapeSum: 44843d5e RouteDB: 0
Post Restoration Checksum: NetGraph: fabf7f5d | NumContArr: 59e455ec | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 16dae2af6

Time (s): cpu = 00:01:37 ; elapsed = 00:00:56 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7794 ; free virtual = 30345

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16dae2af6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:56 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7793 ; free virtual = 30345

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16dae2af6

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7794 ; free virtual = 30345
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 7abb8e85

Time (s): cpu = 00:02:16 ; elapsed = 00:01:12 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=-0.564 | THS=-1993.699|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 138004346

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7685 ; free virtual = 30236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.288  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: a676a449

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7696 ; free virtual = 30247

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000258949 %
  Global Horizontal Routing Utilization  = 0.000265414 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43586
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43585
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 271c3b79e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 271c3b79e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:19 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
Phase 3 Initial Routing | Checksum: 1a7dc5f46

Time (s): cpu = 00:03:03 ; elapsed = 00:01:23 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7688 ; free virtual = 30239

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6292
 Number of Nodes with overlaps = 1592
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 259
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c2e679a

Time (s): cpu = 00:04:39 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 4 Rip-up And Reroute | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 5 Delay and Skew Optimization | Checksum: 12c2e679a

Time (s): cpu = 00:04:40 ; elapsed = 00:02:03 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132bac8c0

Time (s): cpu = 00:04:50 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7689 ; free virtual = 30241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.273  | TNS=0.000  | WHS=-0.692 | THS=-7.982 |

Phase 6.1 Hold Fix Iter | Checksum: fdd08f37

Time (s): cpu = 00:04:52 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235
Phase 6 Post Hold Fix | Checksum: 13ad45be7

Time (s): cpu = 00:04:52 ; elapsed = 00:02:07 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4746 %
  Global Horizontal Routing Utilization  = 1.93726 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ef31504

Time (s): cpu = 00:04:53 ; elapsed = 00:02:08 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7684 ; free virtual = 30235

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ef31504

Time (s): cpu = 00:04:53 ; elapsed = 00:02:08 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7683 ; free virtual = 30235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 165a40d16

Time (s): cpu = 00:04:58 ; elapsed = 00:02:10 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7689 ; free virtual = 30241

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 181283008

Time (s): cpu = 00:05:08 ; elapsed = 00:02:14 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.273  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 181283008

Time (s): cpu = 00:05:08 ; elapsed = 00:02:14 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f9ead06c

Time (s): cpu = 00:05:08 ; elapsed = 00:02:15 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238

Time (s): cpu = 00:05:08 ; elapsed = 00:02:15 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7687 ; free virtual = 30238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:22 ; elapsed = 00:02:24 . Memory (MB): peak = 5261.270 ; gain = 0.000 ; free physical = 7686 ; free virtual = 30238
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5317.414 ; gain = 56.145 ; free physical = 7689 ; free virtual = 30240
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7692 ; free virtual = 30244
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Power 33-23] Power model is not available for USR_ACCESSE2_0
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_emcc_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/constrs_1/imports/tut1/user_const.xdc:355]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
163 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7667 ; free virtual = 30232
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7647 ; free virtual = 30231
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7583 ; free virtual = 30239
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7632 ; free virtual = 30239
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7627 ; free virtual = 30234
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7627 ; free virtual = 30234
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7614 ; free virtual = 30234
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7540 ; free virtual = 30233
INFO: [Common 17-1381] The checkpoint '/data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5317.414 ; gain = 0.000 ; free physical = 7595 ; free virtual = 30238
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 19:09:37 2024...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_High' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2014.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2014.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'HighEffortPhySynth' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'LowEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'QuickEffort' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2012.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2012.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2021.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_1' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_2' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Auto_3' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_HighUtilSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SSI_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreSequential' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_ExploreArea' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2022.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaOptimized_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AreaMultThresholdDSP' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_AlternateRoutability' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfOptimized_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_PerfThresholdCarry' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2017.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Synthesis Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDS2013.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDS2013.psg'
WARNING: [Runs 36-547] Tool Strategy 'Rodin Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/RDI13.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/RDI13.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Area_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Power_DefaultOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RunPostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_RuntimeOptimized' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Flow_Quick' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_medium' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogic_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_SpreadLogicSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Congestion_CompressSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2015.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2015.psg'
WARNING: [Runs 36-547] Tool Strategy 'Vivado Implementation Defaults' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Explore' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExplorePostRoutePhysOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExploreWithRemap' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_WLBlockPlacementFanoutOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_EarlyBlockPlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_high' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_NetDelay_low' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_Retiming' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_ExtraTimingOpt' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_RefinePlacement' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_SpreadSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLLs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
WARNING: [Runs 36-547] Tool Strategy 'Performance_BalanceSLRs' from file '/data/Tools/Xilinx/Vivado/2023.1/strategies/VDI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//strategies/VDI2019.psg'
INFO: [Common 17-14] Message 'Runs 36-547' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2018.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2018.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2020.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2020.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2023.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2023.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2019.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2019.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2022.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2022.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Synthesis Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRS2017.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRS2017.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Vivado Implementation Default Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'UltraFast Design Methodology Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Performance Explore Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'Timing Closure Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
WARNING: [Runs 36-546] Tool Report Strategy 'No Reports' from file '/data/Tools/Xilinx/Vivado/2023.1/reportstrategies/VRI2021.psg' discarded because strategy with same name already parsed from '/data/Tools/Xilinx/Vivado/2023.1//reportstrategies/VRI2021.psg'
source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp
INFO: [Device 21-403] Loading part xc7vx690tffg1927-2
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2732.016 ; gain = 0.000 ; free physical = 9541 ; free virtual = 32184
INFO: [Netlist 29-17] Analyzing 1817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3805.484 ; gain = 52.070 ; free physical = 8542 ; free virtual = 31185
Restored from archive | CPU: 4.610000 secs | Memory: 55.837891 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3805.484 ; gain = 52.070 ; free physical = 8542 ; free virtual = 31185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3805.484 ; gain = 0.000 ; free physical = 8540 ; free virtual = 31183
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 620 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 31 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 95 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 291 instances
  RAM64M => RAM64M (RAMD64E(x4)): 72 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRLC16E => SRL16E: 1 instance 
  SRLC32E => SRL16E: 66 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 3805.484 ; gain = 1842.016 ; free physical = 8539 ; free virtual = 31183
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Tools/Xilinx/Vivado/2023.1//data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[10] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[4]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[11] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[5]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[6]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[13] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[7]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[14] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[8]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[0]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[1]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[8] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[2]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[9] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_0[3]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[10] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[4]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[11] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[5]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[12] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[6]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[7]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[14] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[8]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[6] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[0]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[7] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[1]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[8] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[2]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[9] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_1[3]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_39) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_39) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_38) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_38) which is driven by a register (tut1_Subsystem_fgbe/IEEE802_3_XL_PHY_0/PHY_inst/RS_inst/RX_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_ctrl_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_tx_0/ska_tx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/ska_fge_rx_0/ska_rx_packet_ctrl_fifo_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, skarab_infr/wishbone_flash_sdram_interface_0/common_clock_fifo_32x16_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, skarab_infr/wishbone_flash_sdram_interface_0/isp_spi_programmer_0/isp_spi_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, tut1_Subsystem_fgbe/ska_forty_gb_eth_0/overlap_buffer_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 33 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.srcs/sources_1/imports/cont_microblaze/EMB123701U1R1.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 178096416 bits.
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:56 ; elapsed = 00:00:59 . Memory (MB): peak = 5502.699 ; gain = 1689.211 ; free physical = 6931 ; free virtual = 29587
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 19:12:07 2024...
[Mon Jul 15 19:12:07 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:02:00 . Memory (MB): peak = 4431.801 ; gain = 0.000 ; free physical = 6951 ; free virtual = 29608
# cd [get_property DIRECTORY [current_project]]
# write_cfgmem -force -format bin -interface bpix8 -size 128 -loadbit "up 0x0 /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bit" -file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bin
Command: write_cfgmem -force -format bin -interface bpix8 -size 128 -loadbit {up 0x0 /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bit} -file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bit
Writing file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bin
Writing log file /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          BPIX8
Size               128M
Start Address      0x00000000
End Address        0x07FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x0062C433    Jul 15 19:12:06 2024    /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/myproj/myproj.runs/impl_1/top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# check_timing impl_1
No timing violations => Worst Negative Slack: 0.271144 ns
No timing violations => Worst Hold Slack: 0.049802 ns
# check_zero_critical $impl_critical_count implementation
# check_zero_critical $synth_critical_count synthesis
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 19:12:09 2024...
['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/skarab_infr.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/second_gen.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/mezzanine_enable_delay.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/icape_controller.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/strobe_gen.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/isp_spi_programmer.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/clock_frequency_measure.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_bit_ctrl.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_byte_ctrl.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/i2c_master_top.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/skarab_parameters.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/FPGA_DNA_CHECKER.vhd', '/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/led_manager.vhd']
skarab_infr/*.sv ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/sockit_owm.sv']
skarab_infr/cross_clock_fifo_36x16/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_36x16/cross_clock_fifo_36x16.xci']
skarab_infr/cross_clock_fifo_wb_out_73x16/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/cross_clock_fifo_wb_out_73x16/cross_clock_fifo_wb_out_73x16.xci']
skarab_infr/common_clock_fifo_32x16/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/common_clock_fifo_32x16/common_clock_fifo_32x16.xci']
forty_gbe/ska_cpu_buffer/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/ska_cpu_buffer/ska_cpu_buffer.xci']
forty_gbe/arp_cache/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/arp_cache/arp_cache.xci']
forty_gbe/arp_cache/arp_cache.coe ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/forty_gbe/arp_cache/arp_cache.coe']
skarab_infr/isp_spi_buffer/*.xci ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/skarab_infr/isp_spi_buffer/isp_spi_buffer.xci']
sys_block ['/home/bgodfrey/CASPER/mlib_devel/jasper_library/hdl_sources/sys_block']
0x80084000
0x80099fff
Req offset: 0x0 Base addr: 0x8009a000 High Addr: 0x80099fff
Created /data/DesignFiles/2023.1/Tutorials/SKARAB/Tut1/tut1/outputs/tut1_2024-07-15_1853.fpg
