 ** Message System Log
 ** Database: 
 ** Date:   Wed Dec 06 02:17:09 2017


****************
Macro Parameters
****************

Name                            : RSA_RAM
Family                          : PA3SOC2
Output Format                   : VERILOG
Type                            : RAM
Write Enable                    : Active Low
Read Enable                     : Active Low
Reset                           : Active Low
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 256
Write Width                     : 32
Read Depth                      : 256
Read Width                      : 32
RAM Type                        : Two Port
Clocks                          : Single Read/Write Clock
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : Yes
Optimized for                   : Speed
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 :
Portname RClock                 :
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  : RWCLK
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : True

Cascade Configuration:
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 1
     Number of blocks width wise: 2

**************
Compile Report
**************


Netlist Resource Report
=======================

    Microcontroller Subsystem  Used:      0  Total:      1   (0.00%)
    Fabric                     Used:      0  Total:   4608   (0.00%)
    Fabric IO (W/ clocks)      Used:      0  Total:     94   (0.00%)
    Fabric Differential IO     Used:      0  Total:     47   (0.00%)
    Dedicated Analog IO        Used:      0  Total:     32   (0.00%)
    Dedicated MSS IO           Used:      0  Total:     43   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     15   (0.00%)
    MSS GLOBAL                 Used:      0  Total:      3   (0.00%)
    On-chip RC oscillator      Used:      0  Total:      1   (0.00%)
    Main Crystal oscillator    Used:      0  Total:      1   (0.00%)
    32 KHz Crystal oscillator  Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:      8   (25.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to N:/Git/locknet373/smartfusion/lockNET_SF/smartgen\RSA_RAM\RSA_RAM.v.

 ** Log Ended:   Wed Dec 06 02:17:10 2017

