5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd generate10.vcd -o generate10.cdd -v generate10.v
3 0 $root $root NA 0 0 1
3 0 main main generate10.v 1 29 1
2 1 10 d000d 0 1 400 0 0 a
2 2 10 110014 1 0 20004 0 0 1 4 0
2 3 10 d0014 1 37 1006 2 1
2 4 11 d000d 0 1 400 0 0 b
2 5 11 110014 1 0 20008 0 0 1 4 1
2 6 11 d0014 1 37 a 5 4
2 7 12 d000d 0 1 400 0 0 c
2 8 12 110014 1 0 20004 0 0 1 4 0
2 9 12 d0014 1 37 6 8 7
2 10 13 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 11 13 d000f 2 2c 12000a 10 0 32 2 aa aa aa aa aa aa aa aa
2 12 14 d000d 0 1 400 0 0 a
2 13 14 110011 1 1 8 0 0 b
2 14 14 150015 1 1 4 0 0 c
2 15 14 110015 1 9 20108 14 13 1 2 102
2 16 14 d0015 1 37 a 15 12
2 17 15 e000f 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 18 15 d000f 2 2c 12000a 17 0 32 2 aa aa aa aa aa aa aa aa
2 19 16 d000d 0 1 400 0 0 a
2 20 16 110011 1 1 8 0 0 b
2 21 16 150015 1 1 4 0 0 c
2 22 16 110015 1 8 20104 21 20 1 2 1002
2 23 16 d0015 1 37 6 22 19
1 a 6 830009 1 0 0 0 1 1 1102
1 b 7 830009 1 0 0 0 1 1 2
1 c 8 830009 1 0 0 0 1 1 2
4 23 0 0
4 18 23 0
4 16 18 18
4 11 16 0
4 9 11 11
4 6 9 9
4 3 6 6
