--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml sine_wave_notes.twx sine_wave_notes.ncd -o
sine_wave_notes.twr sine_wave_notes.pcf -ucf nexys.ucf

Design file:              sine_wave_notes.ncd
Physical constraint file: sine_wave_notes.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1659010 paths analyzed, 211 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.555ns.
--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/is_mute (SLICE_X48Y36.CIN), 1101032 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.555ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P17   Tmult                 3.860   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y34.F1      net (fanout=1)        1.734   x_note_length_counter/Mmult_n0023_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   x_note_length_counter/n0023<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.Y       Tciny                 0.923   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<20>
    SLICE_X47Y33.G1      net (fanout=8)        2.137   x_note_length_counter/n0023<20>
    SLICE_X47Y33.COUT    Topcyg                1.039   x_note_length_counter/n0045[27:0]<18>
                                                       x_note_length_counter/Madd_n0045[27:0]_lut<19>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<20>
    SLICE_X46Y32.F2      net (fanout=1)        0.850   x_note_length_counter/n0045[27:0]<20>
    SLICE_X46Y32.COUT    Topcyf                1.084   x_note_length_counter/n0036<20>
                                                       x_note_length_counter/Madd_n0036_lut<20>
                                                       x_note_length_counter/Madd_n0036_cy<20>
                                                       x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.COUT    Tbyp                  0.120   x_note_length_counter/n0036<22>
                                                       x_note_length_counter/Madd_n0036_cy<22>
                                                       x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.COUT    Tbyp                  0.120   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.Y       Tciny                 0.923   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_cy<26>
                                                       x_note_length_counter/Madd_n0036_xor<27>
    SLICE_X51Y30.F2      net (fanout=2)        0.919   x_note_length_counter/n0036<27>
    SLICE_X51Y30.X       Tilo                  0.551   x_note_length_counter/n0025<27>
                                                       x_note_length_counter/Mmux_n0025201
    SLICE_X48Y35.BY      net (fanout=1)        1.288   x_note_length_counter/n0025<27>
    SLICE_X48Y35.COUT    Tbycy                 0.895   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     22.555ns (13.209ns logic, 9.346ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.542ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B5    net (fanout=2)        2.405   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P17   Tmult                 3.860   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y34.F1      net (fanout=1)        1.734   x_note_length_counter/Mmult_n0023_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   x_note_length_counter/n0023<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.Y       Tciny                 0.923   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<20>
    SLICE_X47Y33.G1      net (fanout=8)        2.137   x_note_length_counter/n0023<20>
    SLICE_X47Y33.COUT    Topcyg                1.039   x_note_length_counter/n0045[27:0]<18>
                                                       x_note_length_counter/Madd_n0045[27:0]_lut<19>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<20>
    SLICE_X46Y32.F2      net (fanout=1)        0.850   x_note_length_counter/n0045[27:0]<20>
    SLICE_X46Y32.COUT    Topcyf                1.084   x_note_length_counter/n0036<20>
                                                       x_note_length_counter/Madd_n0036_lut<20>
                                                       x_note_length_counter/Madd_n0036_cy<20>
                                                       x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.COUT    Tbyp                  0.120   x_note_length_counter/n0036<22>
                                                       x_note_length_counter/Madd_n0036_cy<22>
                                                       x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.COUT    Tbyp                  0.120   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.Y       Tciny                 0.923   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_cy<26>
                                                       x_note_length_counter/Madd_n0036_xor<27>
    SLICE_X51Y30.F2      net (fanout=2)        0.919   x_note_length_counter/n0036<27>
    SLICE_X51Y30.X       Tilo                  0.551   x_note_length_counter/n0025<27>
                                                       x_note_length_counter/Mmux_n0025201
    SLICE_X48Y35.BY      net (fanout=1)        1.288   x_note_length_counter/n0025<27>
    SLICE_X48Y35.COUT    Tbycy                 0.895   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     22.542ns (13.209ns logic, 9.333ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.405ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P17   Tmult                 3.860   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y34.F1      net (fanout=1)        1.734   x_note_length_counter/Mmult_n0023_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   x_note_length_counter/n0023<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.Y       Tciny                 0.923   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<20>
    SLICE_X47Y33.G1      net (fanout=8)        2.137   x_note_length_counter/n0023<20>
    SLICE_X47Y33.COUT    Topcyg                0.889   x_note_length_counter/n0045[27:0]<18>
                                                       x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0045[27:0]_cy<19>
    SLICE_X47Y34.X       Tcinx                 0.904   x_note_length_counter/n0045[27:0]<20>
                                                       x_note_length_counter/Madd_n0045[27:0]_xor<20>
    SLICE_X46Y32.F2      net (fanout=1)        0.850   x_note_length_counter/n0045[27:0]<20>
    SLICE_X46Y32.COUT    Topcyf                1.084   x_note_length_counter/n0036<20>
                                                       x_note_length_counter/Madd_n0036_lut<20>
                                                       x_note_length_counter/Madd_n0036_cy<20>
                                                       x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<21>
    SLICE_X46Y33.COUT    Tbyp                  0.120   x_note_length_counter/n0036<22>
                                                       x_note_length_counter/Madd_n0036_cy<22>
                                                       x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<23>
    SLICE_X46Y34.COUT    Tbyp                  0.120   x_note_length_counter/n0036<24>
                                                       x_note_length_counter/Madd_n0036_cy<24>
                                                       x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Madd_n0036_cy<25>
    SLICE_X46Y35.Y       Tciny                 0.923   x_note_length_counter/n0036<26>
                                                       x_note_length_counter/Madd_n0036_cy<26>
                                                       x_note_length_counter/Madd_n0036_xor<27>
    SLICE_X51Y30.F2      net (fanout=2)        0.919   x_note_length_counter/n0036<27>
    SLICE_X51Y30.X       Tilo                  0.551   x_note_length_counter/n0025<27>
                                                       x_note_length_counter/Mmux_n0025201
    SLICE_X48Y35.BY      net (fanout=1)        1.288   x_note_length_counter/n0025<27>
    SLICE_X48Y35.COUT    Tbycy                 0.895   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>
    SLICE_X48Y36.CLK     Tcinck                0.986   x_note_length_counter/is_mute
                                                       x_note_length_counter/Mcompar_articulation_cc[27]_note_length_partial[27]_LessThan_6_o_cy<27>_rt
                                                       x_note_length_counter/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     22.405ns (13.059ns logic, 9.346ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/note_length_partial_8 (SLICE_X44Y26.SR), 18948 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/note_length_partial_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.944ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/note_length_partial_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P21   Tmult                 4.143   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y36.F2      net (fanout=1)        1.845   x_note_length_counter/Mmult_n0023_submult_0_21
    SLICE_X50Y36.COUT    Topcyf                1.084   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_8
    -------------------------------------------------  ---------------------------
    Total                                     19.944ns (11.191ns logic, 8.753ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          x_note_length_counter/note_length_partial_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.931ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to x_note_length_counter/note_length_partial_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B5    net (fanout=2)        2.405   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P21   Tmult                 4.143   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y36.F2      net (fanout=1)        1.845   x_note_length_counter/Mmult_n0023_submult_0_21
    SLICE_X50Y36.COUT    Topcyf                1.084   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_8
    -------------------------------------------------  ---------------------------
    Total                                     19.931ns (11.191ns logic, 8.740ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/note_length_partial_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.790ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/note_length_partial_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P17   Tmult                 3.860   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y34.F1      net (fanout=1)        1.734   x_note_length_counter/Mmult_n0023_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   x_note_length_counter/n0023<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X50Y36.COUT    Tbyp                  0.120   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_8
    -------------------------------------------------  ---------------------------
    Total                                     19.790ns (11.148ns logic, 8.642ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point x_note_length_counter/note_length_partial_9 (SLICE_X44Y26.SR), 18948 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/note_length_partial_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.944ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/note_length_partial_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P21   Tmult                 4.143   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y36.F2      net (fanout=1)        1.845   x_note_length_counter/Mmult_n0023_submult_0_21
    SLICE_X50Y36.COUT    Topcyf                1.084   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_9
    -------------------------------------------------  ---------------------------
    Total                                     19.944ns (11.191ns logic, 8.753ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          x_note_length_counter/note_length_partial_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.931ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to x_note_length_counter/note_length_partial_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B5    net (fanout=2)        2.405   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P21   Tmult                 4.143   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y36.F2      net (fanout=1)        1.845   x_note_length_counter/Mmult_n0023_submult_0_21
    SLICE_X50Y36.COUT    Topcyf                1.084   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_9
    -------------------------------------------------  ---------------------------
    Total                                     19.931ns (11.191ns logic, 8.740ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_2 (FF)
  Destination:          x_note_length_counter/note_length_partial_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      19.790ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_2 to x_note_length_counter/note_length_partial_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.720   note_length_in_twelfths<2>
                                                       note_length_in_twelfths_2
    MULT18X18_X1Y3.B2    net (fanout=2)        2.418   note_length_in_twelfths<2>
    MULT18X18_X1Y3.P17   Tmult                 3.860   x_note_length_counter/Mmult_n0023_submult_0
                                                       x_note_length_counter/Mmult_n0023_submult_0
    SLICE_X50Y34.F1      net (fanout=1)        1.734   x_note_length_counter/Mmult_n0023_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   x_note_length_counter/n0023<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_lut<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<17>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   x_note_length_counter/n0023<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<19>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<20>
    SLICE_X50Y36.COUT    Tbyp                  0.120   x_note_length_counter/n0023<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<21>
                                                       x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mmult_n0023_Madd_cy<22>
    SLICE_X50Y37.X       Tcinx                 0.904   x_note_length_counter/n0023<23>
                                                       x_note_length_counter/Mmult_n0023_Madd_xor<23>
    SLICE_X42Y35.G2      net (fanout=8)        1.715   x_note_length_counter/n0023<23>
    SLICE_X42Y35.COUT    Topcyg                1.096   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<22>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_lut<23>_INV_0
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.CIN     net (fanout=1)        0.000   x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<23>
    SLICE_X42Y36.Y       Tciny                 0.923   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_cy<24>
                                                       x_note_length_counter/Msub_GND_6_o_GND_6_o_sub_7_OUT_xor<25>
    SLICE_X45Y36.G1      net (fanout=1)        0.682   x_note_length_counter/GND_6_o_GND_6_o_sub_7_OUT<25>
    SLICE_X45Y36.COUT    Topcyg                1.039   x_note_length_counter/Mcompar_n0011_cy<25>
                                                       x_note_length_counter/Mcompar_n0011_lut<25>
                                                       x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<25>
    SLICE_X45Y37.COUT    Tbyp                  0.128   x_note_length_counter/Mcompar_n0011_cy<27>
                                                       x_note_length_counter/Mcompar_n0011_cy<26>
                                                       x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.CIN     net (fanout=1)        0.000   x_note_length_counter/Mcompar_n0011_cy<27>
    SLICE_X45Y38.COUT    Tbyp                  0.128   x_note_length_counter/Mcount_note_length_partial_val
                                                       x_note_length_counter/Mcompar_n0011_cy<28>
                                                       x_note_length_counter/Mcount_note_length_partial_val281_cy
    SLICE_X44Y26.SR      net (fanout=14)       2.093   x_note_length_counter/Mcount_note_length_partial_val
    SLICE_X44Y26.CLK     Tsrck                 1.026   x_note_length_counter/note_length_partial<8>
                                                       x_note_length_counter/note_length_partial_9
    -------------------------------------------------  ---------------------------
    Total                                     19.790ns (11.148ns logic, 8.642ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point second_pulse (SLICE_X54Y13.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               second_pulse (FF)
  Destination:          second_pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: second_pulse to second_pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y13.YQ      Tcko                  0.576   second_pulse
                                                       second_pulse
    SLICE_X54Y13.BY      net (fanout=2)        0.552   second_pulse
    SLICE_X54Y13.CLK     Tckdi       (-Th)     0.237   second_pulse
                                                       second_pulse
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.339ns logic, 0.552ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point x_note_player/square_wave (SLICE_X44Y62.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_note_player/square_wave (FF)
  Destination:          x_note_player/square_wave (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: x_note_player/square_wave to x_note_player/square_wave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y62.YQ      Tcko                  0.576   x_note_player/square_wave
                                                       x_note_player/square_wave
    SLICE_X44Y62.BY      net (fanout=2)        0.584   x_note_player/square_wave
    SLICE_X44Y62.CLK     Tckdi       (-Th)     0.237   x_note_player/square_wave
                                                       x_note_player/square_wave
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.339ns logic, 0.584ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point music_index_1 (SLICE_X42Y49.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_index_0 (FF)
  Destination:          music_index_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_index_0 to music_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y49.YQ      Tcko                  0.576   music_index<1>
                                                       music_index_0
    SLICE_X42Y49.F4      net (fanout=14)       0.354   music_index<0>
    SLICE_X42Y49.CLK     Tckf        (-Th)    -0.106   music_index<1>
                                                       music_index[5]_music_index[5]_mux_8_OUT<1>1
                                                       music_index_1
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.682ns logic, 0.354ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: x_note_length_counter/note_length_partial<0>/CLK
  Logical resource: x_note_length_counter/note_length_partial_0/CK
  Location pin: SLICE_X44Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: x_note_length_counter/note_length_partial<0>/CLK
  Logical resource: x_note_length_counter/note_length_partial_0/CK
  Location pin: SLICE_X44Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: x_note_length_counter/note_length_partial<0>/CLK
  Logical resource: x_note_length_counter/note_length_partial_1/CK
  Location pin: SLICE_X44Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.555|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1659010 paths, 0 nets, and 1178 connections

Design statistics:
   Minimum period:  22.555ns{1}   (Maximum frequency:  44.336MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 08 15:18:01 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 131 MB



