[2025-09-17 12:42:53] START suite=qualcomm_srv trace=srv529_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv529_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2499961 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4880387 heartbeat IPC: 4.201 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4880387 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4880387 cumulative IPC: 4.098 (Simulation time: 00 hr 01 min 12 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000006 cycles: 11947075 heartbeat IPC: 1.415 cumulative IPC: 1.415 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18698935 heartbeat IPC: 1.481 cumulative IPC: 1.447 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 25543220 heartbeat IPC: 1.461 cumulative IPC: 1.452 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 32332420 heartbeat IPC: 1.473 cumulative IPC: 1.457 (Simulation time: 00 hr 05 min 19 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 39065440 heartbeat IPC: 1.485 cumulative IPC: 1.463 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 45817877 heartbeat IPC: 1.481 cumulative IPC: 1.466 (Simulation time: 00 hr 07 min 18 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 90000019 cycles: 52595484 heartbeat IPC: 1.475 cumulative IPC: 1.467 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 59310042 heartbeat IPC: 1.489 cumulative IPC: 1.47 (Simulation time: 00 hr 09 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv529_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000021 cycles: 65969908 heartbeat IPC: 1.502 cumulative IPC: 1.473 (Simulation time: 00 hr 10 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 67725792 cumulative IPC: 1.477 (Simulation time: 00 hr 10 min 55 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 67725792 cumulative IPC: 1.477 (Simulation time: 00 hr 10 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv529_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.477 instructions: 100000000 cycles: 67725792
CPU 0 Branch Prediction Accuracy: 93.83% MPKI: 11.51 Average ROB Occupancy at Mispredict: 30.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.006
BRANCH_INDIRECT: 0.4237
BRANCH_CONDITIONAL: 10.86
BRANCH_DIRECT_CALL: 0.00366
BRANCH_INDIRECT_CALL: 0.2107
BRANCH_RETURN: 0.0088


====Backend Stall Breakdown====
ROB_STALL: 323639
LQ_STALL: 0
SQ_STALL: 1050


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 505.58417
REPLAY_LOAD: 101.29126
NON_REPLAY_LOAD: 29.955662

== Total ==
ADDR_TRANS: 51064
REPLAY_LOAD: 10433
NON_REPLAY_LOAD: 262142

== Counts ==
ADDR_TRANS: 101
REPLAY_LOAD: 103
NON_REPLAY_LOAD: 8751

cpu0->cpu0_STLB TOTAL        ACCESS:    1758107 HIT:    1756791 MISS:       1316 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1758107 HIT:    1756791 MISS:       1316 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 203.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7951476 HIT:    7777193 MISS:     174283 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7314499 HIT:    7164406 MISS:     150093 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     172841 HIT:     155758 MISS:      17083 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     462385 HIT:     456265 MISS:       6120 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1751 HIT:        764 MISS:        987 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15685556 HIT:    7167368 MISS:    8518188 MSHR_MERGE:    2210551
cpu0->cpu0_L1I LOAD         ACCESS:   15685556 HIT:    7167368 MISS:    8518188 MSHR_MERGE:    2210551
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27457651 HIT:   25671741 MISS:    1785910 MSHR_MERGE:     604414
cpu0->cpu0_L1D LOAD         ACCESS:   15068234 HIT:   13711693 MISS:    1356541 MSHR_MERGE:     349637
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12386759 HIT:   11959145 MISS:     427614 MSHR_MERGE:     254773
cpu0->cpu0_L1D TRANSLATION  ACCESS:       2658 HIT:        903 MISS:       1755 MSHR_MERGE:          4
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.32 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13037624 HIT:   11067377 MISS:    1970247 MSHR_MERGE:    1012002
cpu0->cpu0_ITLB LOAD         ACCESS:   13037624 HIT:   11067377 MISS:    1970247 MSHR_MERGE:    1012002
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.049 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25847921 HIT:   24700024 MISS:    1147897 MSHR_MERGE:     348035
cpu0->cpu0_DTLB LOAD         ACCESS:   25847921 HIT:   24700024 MISS:    1147897 MSHR_MERGE:     348035
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.289 cycles
cpu0->LLC TOTAL        ACCESS:     227043 HIT:     214323 MISS:      12720 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     150093 HIT:     142441 MISS:       7652 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      17083 HIT:      12774 MISS:       4309 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      58880 HIT:      58877 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        987 HIT:        231 MISS:        756 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.83 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        895
  ROW_BUFFER_MISS:      11822
  AVG DBUS CONGESTED CYCLE: 3.085
Channel 0 WQ ROW_BUFFER_HIT:          9
  ROW_BUFFER_MISS:        159
  FULL:          0
Channel 0 REFRESHES ISSUED:       5644

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       612273       348935        20499         1062
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           12          398           26          148
  STLB miss resolved @ L2C                0          379          374           32           44
  STLB miss resolved @ LLC                0           56           66           51           36
  STLB miss resolved @ MEM                0            0           36           58          615

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146464        43168      1463758        21095          229
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          337           53           12
  STLB miss resolved @ L2C                0          327          281           53            0
  STLB miss resolved @ LLC                0           63           70           28            1
  STLB miss resolved @ MEM                0            0           16           27           88
[2025-09-17 12:53:48] END   suite=qualcomm_srv trace=srv529_ap (rc=0)
