// Seed: 1018358868
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  tri0 id_3 = 1'b0, id_4, id_5;
  always id_4 = id_5 !== 1;
  assign id_3 = id_1;
  supply1 id_6, id_7, id_8;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_6, id_7;
  wire id_8;
  wire id_9;
  module_0 modCall_1 (id_4);
endmodule
