#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Nov 21 13:49:52 2017
# Process ID: 10300
# Current directory: D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10904 D:\svn\FPGA\AX7010\course_s3\01_petalinux\vivado\linux_ov5640.xpr
# Log file: D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/vivado.log
# Journal file: D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.xpr
open_bd_design {D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:tmds_rtl:1.0 TMDS
connect_bd_intf_net [get_bd_intf_pins rgb2dvi_0/TMDS] [get_bd_intf_ports TMDS]
endgroup
report_ip_status -name ip_status 
save_bd_design
reset_target all [get_files  D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
file copy -force D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.runs/impl_1/system_wrapper.sysdef D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.sdk/system_wrapper.hdf

launch_sdk -workspace D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.sdk -hwspec D:/svn/FPGA/AX7010/course_s3/01_petalinux/vivado/linux_ov5640.sdk/system_wrapper.hdf
