source http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf

instruction AAA
  description ASCII Adjust After Addition

instruction AAD
  description ASCII Adjust AX Before Division

instruction AAM
  description ASCII Adjust AX After Multiply

instruction AAS
  description ASCII Adjust AL After Subtraction

instruction ADC
  description Add with Carry

instruction ADCX
  description Unsigned Integer Addition of Two Operands with Carry Flag

instruction ADD
  description Add

instruction ADDPD
  description Add Packed Double-Precision Floating-Point Values

instruction ADDPS
  description Add Packed Single-Precision Floating-Point Values

instruction ADDSD
  description Add Scalar Double-Precision Floating-Point Values

instruction ADDSS
  description Add Scalar Single-Precision Floating-Point Values

instruction ADDSUBPD
  description Packed Double-FP Add/Subtract

instruction ADDSUBPS
  description Packed Single-FP Add/Subtract

instruction ADOX
  description Unsigned Integer Addition of Two Operands with Overflow Flag

instruction AESDEC
  description Perform One Round of an AES Decryption Flow

instruction AESDECLAST
  description Perform Last Round of an AES Decryption Flow

instruction AESENC
  description Perform One Round of an AES Encryption Flow

instruction AESENCLAST
  description Perform Last Round of an AES Encryption Flow

instruction AESIMC
  description Perform the AES InvMixColumn Transformation

instruction AESKEYGENASSIST
  description AES Round Key Generation Assist

instruction AND
  description Logical AND

instruction ANDN
  description Logical AND NOT

instruction ANDPD
  description Bitwise Logical AND of Packed Double-Precision Floating-Point Values

instruction ANDPS
  description Bitwise Logical AND of Packed Single-Precision Floating-Point Values

instruction ANDNPD
  description Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values

instruction ANDNPS
  description Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values

instruction ARPL
  description Adjust RPL Field of Segment Selector

instruction BLENDPD
  description Blend Packed Double Precision Floating-Point Values

instruction BEXTR
  description Bit Field Extract

instruction BLENDPS
  description Blend Packed Single Precision Floating-Point Values

instruction BLENDVPD
  description Variable Blend Packed Double Precision Floating-Point Values

instruction BLENDVPS
  description Variable Blend Packed Single Precision Floating-Point Values

instruction BLSI
  description Extract Lowest Set Isolated Bit

instruction BLSMSK
  description Get Mask Up to Lowest Set Bit

instruction BLSR
  description Reset Lowest Set Bit

instruction BOUND
  description Check Array Index Against Bounds

instruction BSF
  description Bit Scan Forward

instruction BSR
  description Bit Scan Reverse

instruction BSWAP
  description Byte Swap

instruction BT
  description Bit Test

instruction BTC
  description Bit Test and Complement

instruction BTR
  description Bit Test and Reset

instruction BTS
  description Bit Test and Set

instruction BZHI
  description Zero High Bits Starting with Specified Bit Position

instruction CALL
  description Call Procedure

instruction CBW/CWDE/CDQE
  description Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword

instruction CLAC
  description Clear AC Flag in EFLAGS Register

instruction CLC
  description Clear Carry Flag

instruction CLD
  description Clear Direction Flag

instruction CLFLUSH
  description Flush Cache Line

instruction CLI
  description Clear Interrupt Flag

instruction CLTS
  description Clear Task-Switched Flag in CR0

instruction CMC
  description Complement Carry Flag

instruction CMOVcc
  description Conditional Move

instruction CMP
  description Compare Two Operands

instruction CMPPD
  description Compare Packed Double-Precision Floating-Point Values

instruction CMPPS
  description Compare Packed Single-Precision Floating-Point Values

instruction CMPS/CMPSB/CMPSW/CMPSD/CMPSQ
  description Compare String Operands

instruction CMPSD
  description Compare Scalar Double-Precision Floating-Point Values

instruction CMPSS
  description Compare Scalar Single-Precision Floating-Point Values

instruction CMPXCHG
  description Compare and Exchange

instruction CMPXCHG8B/CMPXCHG16B
  description Compare and Exchange Bytes

instruction COMISD
  description Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS

instruction COMISS
  description Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS

instruction CPUID
  description CPU Identification

instruction CRC32
  description Accumulate CRC32 Value

instruction CVTDQ2PD
  description Convert Packed Dword Integers to Packed Double-Precision FP Values

instruction CVTDQ2PS
  description Convert Packed Dword Integers to Packed Single-Precision FP Values

instruction CVTPD2DQ
  description Convert Packed Double-Precision FP Values to Packed Dword Integers

instruction CVTPD2PI
  description Convert Packed Double-Precision FP Values to Packed Dword Integers

instruction CVTPD2PS
  description Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values

instruction CVTPI2PD
  description Convert Packed Dword Integers to Packed Double-Precision FP Values

instruction CVTPI2PS
  description Convert Packed Dword Integers to Packed Single-Precision FP Values

instruction CVTPS2DQ
  description Convert Packed Single-Precision FP Values to Packed Dword Integers

instruction CVTPS2PD
  description Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values

instruction CVTPS2PI
  description Convert Packed Single-Precision FP Values to Packed Dword Integers

instruction CVTSD2SI
  description Convert Scalar Double-Precision FP Value to Integer

instruction CVTSD2SS
  description Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value

instruction CVTSI2SD
  description Convert Dword Integer to Scalar Double-Precision FP Value

instruction CVTSI2SS
  description Convert Dword Integer to Scalar Single-Precision FP Value

instruction CVTSS2SD
  description Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value

instruction CVTSS2SI
  description Convert Scalar Single-Precision FP Value to Dword Integer

instruction CVTTPD2DQ
  description Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers

instruction CVTTPD2PI
  description Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers

instruction CVTTPS2DQ
  description Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers

instruction CVTTPS2PI
  description Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers

instruction CVTTSD2SI
  description Convert with Truncation Scalar Double-Precision FP Value to Signed Integer

instruction CVTTSS2SI
  description Convert with Truncation Scalar Single-Precision FP Value to Dword Integer

instruction CWD/CDQ/CQO
  description Convert Word to Doubleword/Convert Doubleword to Quadword

instruction DAA
  description Decimal Adjust AL after Addition

instruction DAS
  description Decimal Adjust AL after Subtraction

instruction DEC
  description Decrement by 1

instruction DIV
  description Unsigned Divide

instruction DIVPD
  description Divide Packed Double-Precision Floating-Point Values

instruction DIVPS
  description Divide Packed Single-Precision Floating-Point Values

instruction DIVSD
  description Divide Scalar Double-Precision Floating-Point Values

instruction DIVSS
  description Divide Scalar Single-Precision Floating-Point Values

instruction DPPD
  description Dot Product of Packed Double Precision Floating-Point Values

instruction DPPS
  description Dot Product of Packed Single Precision Floating-Point Values

instruction EMMS
  description Empty MMX Technology State

instruction ENTER
  description Make Stack Frame for Procedure Parameters

instruction EXTRACTPS
  description Extract Packed Single Precision Floating-Point Value

instruction F2XM1
  description Compute 2x–1

instruction FABS
  description Absolute Value

instruction FADD/FADDP/FIADD
  description Add

instruction FBLD
  description Load Binary Coded Decimal

instruction FBSTP
  description Store BCD Integer and Pop

instruction FCHS
  description Change Sign

instruction FCLEX/FNCLEX
  description Clear Exceptions

instruction FCMOVcc
  description Floating-Point Conditional Move

instruction FCOM/FCOMP/FCOMPP
  description Compare Floating Point Values

instruction FCOMI/FCOMIP/ FUCOMI/FUCOMIP
  description Compare Floating Point Values and Set EFLAGS

instruction FCOS
  description Cosine

instruction FDECSTP
  description Decrement Stack-Top Pointer

instruction FDIV/FDIVP/FIDIV
  description Divide

instruction FDIVR/FDIVRP/FIDIVR
  description Reverse Divide

instruction FFREE
  description Free Floating-Point Register

instruction FICOM/FICOMP
  description Compare Integer

instruction FILD
  description Load Integer

instruction FINCSTP
  description Increment Stack-Top Pointer

instruction FINIT/FNINIT
  description Initialize Floating-Point Unit

instruction FIST/FISTP
  description Store Integer

instruction FISTTP
  description Store Integer with Truncation

instruction FLD
  description Load Floating Point Value

instruction FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ
  description Load Constant

instruction FLDCW
  description Load x87 FPU Control Word

instruction FLDENV
  description Load x87 FPU Environment

instruction FMUL/FMULP/FIMUL
  description Multiply

instruction FNOP
  description No Operation

instruction FPATAN
  description Partial Arctangent

instruction FPREM
  description Partial Remainder

instruction FPREM1
  description Partial Remainder

instruction FPTAN
  description Partial Tangent

instruction FRNDINT
  description Round to Integer

instruction FRSTOR
  description Restore x87 FPU State

instruction FSAVE/FNSAVE
  description Store x87 FPU State

instruction FSCALE
  description Scale

instruction FSIN
  description Sine

instruction FSINCOS
  description Sine and Cosine

instruction FSQRT
  description Square Root

instruction FST/FSTP
  description Store Floating Point Value

instruction FSTCW/FNSTCW
  description Store x87 FPU Control Word

instruction FSTENV/FNSTENV
  description Store x87 FPU Environment

instruction FSTSW/FNSTSW
  description Store x87 FPU Status Word

instruction FSUB/FSUBP/FISUB
  description Subtract

instruction FSUBR/FSUBRP/FISUBR
  description Reverse Subtract

instruction FTST
  description TEST

instruction FUCOM/FUCOMP/FUCOMPP
  description Unordered Compare Floating Point Values

instruction FXAM
  description Examine ModR/M

instruction FXCH
  description Exchange Register Contents

instruction FXRSTOR
  description Restore x87 FPU, MMX, XMM, and MXCSR State

instruction FXSAVE
  description Save x87 FPU, MMX Technology, and SSE State

instruction FXTRACT
  description Extract Exponent and Significand

instruction FYL2X
  description Compute y * log2x

instruction FYL2XP1
  description Compute y * log2(x +1)

instruction HADDPD
  description Packed Double-FP Horizontal Add

instruction HADDPS
  description Packed Single-FP Horizontal Add

instruction HLT
  description Halt

instruction HSUBPD
  description Packed Double-FP Horizontal Subtract

instruction HSUBPS
  description Packed Single-FP Horizontal Subtract

instruction IDIV
  description Signed Divide

instruction IMUL
  description Signed Multiply

instruction IN
  description Input from Port

instruction INC
  description Increment by 1

instruction INS/INSB/INSW/INSD
  description Input from Port to String

instruction INSERTPS
  description Insert Packed Single Precision Floating-Point Value

instruction INT n/INTO/INT 3
  description Call to Interrupt Procedure

instruction INVD
  description Invalidate Internal Caches

instruction INVLPG
  description Invalidate TLB Entries

instruction INVPCID
  description Invalidate Process-Context Identifier

instruction IRET/IRETD
  description Interrupt Return

instruction Jcc
  description Jump if Condition Is Met

instruction JMP
  description Jump

instruction LAHF
  description Load Status Flags into AH Register

instruction LAR
  description Load Access Rights Byte

instruction LDDQU
  description Load Unaligned Integer 128 Bits

instruction LDMXCSR
  description Load MXCSR Register

instruction LDS/LES/LFS/LGS/LSS
  description Load Far Pointer

instruction LEA
  description Load Effective Address

instruction LEAVE
  description High Level Procedure Exit

instruction LFENCE
  description Load Fence

instruction LGDT/LIDT
  description Load Global/Interrupt Descriptor Table Register

instruction LLDT
  description Load Local Descriptor Table Register

instruction LMSW
  description Load Machine Status Word

instruction LOCK
  description Assert LOCK# Signal Prefix

instruction LODS/LODSB/LODSW/LODSD/LODSQ
  description Load String

instruction LOOP/LOOPcc
  description Loop According to ECX Counter

instruction LSL
  description Load Segment Limit

instruction LTR
  description Load Task Register

instruction LZCNT
  description Count the Number of Leading Zero Bits

instruction MASKMOVDQU
  description Store Selected Bytes of Double Quadword

instruction MASKMOVQ
  description Store Selected Bytes of Quadword

instruction MAXPD
  description Return Maximum Packed Double-Precision Floating-Point Values

instruction MAXPS
  description Return Maximum Packed Single-Precision Floating-Point Values

instruction MAXSD
  description Return Maximum Scalar Double-Precision Floating-Point Value

instruction MAXSS
  description Return Maximum Scalar Single-Precision Floating-Point Value

instruction MFENCE
  description Memory Fence

instruction MINPD
  description Return Minimum Packed Double-Precision Floating-Point Values

instruction MINPS
  description Return Minimum Packed Single-Precision Floating-Point Values

instruction MINSD
  description Return Minimum Scalar Double-Precision Floating-Point Value

instruction MINSS
  description Return Minimum Scalar Single-Precision Floating-Point Value

instruction MONITOR
  description Set Up Monitor Address

instruction MOV
  description Move

instruction MOV
  description Move to/from Control Registers

instruction MOV
  description Move to/from Debug Registers

instruction MOVAPD
  description Move Aligned Packed Double-Precision Floating-Point Values

instruction MOVAPS
  description Move Aligned Packed Single-Precision Floating-Point Values

instruction MOVBE
  description Move Data After Swapping Bytes

instruction MOVD/MOVQ
  description Move Doubleword/Move Quadword

instruction MOVDDUP
  description Move One Double-FP and Duplicate

instruction MOVDQA
  description Move Aligned Double Quadword

instruction MOVDQU
  description Move Unaligned Double Quadword

instruction MOVDQ2Q
  description Move Quadword from XMM to MMX Technology Register

instruction MOVHLPS
  description Move Packed Single-Precision Floating-Point Values High to Low

instruction MOVHPD
  description Move High Packed Double-Precision Floating-Point Value

instruction MOVHPS
  description Move High Packed Single-Precision Floating-Point Values

instruction MOVLHPS
  description Move Packed Single-Precision Floating-Point Values Low to High

instruction MOVLPD
  description Move Low Packed Double-Precision Floating-Point Value

instruction MOVLPS
  description Move Low Packed Single-Precision Floating-Point Values

instruction MOVMSKPD
  description Extract Packed Double-Precision Floating-Point Sign Mask

instruction MOVMSKPS
  description Extract Packed Single-Precision Floating-Point Sign Mask

instruction MOVNTDQA
  description Load Double Quadword Non-Temporal Aligned Hint

instruction MOVNTDQ
  description Store Double Quadword Using Non-Temporal Hint

instruction MOVNTI
  description Store Doubleword Using Non-Temporal Hint

instruction MOVNTPD
  description Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint

instruction MOVNTPS
  description Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint

instruction MOVNTQ
  description Store of Quadword Using Non-Temporal Hint

instruction MOVQ
  description Move Quadword

instruction MOVQ2DQ
  description Move Quadword from MMX Technology to XMM Register

instruction MOVS/MOVSB/MOVSW/MOVSD/MOVSQ
  description Move Data from String to String

instruction MOVSD
  description Move Scalar Double-Precision Floating-Point Value

instruction MOVSHDUP
  description Move Packed Single-FP High and Duplicate

instruction MOVSLDUP
  description Move Packed Single-FP Low and Duplicate

instruction MOVSS
  description Move Scalar Single-Precision Floating-Point Values

instruction MOVSX/MOVSXD
  description Move with Sign-Extension

instruction MOVUPD
  description Move Unaligned Packed Double-Precision Floating-Point Values

instruction MOVUPS
  description Move Unaligned Packed Single-Precision Floating-Point Values

instruction MOVZX
  description Move with Zero-Extend

instruction MPSADBW
  description Compute Multiple Packed Sums of Absolute Difference

instruction MUL
  description Unsigned Multiply

instruction MULPD
  description Multiply Packed Double-Precision Floating-Point Values

instruction MULPS
  description Multiply Packed Single-Precision Floating-Point Values

instruction MULSD
  description Multiply Scalar Double-Precision Floating-Point Values

instruction MULSS
  description Multiply Scalar Single-Precision Floating-Point Values

instruction MULX
  description Unsigned Multiply Without Affecting Flags

instruction MWAIT
  description Monitor Wait

instruction NEG
  description Two's Complement Negation

instruction NOP
  description No Operation

instruction NOT
  description One's Complement Negation

instruction OR
  description Logical Inclusive OR

instruction ORPD
  description Bitwise Logical OR of Double-Precision Floating-Point Values

instruction ORPS
  description Bitwise Logical OR of Single-Precision Floating-Point Values

instruction OUT
  description Output to Port

instruction OUTS/OUTSB/OUTSW/OUTSD
  description Output String to Port

instruction PABSB/PABSW/PABSD
  description Packed Absolute Value

instruction PACKSSWB/PACKSSDW
  description Pack with Signed Saturation

instruction PACKUSDW
  description Pack with Unsigned Saturation

instruction PACKUSWB
  description Pack with Unsigned Saturation

instruction PADDB/PADDW/PADDD
  description Add Packed Integers

instruction PADDQ
  description Add Packed Quadword Integers

instruction PADDSB/PADDSW
  description Add Packed Signed Integers with Signed Saturation

instruction PADDUSB/PADDUSW
  description Add Packed Unsigned Integers with Unsigned Saturation

instruction PALIGNR
  description Packed Align Right

instruction PAND
  description Logical AND

instruction PANDN
  description Logical AND NOT

instruction PAUSE
  description Spin Loop Hint

instruction PAVGB/PAVGW
  description Average Packed Integers

instruction PBLENDVB
  description Variable Blend Packed Bytes

instruction PBLENDW
  description Blend Packed Words

instruction PCLMULQDQ
  description Carry-Less Multiplication Quadword

instruction PCMPEQB/PCMPEQW/PCMPEQD
  description Compare Packed Data for Equal

instruction PCMPEQQ
  description Compare Packed Qword Data for Equal

instruction PCMPESTRI
  description Packed Compare Explicit Length Strings, Return Index

instruction PCMPESTRM
  description Packed Compare Explicit Length Strings, Return Mask

instruction PCMPGTB/PCMPGTW/PCMPGTD
  description Compare Packed Signed Integers for Greater Than

instruction PCMPGTQ
  description Compare Packed Data for Greater Than

instruction PCMPISTRI
  description Packed Compare Implicit Length Strings, Return Index

instruction PCMPISTRM
  description Packed Compare Implicit Length Strings, Return Mask

instruction PDEP
  description Parallel Bits Deposit

instruction PEXT
  description Parallel Bits Extract

instruction PEXTRB/PEXTRD/PEXTRQ
  description Extract Byte/Dword/Qword

instruction PEXTRW
  description Extract Word

instruction PHADDW/PHADDD
  description Packed Horizontal Add

instruction PHADDSW
  description Packed Horizontal Add and Saturate

instruction PHMINPOSUW
  description Packed Horizontal Word Minimum

instruction PHSUBW/PHSUBD
  description Packed Horizontal Subtract

instruction PHSUBSW
  description Packed Horizontal Subtract and Saturate

instruction PINSRB/PINSRD/PINSRQ
  description Insert Byte/Dword/Qword

instruction PINSRW
  description Insert Word

instruction PMADDUBSW
  description Multiply and Add Packed Signed and Unsigned Bytes

instruction PMADDWD
  description Multiply and Add Packed Integers

instruction PMAXSB
  description Maximum of Packed Signed Byte Integers

instruction PMAXSD
  description Maximum of Packed Signed Dword Integers

instruction PMAXSW
  description Maximum of Packed Signed Word Integers

instruction PMAXUB
  description Maximum of Packed Unsigned Byte Integers

instruction PMAXUD
  description Maximum of Packed Unsigned Dword Integers

instruction PMAXUW
  description Maximum of Packed Word Integers

instruction PMINSB
  description Minimum of Packed Signed Byte Integers

instruction PMINSD
  description Minimum of Packed Dword Integers

instruction PMINSW
  description Minimum of Packed Signed Word Integers

instruction PMINUB
  description Minimum of Packed Unsigned Byte Integers

instruction PMINUD
  description Minimum of Packed Dword Integers

instruction PMINUW
  description Minimum of Packed Word Integers

instruction PMOVMSKB
  description Move Byte Mask

instruction PMOVSX
  description Packed Move with Sign Extend

instruction PMOVZX
  description Packed Move with Zero Extend

instruction PMULDQ
  description Multiply Packed Signed Dword Integers

instruction PMULHRSW
  description Packed Multiply High with Round and Scale

instruction PMULHUW
  description Multiply Packed Unsigned Integers and Store High Result

instruction PMULHW
  description Multiply Packed Signed Integers and Store High Result

instruction PMULLD
  description Multiply Packed Signed Dword Integers and Store Low Result

instruction PMULLW
  description Multiply Packed Signed Integers and Store Low Result

instruction PMULUDQ
  description Multiply Packed Unsigned Doubleword Integers

instruction POP
  description Pop a Value from the Stack

instruction POPA/POPAD
  description Pop All General-Purpose Registers

instruction POPCNT
  description Return the Count of Number of Bits Set to 1

instruction POPF/POPFD/POPFQ
  description Pop Stack into EFLAGS Register

instruction POR
  description Bitwise Logical OR

instruction PREFETCHh
  description Prefetch Data Into Caches

instruction PREFETCHW
  description Prefetch Data into Caches in Anticipation of a Write

instruction PREFETCHWT1
  description Prefetch Vector Data Into Caches with Intent to Write and T1 Hint

instruction PSADBW
  description Compute Sum of Absolute Differences

instruction PSHUFB
  description Packed Shuffle Bytes

instruction PSHUFD
  description Shuffle Packed Doublewords

instruction PSHUFHW
  description Shuffle Packed High Words

instruction PSHUFLW
  description Shuffle Packed Low Words

instruction PSHUFW
  description Shuffle Packed Words

instruction PSIGNB/PSIGNW/PSIGND
  description Packed SIGN

instruction PSLLDQ
  description Shift Double Quadword Left Logical

instruction PSLLW/PSLLD/PSLLQ
  description Shift Packed Data Left Logical

instruction PSRAW/PSRAD
  description Shift Packed Data Right Arithmetic

instruction PSRLDQ
  description Shift Double Quadword Right Logical

instruction PSRLW/PSRLD/PSRLQ
  description Shift Packed Data Right Logical

instruction PSUBB/PSUBW/PSUBD
  description Subtract Packed Integers

instruction PSUBQ
  description Subtract Packed Quadword Integers

instruction PSUBSB/PSUBSW
  description Subtract Packed Signed Integers with Signed Saturation

instruction PSUBUSB/PSUBUSW
  description Subtract Packed Unsigned Integers with Unsigned Saturation

instruction PTEST
  description Logical Compare

instruction PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ
  description Unpack High Data

instruction PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ
  description Unpack Low Data

instruction PUSH
  description Push Word, Doubleword or Quadword Onto the Stack

instruction PUSHA/PUSHAD
  description Push All General-Purpose Registers

instruction PUSHF/PUSHFD
  description Push EFLAGS Register onto the Stack

instruction PXOR
  description Logical Exclusive OR

instruction RCL/RCR/ROL/ROR
  description —Rotate

instruction RCPPS
  description Compute Reciprocals of Packed Single-Precision Floating-Point Values

instruction RCPSS
  description Compute Reciprocal of Scalar Single-Precision Floating-Point Values

instruction RDFSBASE/RDGSBASE
  description Read FS/GS Segment Base

instruction RDMSR
  description Read from Model Specific Register

instruction RDPMC
  description Read Performance-Monitoring Counters

instruction RDRAND
  description Read Random Number

instruction RDSEED
  description Read Random SEED

instruction RDTSC
  description Read Time-Stamp Counter

instruction RDTSCP
  description Read Time-Stamp Counter and Processor ID

instruction REP/REPE/REPZ/REPNE/REPNZ
  description Repeat String Operation Prefix

instruction RET
  description Return from Procedure

instruction RORX
  description Rotate Right Logical Without Affecting Flags

instruction ROUNDPD
  description Round Packed Double Precision Floating-Point Values

instruction ROUNDPS
  description Round Packed Single Precision Floating-Point Values

instruction ROUNDSD
  description Round Scalar Double Precision Floating-Point Values

instruction ROUNDSS
  description Round Scalar Single Precision Floating-Point Values

instruction RSM
  description Resume from System Management Mode

instruction RSQRTPS
  description Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values

instruction RSQRTSS
  description Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value

instruction SAHF
  description Store AH into Flags

instruction SAL/SAR/SHL/SHR
  description Shift

instruction SARX/SHLX/SHRX
  description Shift Without Affecting Flags

instruction SBB
  description Integer Subtraction with Borrow

instruction SCAS/SCASB/SCASW/SCASD
  description Scan String

instruction SETcc
  description Set Byte on Condition

instruction SFENCE
  description Store Fence

instruction SGDT
  description Store Global Descriptor Table Register

instruction SHLD
  description Double Precision Shift Left

instruction SHRD
  description Double Precision Shift Right

instruction SHUFPD
  description Shuffle Packed Double-Precision Floating-Point Values

instruction SHUFPS
  description Shuffle Packed Single-Precision Floating-Point Values

instruction SIDT
  description Store Interrupt Descriptor Table Register

instruction SLDT
  description Store Local Descriptor Table Register

instruction SMSW
  description Store Machine Status Word

instruction SQRTPD
  description Compute Square Roots of Packed Double-Precision Floating-Point Values

instruction SQRTPS
  description Compute Square Roots of Packed Single-Precision Floating-Point Values

instruction SQRTSD
  description Compute Square Root of Scalar Double-Precision Floating-Point Value

instruction SQRTSS
  description Compute Square Root of Scalar Single-Precision Floating-Point Value

instruction STAC
  description Set AC Flag in EFLAGS Register

instruction STC
  description Set Carry Flag

instruction STD
  description Set Direction Flag

instruction STI
  description Set Interrupt Flag

instruction STMXCSR
  description Store MXCSR Register State

instruction STOS/STOSB/STOSW/STOSD/STOSQ
  description Store String

instruction STR
  description Store Task Register

instruction SUB
  description Subtract

instruction SUBPD
  description Subtract Packed Double-Precision Floating-Point Values

instruction SUBPS
  description Subtract Packed Single-Precision Floating-Point Values

instruction SUBSD
  description Subtract Scalar Double-Precision Floating-Point Values

instruction SUBSS
  description Subtract Scalar Single-Precision Floating-Point Values

instruction SWAPGS
  description Swap GS Base Register

instruction SYSCALL
  description Fast System Call

instruction SYSENTER
  description Fast System Call

instruction SYSEXIT
  description Fast Return from Fast System Call

instruction SYSRET
  description Return From Fast System Call

instruction TEST
  description Logical Compare

instruction TZCNT
  description Count the Number of Trailing Zero Bits

instruction UCOMISD
  description Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS

instruction UCOMISS
  description Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS

instruction UD2
  description Undefined Instruction

instruction UNPCKHPD
  description Unpack and Interleave High Packed Double-Precision Floating-Point Values

instruction UNPCKHPS
  description Unpack and Interleave High Packed Single-Precision Floating-Point Values

instruction UNPCKLPD
  description Unpack and Interleave Low Packed Double-Precision Floating-Point Values

instruction UNPCKLPS
  description Unpack and Interleave Low Packed Single-Precision Floating-Point Values

instruction VBROADCAST
  description Broadcast Floating-Point Data

instruction VCVTPH2PS
  description Convert 16-bit FP Values to Single-Precision FP Values

instruction VCVTPS2PH
  description Convert Single-Precision FP value to 16-bit FP value

instruction VERR/VERW
  description Verify a Segment for Reading or Writing

instruction VEXTRACTF128
  description Extract Packed Floating-Point Values

instruction VEXTRACTI128
  description Extract packed Integer Values

instruction VFMADD132PD/VFMADD213PD/VFMADD231PD
  description Fused Multiply-Add of Packed Double-Precision Floating-Point Values

instruction VFMADD132PS/VFMADD213PS/VFMADD231PS
  description Fused Multiply-Add of Packed Single-Precision Floating-Point Values

instruction VFMADD132SD/VFMADD213SD/VFMADD231SD
  description Fused Multiply-Add of Scalar Double-Precision Floating-Point Values

instruction VFMADD132SS/VFMADD213SS/VFMADD231SS
  description Fused Multiply-Add of Scalar Single-Precision Floating-Point Values

instruction VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD
  description Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values

instruction VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS
  description Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values

instruction VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD
  description Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values

instruction VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS
  description Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values

instruction VFMSUB132PD/VFMSUB213PD/VFMSUB231PD
  description Fused Multiply-Subtract of Packed Double-Precision FloatingPoint Values

instruction VFMSUB132PS/VFMSUB213PS/VFMSUB231PS
  description Fused Multiply-Subtract of Packed Single-Precision FloatingPoint Values

instruction VFMSUB132SD/VFMSUB213SD/VFMSUB231SD
  description Fused Multiply-Subtract of Scalar Double-Precision FloatingPoint Values

instruction VFMSUB132SS/VFMSUB213SS/VFMSUB231SS
  description Fused Multiply-Subtract of Scalar Single-Precision FloatingPoint Values

instruction VFNMADD132PD/VFNMADD213PD/VFNMADD231PD
  description Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values

instruction VFNMADD132PS/VFNMADD213PS/VFNMADD231PS
  description Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values

instruction VFNMADD132SD/VFNMADD213SD/VFNMADD231SD
  description Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values

instruction VFNMADD132SS/VFNMADD213SS/VFNMADD231SS
  description Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values

instruction VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD
  description Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values

instruction VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS
  description Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values

instruction VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD
  description Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values

instruction VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS
  description Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values

instruction VGATHERDPD/VGATHERQPD
  description Gather Packed DP FP Values Using Signed Dword/Qword Indices

instruction VGATHERDPS/VGATHERQPS
  description Gather Packed SP FP values Using Signed Dword/Qword Indices

instruction VPGATHERDD/VPGATHERQD
  description Gather Packed Dword Values Using Signed Dword/Qword Indices

instruction VPGATHERDQ/VPGATHERQQ
  description Gather Packed Qword Values Using Signed Dword/Qword Indices

instruction VINSERTF128
  description Insert Packed Floating-Point Values

instruction VINSERTI128
  description Insert Packed Integer Values

instruction VMASKMOV
  description Conditional SIMD Packed Loads and Stores

instruction VPBLENDD
  description Blend Packed Dwords

instruction VPBROADCAST
  description Broadcast Integer Data

instruction VPERMD
  description Full Doublewords Element Permutation

instruction VPERMPD
  description Permute Double-Precision Floating-Point Elements

instruction VPERMPS
  description Permute Single-Precision Floating-Point Elements

instruction VPERMQ
  description Qwords Element Permutation

instruction VPERM2I128
  description Permute Integer Values

instruction VPERMILPD
  description Permute Double-Precision Floating-Point Values

instruction VPERMILPS
  description Permute Single-Precision Floating-Point Values

instruction VPERM2F128
  description Permute Floating-Point Values

instruction VPMASKMOV
  description Conditional SIMD Integer Packed Loads and Stores

instruction VPSLLVD/VPSLLVQ
  description Variable Bit Shift Left Logical

instruction VPSRAVD
  description Variable Bit Shift Right Arithmetic

instruction VPSRLVD/VPSRLVQ
  description Variable Bit Shift Right Logical

instruction VTESTPD/VTESTPS
  description Packed Bit Test

instruction VZEROALL
  description Zero All YMM Registers

instruction VZEROUPPER
  description Zero Upper Bits of YMM Registers

instruction WAIT/FWAIT
  description Wait

instruction WBINVD
  description Write Back and Invalidate Cache

instruction WRFSBASE/WRGSBASE
  description Write FS/GS Segment Base

instruction WRMSR
  description Write to Model Specific Register

instruction XACQUIRE/XRELEASE
  description Hardware Lock Elision Prefix Hints

instruction XABORT
  description Transactional Abort

instruction XADD
  description Exchange and Add

instruction XBEGIN
  description Transactional Begin

instruction XCHG
  description Exchange Register/Memory with Register

instruction XEND
  description Transactional End

instruction XGETBV
  description Get Value of Extended Control Register

instruction XLAT/XLATB
  description Table Look-up Translation

instruction XOR
  description Logical Exclusive OR

instruction XORPD
  description Bitwise Logical XOR for Double-Precision Floating-Point Values

instruction XORPS
  description Bitwise Logical XOR for Single-Precision Floating-Point Values

instruction XRSTOR
  description Restore Processor Extended States

instruction XRSTORS
  description Restore Processor Extended States Supervisor

instruction XSAVE
  description Save Processor Extended States

instruction XSAVEC
  description Save Processor Extended States with Compaction

instruction XSAVEOPT
  description Save Processor Extended States Optimized

instruction XSAVES
  description Save Processor Extended States Supervisor

instruction XSETBV
  description Set Extended Control Register

instruction XTEST
  description Test If In Transactional Execution
