

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Sat May  4 12:09:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  4.133 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max   | min |  max  |   Type   |
    +---------+---------+-----------+----------+-----+-------+----------+
    |       23|    32789|  95.048 ns|  0.136 ms|   18|  32784|  dataflow|
    +---------+---------+-----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+----------+-----+-------+----------+
        |                  |               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
        |     Instance     |     Module    |   min   |   max   |    min    |    max   | min |  max  |   Type   |
        +------------------+---------------+---------+---------+-----------+----------+-----+-------+----------+
        |Axi2AxiStream_U0  |Axi2AxiStream  |       16|      143|  66.120 ns|  0.591 us|   16|    143|        no|
        |AxiStream2Mat_U0  |AxiStream2Mat  |       18|    32784|  59.400 ns|  0.108 ms|   18|  32784|  dataflow|
        +------------------+---------------+---------+---------+-----------+----------+-----+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|     297|    204|    -|
|Instance         |        -|    4|    1775|   1854|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    2072|   2059|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+------+------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------+---------------+---------+----+------+------+-----+
    |Axi2AxiStream_U0  |Axi2AxiStream  |        0|   1|    59|   328|    0|
    |AxiStream2Mat_U0  |AxiStream2Mat  |        0|   3|  1716|  1526|    0|
    +------------------+---------------+---------+----+------+------+-----+
    |Total             |               |        0|   4|  1775|  1854|    0|
    +------------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------+---------+----+----+-----+------+-----+---------+
    |   Name   | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------+---------+----+----+-----+------+-----+---------+
    |cols_c_U  |        0|  99|   0|    -|     2|   32|       64|
    |ldata_U   |        0|  99|   0|    -|     2|    8|       16|
    |rows_c_U  |        0|  99|   0|    -|     2|   32|       64|
    +----------+---------+----+----+-----+------+-----+---------+
    |Total     |        0| 297|   0|    0|     6|   72|      144|
    +----------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   1|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   1|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|    8|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   11|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|          gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|          gmem0|       pointer|
|din                   |   in|   64|     ap_none|            din|        scalar|
|din_ap_vld            |   in|    1|     ap_none|            din|        scalar|
|imgInput_data_din     |  out|    8|     ap_fifo|  imgInput_data|       pointer|
|imgInput_data_full_n  |   in|    1|     ap_fifo|  imgInput_data|       pointer|
|imgInput_data_write   |  out|    1|     ap_fifo|  imgInput_data|       pointer|
|rows                  |   in|   32|     ap_none|           rows|        scalar|
|rows_ap_vld           |   in|    1|     ap_none|           rows|        scalar|
|cols                  |   in|   32|     ap_none|           cols|        scalar|
|cols_ap_vld           |   in|    1|     ap_none|           cols|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|        Axi2Mat|  return value|
+----------------------+-----+-----+------------+---------------+--------------+

