
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_pwm><h1 id="entity-neorv32_pwm">Entity: neorv32_pwm</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1095 170"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="345,0 360,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="30" fill="black" x="360" y="0"></rect><rect id="SvgjsRect1007" width="266" height="25" fill="#bdecb6" x="362" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="340" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   natural </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="375" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   NUM_CHANNELS </tspan></text><line id="SvgjsLine1012" x1="345" y1="15" x2="360" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="270" height="130" fill="black" x="360" y="35"></rect><rect id="SvgjsRect1014" width="266" height="125" fill="#fdfd96" x="362" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="340" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="375" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1019" x1="345" y1="50" x2="360" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1020" font-family="Helvetica" x="340" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="375" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   addr_i </tspan></text><line id="SvgjsLine1024" x1="345" y1="70" x2="360" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="340" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="375" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   rden_i </tspan></text><line id="SvgjsLine1029" x1="345" y1="90" x2="360" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="340" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="375" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   wren_i </tspan></text><line id="SvgjsLine1034" x1="345" y1="110" x2="360" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1035" font-family="Helvetica" x="340" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1037" font-family="Helvetica" x="375" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1038" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   data_i </tspan></text><line id="SvgjsLine1039" x1="345" y1="130" x2="360" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1040" font-family="Helvetica" x="340" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="340" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(07 downto 0) </tspan></text><text id="SvgjsText1042" font-family="Helvetica" x="375" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1043" dy="26" x="375" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_i </tspan></text><line id="SvgjsLine1044" x1="345" y1="150" x2="360" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1045" font-family="Helvetica" x="650" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(31 downto 0) </tspan></text><text id="SvgjsText1047" font-family="Helvetica" x="615" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1048" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   data_o </tspan></text><line id="SvgjsLine1049" x1="630" y1="50" x2="645" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1050" font-family="Helvetica" x="650" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1052" font-family="Helvetica" x="615" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1053" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   ack_o </tspan></text><line id="SvgjsLine1054" x1="630" y1="70" x2="645" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1055" font-family="Helvetica" x="650" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1057" font-family="Helvetica" x="615" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1058" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   clkgen_en_o </tspan></text><line id="SvgjsLine1059" x1="630" y1="90" x2="645" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1060" font-family="Helvetica" x="650" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1061" dy="26" x="650" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(NUM_CHANNELS-1 downto 0) </tspan></text><text id="SvgjsText1062" font-family="Helvetica" x="615" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1063" dy="26" x="615" svgjs:data="{&quot;newLined&quot;:true}">   pwm_o </tspan></text><line id="SvgjsLine1064" x1="630" y1="110" x2="645" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - Pulse Width Modulation Controller (PWM) >&gt;                                       # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # Simple PWM controller with 8 bit resolution for the duty cycle and programmable base          # # frequency. The controller supports up to 60 PWM channels.                                     # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NUM_CHANNELS</td>
<td>natural</td>
<td>4</td>
<td>number of PWM channels (0..60)</td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock line</td>
</tr>
<tr>
<td>addr_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>address</td>
</tr>
<tr>
<td>rden_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>wren_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>data_i</td>
<td>in</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data in</td>
</tr>
<tr>
<td>data_o</td>
<td>out</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>data out</td>
</tr>
<tr>
<td>ack_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>transfer acknowledge</td>
</tr>
<tr>
<td>clkgen_en_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>enable clock generator</td>
</tr>
<tr>
<td>clkgen_i</td>
<td>in</td>
<td>std_ulogic_vector(07 downto 0)</td>
<td></td>
</tr>
<tr>
<td>pwm_o</td>
<td>out</td>
<td>std_ulogic_vector(NUM_CHANNELS-1 downto 0)</td>
<td>pwm output channels --</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>acc_en</td>
<td>std_ulogic</td>
<td>module access enable</td>
</tr>
<tr>
<td>addr</td>
<td>std_ulogic_vector(31 downto 0)</td>
<td>access address</td>
</tr>
<tr>
<td>wren</td>
<td>std_ulogic</td>
<td>write enable</td>
</tr>
<tr>
<td>rden</td>
<td>std_ulogic</td>
<td>read enable</td>
</tr>
<tr>
<td>pwm_ch</td>
<td>pwm_ch_t</td>
<td>duty cycle (r/w)</td>
</tr>
<tr>
<td>enable</td>
<td>std_ulogic</td>
<td>enable unit (r/w)</td>
</tr>
<tr>
<td>prsc</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>clock prescaler (r/w)</td>
</tr>
<tr>
<td>pwm_ch_rd</td>
<td>pwm_ch_rd_t</td>
<td>duty cycle read-back</td>
</tr>
<tr>
<td>prsc_tick</td>
<td>std_ulogic</td>
<td>prescaler clock generator --</td>
</tr>
<tr>
<td>pwm_cnt</td>
<td>std_ulogic_vector(7 downto 0)</td>
<td>pwm core counter --</td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>hi_abb_c</td>
<td>natural</td>
<td>index_size_f(io_size_c)-1</td>
<td>high address boundary bit</td>
</tr>
<tr>
<td>lo_abb_c</td>
<td>natural</td>
<td>index_size_f(pwm_size_c)</td>
<td>low address boundary bit</td>
</tr>
<tr>
<td>ctrl_enable_c</td>
<td>natural</td>
<td>0</td>
<td>r/w: PWM enable</td>
</tr>
<tr>
<td>ctrl_prsc0_bit_c</td>
<td>natural</td>
<td>1</td>
<td>r/w: prescaler select bit 0</td>
</tr>
<tr>
<td>ctrl_prsc1_bit_c</td>
<td>natural</td>
<td>2</td>
<td>r/w: prescaler select bit 1</td>
</tr>
<tr>
<td>ctrl_prsc2_bit_c</td>
<td>natural</td>
<td>3</td>
<td>r/w: prescaler select bit 2</td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>pwm_ch_t</td>
<td></td>
<td>accessible regs --</td>
</tr>
<tr>
<td>pwm_ch_rd_t</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li>wr_access: <em>( clk_i )</em></li>
</ul>
<h2 id="write-access----------------------------------------------------------------------------">Write access ---------------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="write-access-----------------------------------------------------------------------------1">Write access ---------------------------------------------------------------------------</h2>
<ul>
<li>pwm_dc_rd_gen: <em>( pwm_ch )</em><br />
duty cycle read-back --</li>
</ul>
<p><strong>Description</strong><br />
duty cycle read-back --</p>
<ul>
<li>pwm_core: <em>( clk_i )</em></li>
</ul>
<h2 id="pwm-core--------------------------------------------------------------------------------">PWM Core -------------------------------------------------------------------------------</h2>
<p><strong>Description</strong></p>
<h2 id="pwm-core---------------------------------------------------------------------------------1">PWM Core -------------------------------------------------------------------------------</h2><br><br><br><br><br><br>