

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 09:24:37 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 6 'read' 'p_read49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 7 'read' 'p_read38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read27 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 8 'read' 'p_read27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 9 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_21 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 10 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_21, i6"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read16, i6"   --->   Operation 12 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read27, i6"   --->   Operation 13 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read38, i6"   --->   Operation 14 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read49, i6"   --->   Operation 15 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%add_ln703 = add i22 %shl_ln, i22 %shl_ln728_1"   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.82ns)   --->   "%add_ln703_1 = add i22 %shl_ln728_4, i22 %shl_ln728_3"   --->   Operation 17 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i22 %shl_ln728_2, i22 %add_ln703_1"   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i22 %add_ln703, i22 %add_ln703_2"   --->   Operation 19 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %add_ln703_3"   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i37 %sext_ln1118, i37"   --->   Operation 21 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V, i32, i32"   --->   Operation 22 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i21 %mean_V"   --->   Operation 23 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%data_diff_V_0 = sub i22 %shl_ln, i22 %sext_ln708"   --->   Operation 24 'sub' 'data_diff_V_0' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %data_diff_V_0"   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.51ns)   --->   "%mul_ln708 = mul i38 %sext_ln1118_1, i38 %sext_ln1118_1"   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708, i32, i32"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%data_diff_V_1 = sub i22 %shl_ln728_1, i22 %sext_ln708"   --->   Operation 28 'sub' 'data_diff_V_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %data_diff_V_1"   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.51ns)   --->   "%mul_ln708_1 = mul i38 %sext_ln1118_2, i38 %sext_ln1118_2"   --->   Operation 30 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_1, i32, i32"   --->   Operation 31 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%data_diff_V_2 = sub i22 %shl_ln728_2, i22 %sext_ln708"   --->   Operation 32 'sub' 'data_diff_V_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %data_diff_V_2"   --->   Operation 33 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.51ns)   --->   "%mul_ln708_2 = mul i38 %sext_ln1118_3, i38 %sext_ln1118_3"   --->   Operation 34 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_2, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%data_diff_V_3 = sub i22 %shl_ln728_3, i22 %sext_ln708"   --->   Operation 36 'sub' 'data_diff_V_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %data_diff_V_3"   --->   Operation 37 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.51ns)   --->   "%mul_ln708_3 = mul i38 %sext_ln1118_4, i38 %sext_ln1118_4"   --->   Operation 38 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_3, i32, i32"   --->   Operation 39 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%data_diff_V_4 = sub i22 %shl_ln728_4, i22 %sext_ln708"   --->   Operation 40 'sub' 'data_diff_V_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %data_diff_V_4"   --->   Operation 41 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.51ns)   --->   "%mul_ln708_4 = mul i38 %sext_ln1118_5, i38 %sext_ln1118_5"   --->   Operation 42 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_4, i32, i32"   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.82ns)   --->   "%add_ln703_4 = add i22 %trunc_ln, i22 %trunc_ln708_1"   --->   Operation 44 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.82ns)   --->   "%add_ln703_5 = add i22 %trunc_ln708_4, i22 %trunc_ln708_3"   --->   Operation 45 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_6 = add i22 %trunc_ln708_2, i22 %add_ln703_5"   --->   Operation 46 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i22 %add_ln703_4, i22 %add_ln703_6"   --->   Operation 47 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i22 %add_ln703_7"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i37 %sext_ln1118_6, i37"   --->   Operation 49 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%var_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V_1, i32, i32"   --->   Operation 50 'partselect' 'var_V' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.05>
ST_4 : Operation 51 [2/2] (4.05ns)   --->   "%deno_inver_V = call i21 @lookup_invert_sqr<config2>, i21 %var_V, i21 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 51 'call' 'deno_inver_V' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.28>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (1.77ns)   --->   "%deno_inver_V = call i21 @lookup_invert_sqr<config2>, i21 %var_V, i21 %invert_sqr_table_V" [firmware/nnet_utils/nnet_layernorm.h:145]   --->   Operation 53 'call' 'deno_inver_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %data_diff_V_0"   --->   Operation 54 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i21 %deno_inver_V"   --->   Operation 55 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (2.51ns)   --->   "%mul_ln708_5 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_7"   --->   Operation 56 'mul' 'mul_ln708_5' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_5, i32, i32"   --->   Operation 57 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %data_diff_V_1"   --->   Operation 58 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.51ns)   --->   "%mul_ln708_6 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_9"   --->   Operation 59 'mul' 'mul_ln708_6' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_6, i32, i32"   --->   Operation 60 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i22 %data_diff_V_2"   --->   Operation 61 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (2.51ns)   --->   "%mul_ln708_7 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_10"   --->   Operation 62 'mul' 'mul_ln708_7' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_7, i32, i32"   --->   Operation 63 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %data_diff_V_3"   --->   Operation 64 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.51ns)   --->   "%mul_ln708_8 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_11"   --->   Operation 65 'mul' 'mul_ln708_8' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_8, i32, i32"   --->   Operation 66 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i22 %data_diff_V_4"   --->   Operation 67 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.51ns)   --->   "%mul_ln708_9 = mul i36 %sext_ln1118_8, i36 %sext_ln1118_12"   --->   Operation 68 'mul' 'mul_ln708_9' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %mul_ln708_9, i32, i32"   --->   Operation 69 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80, i16 %trunc_ln708_6" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 70 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln708_7" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 71 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln708_8" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 72 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln708_9" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 73 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln708_s" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 74 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 75 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.05ns
The critical path consists of the following:
	wire read on port 'p_read4' [9]  (0 ns)
	'add' operation ('add_ln703_1') [20]  (0.821 ns)
	'add' operation ('add_ln703_2') [21]  (0 ns)
	'add' operation ('add_ln703_3') [22]  (0.696 ns)
	'mul' operation of DSP[24] ('r.V') [24]  (2.53 ns)

 <State 2>: 4.15ns
The critical path consists of the following:
	'sub' operation ('data_diff.V[1]') [31]  (0.821 ns)
	'mul' operation ('mul_ln708_1') [33]  (2.51 ns)
	'add' operation ('add_ln703_4') [47]  (0.821 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'add' operation ('add_ln703_6') [49]  (0 ns)
	'add' operation ('add_ln703_7') [50]  (0.696 ns)
	'mul' operation of DSP[52] ('r.V') [52]  (2.53 ns)

 <State 4>: 4.06ns
The critical path consists of the following:
	'call' operation ('deno_inver.V', firmware/nnet_utils/nnet_layernorm.h:145) to 'lookup_invert_sqr<config2>' [54]  (4.06 ns)

 <State 5>: 4.29ns
The critical path consists of the following:
	'call' operation ('deno_inver.V', firmware/nnet_utils/nnet_layernorm.h:145) to 'lookup_invert_sqr<config2>' [54]  (1.78 ns)
	'mul' operation ('mul_ln708_5') [57]  (2.51 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
