// Seed: 2099902202
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output supply1 module_0,
    output wand id_6,
    input wor id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input tri1 id_15,
    output tri1 id_16
);
  logic id_18 = 1;
  tri1  id_19 = -1'b0 > 1;
  logic id_20;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wand  id_5
);
  assign id_1 = id_3;
  wire  id_7;
  logic id_8;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_1,
      id_2,
      id_1
  );
  assign id_8[-1] = id_7;
endmodule
