<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_AUR_RX_DEC_BPContentFrame3.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Expression Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z000274.htm">U_FPGA_TOP_SIM</a>/<a href="z000507.htm">U_AUR_RX_DEC_BP</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div><a name="cvg590"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#551" z="    assign s_AUR_PL_SOP1                = r_AUR_RX_SOP_LOCK1 &amp; ..." c="Y" p="50.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP_LOCK1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_LOCK1_0" k1="590_0$000507" h1="216" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_AUR_RX_SOP_LOCK1_1" k1="590_1$000507" h1="108" t="e" c1="{ 11 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" k1="590_3$000507" h1="108" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg592"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#552" z="    assign s_AUR_PL_SOP2                = r_AUR_RX_SOP_LOCK2 &amp; ..." c="Y" p="50.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP_LOCK2" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_LOCK2_0" k1="592_0$000507" h1="216" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_AUR_RX_SOP_LOCK2_1" k1="592_1$000507" h1="108" t="e" c1="{ 11 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" k1="592_3$000507" h1="108" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg594"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#555" z="    assign s_TYPE_INI_PK                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="594_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)_0" k1="594_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_INI_PK)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg596"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#556" z="    assign s_TYPE_REG_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="596_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="596_1$000507" h1="60" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)_0" k1="596_2$000507" h1="48" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RD)_1" k1="596_3$000507" h1="60" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg598"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#557" z="    assign s_TYPE_REG_RC                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="598_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)_0" k1="598_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_RC)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg600"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#558" z="    assign s_TYPE_REG_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="600_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="600_1$000507" h1="16" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)_0" k1="600_2$000507" h1="92" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_REG_WR)_1" k1="600_3$000507" h1="16" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg602"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#559" z="    assign s_TYPE_RAM_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="602_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="602_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)_0" k1="602_2$000507" h1="100" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RD)_1" k1="602_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg604"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#560" z="    assign s_TYPE_RAM_RC                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="604_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)_0" k1="604_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_RC)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg606"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#561" z="    assign s_TYPE_RAM_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="606_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="606_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)_0" k1="606_2$000507" h1="100" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_RAM_WR)_1" k1="606_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg608"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#562" z="    assign s_TYPE_DDR_RD                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="608_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="608_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)_0" k1="608_2$000507" h1="100" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RD)_1" k1="608_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg610"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#563" z="    assign s_TYPE_DDR_RC                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="610_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)_0" k1="610_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_RC)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg612"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#564" z="    assign s_TYPE_DDR_WR                = ( r_AUR_RX_SOP == 1'b..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="g" r="" i=""/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="612_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" k1="612_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)_0" k1="612_2$000507" h1="100" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_DDR_WR)_1" k1="612_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg614"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#565" z="    assign s_TYPE_CFG_WR                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="614_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)_0" k1="614_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CFG_WR)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg616"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#566" z="    assign s_TYPE_EXD_RD                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="616_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)_0" k1="616_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_RD)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg618"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#567" z="    assign s_TYPE_EXD_WR                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="618_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)_0" k1="618_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_EXD_WR)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg620"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#568" z="    assign s_TYPE_CMD_RX                = ( r_AUR_RX_SOP == 1'b..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_SOP" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_SOP_0" k1="620_0$000507" h1="1340" t="e" c1="{ 0- }"/>
  <tr n="2" z="r_AUR_RX_SOP_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)_0" k1="620_2$000507" h1="108" t="e" c1="{ 10 }"/>
  <tr n="4" z="(r_AUR_RX_DATA[7:0] == p_TYPE_CMD_RX)_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg622"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#635" z="            r_INI_RX_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_IN..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_INI_PK_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 001 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 011 }"/>
  <tr n="5" z="r_INI_PK_SEL_0" k1="622_4$000507" h1="1332" t="e" c1="{ 010 }"/>
  <tr n="6" z="r_INI_PK_SEL_1" h1="0" t="e" c1="{ 011 }"/>
  </table>
</div><div class="covered"><a name="cvg624"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#673" z="            r_REG_RD_REQ                &lt;= r_REG_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_RD_SEL_0" k1="624_0$000507" h1="48" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RD_SEL_1" k1="624_1$000507" h1="60" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="624_2$000507" h1="120" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="624_3$000507" h1="60" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg626"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#721" z="            r_REG_RC_ACK                &lt;= r_REG_RC_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_REG_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_REG_RC_SEL_0" k1="626_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_RC_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg628"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#769" z="            r_REG_WR_REQ                &lt;= r_REG_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_REG_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_REG_WR_SEL_0" k1="628_0$000507" h1="92" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_REG_WR_SEL_1" k1="628_1$000507" h1="16" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" k1="628_2$000507" h1="32" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" k1="628_3$000507" h1="16" t="e" c1="{ 11 }"/>
  </table>
</div><div class="covered"><a name="cvg630"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#811" z="            r_RAM_RD_REQ                &lt;= r_RAM_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_RD_SEL_0" k1="630_0$000507" h1="100" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RD_SEL_1" k1="630_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="630_2$000507" h1="16" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="630_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg632"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#861" z="            r_RAM_RC_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_RAM_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_RAM_RC_SEL_0" k1="632_6$000507" h1="1224" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_RAM_RC_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg634"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#869" z="            r_RAM_RC_ACK                &lt;= r_RAM_RC_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_RAM_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_RAM_RC_SEL_0" k1="634_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_RC_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg636"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#878" z="            r_RAM_RC_SOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_RAM_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_RC_SEL_0" k1="636_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_RC_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg638"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#879" z="            r_RAM_RC_EOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_RAM_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_RC_SEL_0" k1="638_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_RC_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg640"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#929" z="            r_RAM_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="75.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" k1="640_0$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" k1="640_1$000507" h1="8" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" k1="640_2$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" k1="640_3$000507" h1="8" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" k1="640_5$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_RAM_WR_SEL_0" k1="640_6$000507" h1="712" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_RAM_WR_SEL_1" k1="640_7$000507" h1="512" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg642"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#937" z="            r_RAM_WR_REQ                &lt;= r_RAM_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_RAM_WR_SEL_0" k1="642_0$000507" h1="100" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_RAM_WR_SEL_1" k1="642_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" k1="642_2$000507" h1="520" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" k1="642_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg644"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#946" z="            r_RAM_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" k1="644_1$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_WR_SEL_0" k1="644_2$000507" h1="100" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_WR_SEL_1" k1="644_3$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" k1="644_4$000507" h1="520" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" k1="644_5$000507" h1="8" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg646"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#947" z="            r_RAM_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_RA..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_RAM_WR_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" k1="646_1$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_RAM_WR_SEL_0" k1="646_2$000507" h1="100" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_RAM_WR_SEL_1" k1="646_3$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" k1="646_4$000507" h1="520" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" k1="646_5$000507" h1="8" t="e" c1="{ 111 }"/>
  </table>
</div><div class="covered"><a name="cvg648"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#987" z="            r_DDR_RD_REQ                &lt;= r_DDR_RD_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RD_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_RD_SEL_0" k1="648_0$000507" h1="100" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RD_SEL_1" k1="648_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" k1="648_2$000507" h1="16" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" k1="648_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg650"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1035" z="            r_DDR_RC_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_DDR_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_DDR_RC_SEL_0" k1="650_6$000507" h1="1224" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_DDR_RC_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg652"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1043" z="            r_DDR_RC_ACK                &lt;= r_DDR_RC_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_DDR_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_DDR_RC_SEL_0" k1="652_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_RC_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg654"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1052" z="            r_DDR_RC_SOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_DDR_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_RC_SEL_0" k1="654_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_RC_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg656"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1053" z="            r_DDR_RC_EOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_DDR_RC_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_RC_SEL_0" k1="656_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_RC_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg658"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1101" z="            r_DDR_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="75.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" k1="658_0$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" k1="658_1$000507" h1="8" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" k1="658_2$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" k1="658_3$000507" h1="8" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" k1="658_5$000507" h1="512" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_DDR_WR_SEL_0" k1="658_6$000507" h1="712" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_DDR_WR_SEL_1" k1="658_7$000507" h1="512" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="covered"><a name="cvg660"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1109" z="            r_DDR_WR_REQ                &lt;= r_DDR_WR_SEL &amp; s_AUR..." c="G" p="100.00" F="1"/>
  <tr/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_DDR_WR_SEL_0" k1="660_0$000507" h1="100" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_DDR_WR_SEL_1" k1="660_1$000507" h1="8" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" k1="660_2$000507" h1="520" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" k1="660_3$000507" h1="8" t="e" c1="{ 11 }"/>
  </table>
</div><div><a name="cvg662"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1118" z="            r_DDR_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="s_AUR_PL_SOP2" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" k1="662_1$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_WR_SEL_0" k1="662_2$000507" h1="100" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_WR_SEL_1" k1="662_3$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" k1="662_4$000507" h1="520" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" k1="662_5$000507" h1="8" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg664"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1119" z="            r_DDR_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" k1="664_1$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_DDR_WR_SEL_0" k1="664_2$000507" h1="100" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_DDR_WR_SEL_1" k1="664_3$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" k1="664_4$000507" h1="520" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" k1="664_5$000507" h1="8" t="e" c1="{ 111 }"/>
  </table>
</div><div><a name="cvg666"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1155" z="            r_CMD_RX_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_DD..." c="Y" p="66.66" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_EOP" c="g" r="" i=""/>
  <tr z="r_AUR_RX_DVLD" c="r" r="'_0' not hit" i="Hit '_0'"/>
  <tr z="r_DDR_WR_SEL" c="g" r="" i=""/>
  <tr/>
  <tr n="1" z="r_AUR_RX_EOP_0" k1="666_0$000507" h1="520" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_EOP_1" k1="666_1$000507" h1="8" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 001 }"/>
  <tr n="4" z="r_AUR_RX_DVLD_1" k1="666_3$000507" h1="520" t="e" c1="{ 011 }"/>
  <tr n="5" z="r_DDR_WR_SEL_0" k1="666_4$000507" h1="812" t="e" c1="{ 010 }"/>
  <tr n="6" z="r_DDR_WR_SEL_1" k1="666_5$000507" h1="520" t="e" c1="{ 011 }"/>
  </table>
</div><div class="missing"><a name="cvg668"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1163" z="            r_CMD_RX_SOP                &lt;= r_CMD_RX_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_CMD_RX_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_CMD_RX_SEL_0" k1="668_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_CMD_RX_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg670"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1171" z="            r_CMD_RX_EOP                &lt;= r_AUR_RX_DVLD &amp; r_CM..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CMD_RX_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CMD_RX_SEL_0" k1="670_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CMD_RX_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg672"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1219" z="            r_CFG_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_CFG_WR_SEL_0" k1="672_6$000507" h1="1224" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg674"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1227" z="            r_CFG_WR_REQ                &lt;= r_CFG_WR_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_CFG_WR_SEL_0" k1="674_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg676"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1236" z="            r_CFG_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CFG_WR_SEL_0" k1="676_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg678"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1237" z="            r_CFG_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_CF..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_CFG_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_CFG_WR_SEL_0" k1="678_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_CFG_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg680"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1279" z="            r_EXD_RD_REQ                &lt;= r_EXD_RD_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_RD_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_RD_SEL_0" k1="680_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_RD_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg682"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1329" z="            r_EXD_WR_DVLD               &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="s_AUR_PL_SOP1" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr/>
  <tr n="1" z="s_AUR_PL_SOP1_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="2" z="s_AUR_PL_SOP1_1" h1="0" t="e" c1="{ 1011 }"/>
  <tr n="3" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="4" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 0111 }"/>
  <tr n="5" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 0001 }"/>
  <tr n="6" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 0011 }"/>
  <tr n="7" z="r_EXD_WR_SEL_0" k1="682_6$000507" h1="1224" t="e" c1="{ 0010 }"/>
  <tr n="8" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 0011 }"/>
  </table>
</div><div class="missing"><a name="cvg684"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1337" z="            r_EXD_WR_REQ                &lt;= r_EXD_WR_SEL &amp; s_AUR..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_EXD_WR_SEL_0" k1="684_0$000507" h1="108" t="e" c1="{ 01 }"/>
  <tr n="2" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 11 }"/>
  <tr n="3" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 10 }"/>
  <tr n="4" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 11 }"/>
  </table>
</div><div class="missing"><a name="cvg686"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1346" z="            r_EXD_WR_SOP                &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="s_AUR_PL_SOP2" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_EXD_WR_SEL_0" k1="686_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="s_AUR_PL_SOP2_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="s_AUR_PL_SOP2_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><div class="missing"><a name="cvg688"/><hr/><table>
  <tr s="3" x="FE" lnk="__HDL_srcfile_1.htm#1347" z="            r_EXD_WR_EOP                &lt;= r_AUR_RX_DVLD &amp; r_EX..." c="R" p="0.00" F="1"/>
  <tr/>
  <tr z="r_AUR_RX_DVLD" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr z="r_EXD_WR_SEL" c="r" r="'_1' not hit" i="Hit '_1'"/>
  <tr z="r_AUR_RX_EOP" c="r" r="No hits" i="Hit '_0' and '_1'"/>
  <tr/>
  <tr n="1" z="r_AUR_RX_DVLD_0" h1="0" t="e" c1="{ 011 }"/>
  <tr n="2" z="r_AUR_RX_DVLD_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="3" z="r_EXD_WR_SEL_0" k1="688_2$000507" h1="108" t="e" c1="{ 101 }"/>
  <tr n="4" z="r_EXD_WR_SEL_1" h1="0" t="e" c1="{ 111 }"/>
  <tr n="5" z="r_AUR_RX_EOP_0" h1="0" t="e" c1="{ 110 }"/>
  <tr n="6" z="r_AUR_RX_EOP_1" h1="0" t="e" c1="{ 111 }"/>
  </table>
</div><script type="text/javascript" src="../scripts/buildecpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
