\hypertarget{group___r_c_c_ex___a_d_c___clock___source}{}\doxysection{RCCEx ADC Clock Source}
\label{group___r_c_c_ex___a_d_c___clock___source}\index{RCCEx ADC Clock Source@{RCCEx ADC Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL2}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+ADCSEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}{RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+CLKP}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+ADCSEL\+\_\+1
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}\label{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}} 
\index{RCCEx ADC Clock Source@{RCCEx ADC Clock Source}!RCC\_ADCCLKSOURCE\_CLKP@{RCC\_ADCCLKSOURCE\_CLKP}}
\index{RCC\_ADCCLKSOURCE\_CLKP@{RCC\_ADCCLKSOURCE\_CLKP}!RCCEx ADC Clock Source@{RCCEx ADC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_CLKP}{RCC\_ADCCLKSOURCE\_CLKP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+CLKP~RCC\+\_\+\+SRDCCIPR\+\_\+\+ADCSEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01476}{1476}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}\label{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}} 
\index{RCCEx ADC Clock Source@{RCCEx ADC Clock Source}!RCC\_ADCCLKSOURCE\_PLL2@{RCC\_ADCCLKSOURCE\_PLL2}}
\index{RCC\_ADCCLKSOURCE\_PLL2@{RCC\_ADCCLKSOURCE\_PLL2}!RCCEx ADC Clock Source@{RCCEx ADC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_PLL2}{RCC\_ADCCLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL2~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01474}{1474}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}\label{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}} 
\index{RCCEx ADC Clock Source@{RCCEx ADC Clock Source}!RCC\_ADCCLKSOURCE\_PLL3@{RCC\_ADCCLKSOURCE\_PLL3}}
\index{RCC\_ADCCLKSOURCE\_PLL3@{RCC\_ADCCLKSOURCE\_PLL3}!RCCEx ADC Clock Source@{RCCEx ADC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_ADCCLKSOURCE\_PLL3}{RCC\_ADCCLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+ADCCLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+SRDCCIPR\+\_\+\+ADCSEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01475}{1475}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

