$date
	Thu May 26 16:41:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module nand_gate_tb $end
$var wire 1 ! yy $end
$var reg 1 " aa $end
$var reg 1 # bb $end
$scope module nand_gate $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#1000
1#
#2000
0#
1"
#3000
0!
1#
#4000
