#include "lb_tsk.h"
#include "lb.h"

ATT_INI({ TA_NULL, 0, load_balancer_initialize });

/* [[[cog
import cog, pass0
for i in range(1, pass0.core_number + 1):
    cog.outl('''\
CLASS(TCL_{0}){{
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK{0}, {{ TA_ACT, {0}, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL }});
#endif
    CRE_CYC(CYC_LOADSEV{0}, {{ TA_NULL, {0}, cyclic_loadserver, CYC_INTERVAL, 0 }});
    CRE_CYC(CYC_REBALANCE{0}, {{ TA_NULL, {0}, cyclic_rebalance, CYC_REBALANCE, 0 }});
    CRE_CYC(CYC_RR{0}, {{ TA_NULL, {0}, cyclic_rr, CYC_RDQ, 0 }});
    CRE_DTQ(LOAD_DTQ{0}, {{ TA_TPRI, 4, NULL }});
}}'''.format(i))
]]] */
CLASS(TCL_1){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK1, { TA_ACT, 1, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV1, { TA_NULL, 1, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE1, { TA_NULL, 1, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR1, { TA_NULL, 1, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ1, { TA_TPRI, 4, NULL });
}
CLASS(TCL_2){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK2, { TA_ACT, 2, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV2, { TA_NULL, 2, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE2, { TA_NULL, 2, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR2, { TA_NULL, 2, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ2, { TA_TPRI, 4, NULL });
}
CLASS(TCL_3){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK3, { TA_ACT, 3, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV3, { TA_NULL, 3, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE3, { TA_NULL, 3, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR3, { TA_NULL, 3, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ3, { TA_TPRI, 4, NULL });
}
CLASS(TCL_4){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK4, { TA_ACT, 4, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV4, { TA_NULL, 4, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE4, { TA_NULL, 4, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR4, { TA_NULL, 4, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ4, { TA_TPRI, 4, NULL });
}
CLASS(TCL_5){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK5, { TA_ACT, 5, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV5, { TA_NULL, 5, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE5, { TA_NULL, 5, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR5, { TA_NULL, 5, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ5, { TA_TPRI, 4, NULL });
}
CLASS(TCL_6){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK6, { TA_ACT, 6, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV6, { TA_NULL, 6, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE6, { TA_NULL, 6, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR6, { TA_NULL, 6, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ6, { TA_TPRI, 4, NULL });
}
CLASS(TCL_7){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK7, { TA_ACT, 7, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV7, { TA_NULL, 7, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE7, { TA_NULL, 7, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR7, { TA_NULL, 7, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ7, { TA_TPRI, 4, NULL });
}
CLASS(TCL_8){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK8, { TA_ACT, 8, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV8, { TA_NULL, 8, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE8, { TA_NULL, 8, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR8, { TA_NULL, 8, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ8, { TA_TPRI, 4, NULL });
}
CLASS(TCL_9){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK9, { TA_ACT, 9, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV9, { TA_NULL, 9, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE9, { TA_NULL, 9, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR9, { TA_NULL, 9, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ9, { TA_TPRI, 4, NULL });
}
CLASS(TCL_10){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK10, { TA_ACT, 10, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV10, { TA_NULL, 10, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE10, { TA_NULL, 10, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR10, { TA_NULL, 10, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ10, { TA_TPRI, 4, NULL });
}
CLASS(TCL_11){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK11, { TA_ACT, 11, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV11, { TA_NULL, 11, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE11, { TA_NULL, 11, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR11, { TA_NULL, 11, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ11, { TA_TPRI, 4, NULL });
}
CLASS(TCL_12){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK12, { TA_ACT, 12, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV12, { TA_NULL, 12, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE12, { TA_NULL, 12, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR12, { TA_NULL, 12, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ12, { TA_TPRI, 4, NULL });
}
CLASS(TCL_13){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK13, { TA_ACT, 13, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV13, { TA_NULL, 13, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE13, { TA_NULL, 13, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR13, { TA_NULL, 13, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ13, { TA_TPRI, 4, NULL });
}
CLASS(TCL_14){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK14, { TA_ACT, 14, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV14, { TA_NULL, 14, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE14, { TA_NULL, 14, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR14, { TA_NULL, 14, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ14, { TA_TPRI, 4, NULL });
}
CLASS(TCL_15){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK15, { TA_ACT, 15, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV15, { TA_NULL, 15, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE15, { TA_NULL, 15, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR15, { TA_NULL, 15, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ15, { TA_TPRI, 4, NULL });
}
CLASS(TCL_16){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK16, { TA_ACT, 16, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV16, { TA_NULL, 16, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE16, { TA_NULL, 16, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR16, { TA_NULL, 16, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ16, { TA_TPRI, 4, NULL });
}
CLASS(TCL_17){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK17, { TA_ACT, 17, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV17, { TA_NULL, 17, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE17, { TA_NULL, 17, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR17, { TA_NULL, 17, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ17, { TA_TPRI, 4, NULL });
}
CLASS(TCL_18){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK18, { TA_ACT, 18, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV18, { TA_NULL, 18, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE18, { TA_NULL, 18, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR18, { TA_NULL, 18, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ18, { TA_TPRI, 4, NULL });
}
CLASS(TCL_19){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK19, { TA_ACT, 19, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV19, { TA_NULL, 19, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE19, { TA_NULL, 19, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR19, { TA_NULL, 19, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ19, { TA_TPRI, 4, NULL });
}
CLASS(TCL_20){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK20, { TA_ACT, 20, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV20, { TA_NULL, 20, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE20, { TA_NULL, 20, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR20, { TA_NULL, 20, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ20, { TA_TPRI, 4, NULL });
}
CLASS(TCL_21){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK21, { TA_ACT, 21, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV21, { TA_NULL, 21, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE21, { TA_NULL, 21, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR21, { TA_NULL, 21, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ21, { TA_TPRI, 4, NULL });
}
CLASS(TCL_22){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK22, { TA_ACT, 22, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV22, { TA_NULL, 22, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE22, { TA_NULL, 22, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR22, { TA_NULL, 22, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ22, { TA_TPRI, 4, NULL });
}
CLASS(TCL_23){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK23, { TA_ACT, 23, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV23, { TA_NULL, 23, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE23, { TA_NULL, 23, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR23, { TA_NULL, 23, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ23, { TA_TPRI, 4, NULL });
}
CLASS(TCL_24){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK24, { TA_ACT, 24, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV24, { TA_NULL, 24, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE24, { TA_NULL, 24, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR24, { TA_NULL, 24, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ24, { TA_TPRI, 4, NULL });
}
CLASS(TCL_25){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK25, { TA_ACT, 25, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV25, { TA_NULL, 25, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE25, { TA_NULL, 25, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR25, { TA_NULL, 25, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ25, { TA_TPRI, 4, NULL });
}
CLASS(TCL_26){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK26, { TA_ACT, 26, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV26, { TA_NULL, 26, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE26, { TA_NULL, 26, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR26, { TA_NULL, 26, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ26, { TA_TPRI, 4, NULL });
}
CLASS(TCL_27){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK27, { TA_ACT, 27, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV27, { TA_NULL, 27, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE27, { TA_NULL, 27, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR27, { TA_NULL, 27, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ27, { TA_TPRI, 4, NULL });
}
CLASS(TCL_28){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK28, { TA_ACT, 28, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV28, { TA_NULL, 28, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE28, { TA_NULL, 28, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR28, { TA_NULL, 28, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ28, { TA_TPRI, 4, NULL });
}
CLASS(TCL_29){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK29, { TA_ACT, 29, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV29, { TA_NULL, 29, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE29, { TA_NULL, 29, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR29, { TA_NULL, 29, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ29, { TA_TPRI, 4, NULL });
}
CLASS(TCL_30){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK30, { TA_ACT, 30, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV30, { TA_NULL, 30, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE30, { TA_NULL, 30, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR30, { TA_NULL, 30, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ30, { TA_TPRI, 4, NULL });
}
CLASS(TCL_31){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK31, { TA_ACT, 31, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV31, { TA_NULL, 31, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE31, { TA_NULL, 31, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR31, { TA_NULL, 31, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ31, { TA_TPRI, 4, NULL });
}
CLASS(TCL_32){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK32, { TA_ACT, 32, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV32, { TA_NULL, 32, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE32, { TA_NULL, 32, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR32, { TA_NULL, 32, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ32, { TA_TPRI, 4, NULL });
}
CLASS(TCL_33){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK33, { TA_ACT, 33, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV33, { TA_NULL, 33, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE33, { TA_NULL, 33, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR33, { TA_NULL, 33, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ33, { TA_TPRI, 4, NULL });
}
CLASS(TCL_34){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK34, { TA_ACT, 34, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV34, { TA_NULL, 34, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE34, { TA_NULL, 34, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR34, { TA_NULL, 34, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ34, { TA_TPRI, 4, NULL });
}
CLASS(TCL_35){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK35, { TA_ACT, 35, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV35, { TA_NULL, 35, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE35, { TA_NULL, 35, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR35, { TA_NULL, 35, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ35, { TA_TPRI, 4, NULL });
}
CLASS(TCL_36){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK36, { TA_ACT, 36, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV36, { TA_NULL, 36, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE36, { TA_NULL, 36, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR36, { TA_NULL, 36, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ36, { TA_TPRI, 4, NULL });
}
CLASS(TCL_37){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK37, { TA_ACT, 37, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV37, { TA_NULL, 37, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE37, { TA_NULL, 37, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR37, { TA_NULL, 37, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ37, { TA_TPRI, 4, NULL });
}
CLASS(TCL_38){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK38, { TA_ACT, 38, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV38, { TA_NULL, 38, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE38, { TA_NULL, 38, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR38, { TA_NULL, 38, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ38, { TA_TPRI, 4, NULL });
}
CLASS(TCL_39){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK39, { TA_ACT, 39, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV39, { TA_NULL, 39, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE39, { TA_NULL, 39, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR39, { TA_NULL, 39, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ39, { TA_TPRI, 4, NULL });
}
CLASS(TCL_40){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK40, { TA_ACT, 40, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV40, { TA_NULL, 40, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE40, { TA_NULL, 40, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR40, { TA_NULL, 40, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ40, { TA_TPRI, 4, NULL });
}
CLASS(TCL_41){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK41, { TA_ACT, 41, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV41, { TA_NULL, 41, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE41, { TA_NULL, 41, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR41, { TA_NULL, 41, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ41, { TA_TPRI, 4, NULL });
}
CLASS(TCL_42){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK42, { TA_ACT, 42, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV42, { TA_NULL, 42, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE42, { TA_NULL, 42, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR42, { TA_NULL, 42, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ42, { TA_TPRI, 4, NULL });
}
CLASS(TCL_43){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK43, { TA_ACT, 43, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV43, { TA_NULL, 43, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE43, { TA_NULL, 43, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR43, { TA_NULL, 43, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ43, { TA_TPRI, 4, NULL });
}
CLASS(TCL_44){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK44, { TA_ACT, 44, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV44, { TA_NULL, 44, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE44, { TA_NULL, 44, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR44, { TA_NULL, 44, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ44, { TA_TPRI, 4, NULL });
}
CLASS(TCL_45){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK45, { TA_ACT, 45, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV45, { TA_NULL, 45, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE45, { TA_NULL, 45, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR45, { TA_NULL, 45, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ45, { TA_TPRI, 4, NULL });
}
CLASS(TCL_46){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK46, { TA_ACT, 46, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV46, { TA_NULL, 46, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE46, { TA_NULL, 46, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR46, { TA_NULL, 46, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ46, { TA_TPRI, 4, NULL });
}
CLASS(TCL_47){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK47, { TA_ACT, 47, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV47, { TA_NULL, 47, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE47, { TA_NULL, 47, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR47, { TA_NULL, 47, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ47, { TA_TPRI, 4, NULL });
}
CLASS(TCL_48){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK48, { TA_ACT, 48, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV48, { TA_NULL, 48, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE48, { TA_NULL, 48, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR48, { TA_NULL, 48, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ48, { TA_TPRI, 4, NULL });
}
CLASS(TCL_49){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK49, { TA_ACT, 49, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV49, { TA_NULL, 49, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE49, { TA_NULL, 49, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR49, { TA_NULL, 49, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ49, { TA_TPRI, 4, NULL });
}
CLASS(TCL_50){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK50, { TA_ACT, 50, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV50, { TA_NULL, 50, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE50, { TA_NULL, 50, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR50, { TA_NULL, 50, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ50, { TA_TPRI, 4, NULL });
}
CLASS(TCL_51){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK51, { TA_ACT, 51, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV51, { TA_NULL, 51, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE51, { TA_NULL, 51, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR51, { TA_NULL, 51, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ51, { TA_TPRI, 4, NULL });
}
CLASS(TCL_52){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK52, { TA_ACT, 52, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV52, { TA_NULL, 52, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE52, { TA_NULL, 52, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR52, { TA_NULL, 52, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ52, { TA_TPRI, 4, NULL });
}
CLASS(TCL_53){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK53, { TA_ACT, 53, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV53, { TA_NULL, 53, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE53, { TA_NULL, 53, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR53, { TA_NULL, 53, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ53, { TA_TPRI, 4, NULL });
}
CLASS(TCL_54){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK54, { TA_ACT, 54, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV54, { TA_NULL, 54, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE54, { TA_NULL, 54, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR54, { TA_NULL, 54, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ54, { TA_TPRI, 4, NULL });
}
CLASS(TCL_55){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK55, { TA_ACT, 55, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV55, { TA_NULL, 55, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE55, { TA_NULL, 55, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR55, { TA_NULL, 55, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ55, { TA_TPRI, 4, NULL });
}
CLASS(TCL_56){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK56, { TA_ACT, 56, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV56, { TA_NULL, 56, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE56, { TA_NULL, 56, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR56, { TA_NULL, 56, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ56, { TA_TPRI, 4, NULL });
}
CLASS(TCL_57){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK57, { TA_ACT, 57, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV57, { TA_NULL, 57, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE57, { TA_NULL, 57, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR57, { TA_NULL, 57, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ57, { TA_TPRI, 4, NULL });
}
CLASS(TCL_58){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK58, { TA_ACT, 58, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV58, { TA_NULL, 58, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE58, { TA_NULL, 58, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR58, { TA_NULL, 58, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ58, { TA_TPRI, 4, NULL });
}
CLASS(TCL_59){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK59, { TA_ACT, 59, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV59, { TA_NULL, 59, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE59, { TA_NULL, 59, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR59, { TA_NULL, 59, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ59, { TA_TPRI, 4, NULL });
}
CLASS(TCL_60){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK60, { TA_ACT, 60, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV60, { TA_NULL, 60, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE60, { TA_NULL, 60, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR60, { TA_NULL, 60, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ60, { TA_TPRI, 4, NULL });
}
CLASS(TCL_61){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK61, { TA_ACT, 61, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV61, { TA_NULL, 61, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE61, { TA_NULL, 61, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR61, { TA_NULL, 61, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ61, { TA_TPRI, 4, NULL });
}
CLASS(TCL_62){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK62, { TA_ACT, 62, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV62, { TA_NULL, 62, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE62, { TA_NULL, 62, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR62, { TA_NULL, 62, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ62, { TA_TPRI, 4, NULL });
}
CLASS(TCL_63){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK63, { TA_ACT, 63, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV63, { TA_NULL, 63, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE63, { TA_NULL, 63, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR63, { TA_NULL, 63, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ63, { TA_TPRI, 4, NULL });
}
CLASS(TCL_64){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK64, { TA_ACT, 64, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV64, { TA_NULL, 64, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE64, { TA_NULL, 64, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR64, { TA_NULL, 64, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ64, { TA_TPRI, 4, NULL });
}
CLASS(TCL_65){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK65, { TA_ACT, 65, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV65, { TA_NULL, 65, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE65, { TA_NULL, 65, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR65, { TA_NULL, 65, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ65, { TA_TPRI, 4, NULL });
}
CLASS(TCL_66){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK66, { TA_ACT, 66, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV66, { TA_NULL, 66, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE66, { TA_NULL, 66, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR66, { TA_NULL, 66, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ66, { TA_TPRI, 4, NULL });
}
CLASS(TCL_67){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK67, { TA_ACT, 67, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV67, { TA_NULL, 67, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE67, { TA_NULL, 67, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR67, { TA_NULL, 67, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ67, { TA_TPRI, 4, NULL });
}
CLASS(TCL_68){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK68, { TA_ACT, 68, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV68, { TA_NULL, 68, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE68, { TA_NULL, 68, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR68, { TA_NULL, 68, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ68, { TA_TPRI, 4, NULL });
}
CLASS(TCL_69){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK69, { TA_ACT, 69, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV69, { TA_NULL, 69, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE69, { TA_NULL, 69, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR69, { TA_NULL, 69, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ69, { TA_TPRI, 4, NULL });
}
CLASS(TCL_70){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK70, { TA_ACT, 70, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV70, { TA_NULL, 70, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE70, { TA_NULL, 70, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR70, { TA_NULL, 70, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ70, { TA_TPRI, 4, NULL });
}
CLASS(TCL_71){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK71, { TA_ACT, 71, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV71, { TA_NULL, 71, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE71, { TA_NULL, 71, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR71, { TA_NULL, 71, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ71, { TA_TPRI, 4, NULL });
}
CLASS(TCL_72){
#if defined(ENABLE_LOAD_BALANCE)
    CRE_TSK(LOADSEVTASK72, { TA_ACT, 72, loadserver_main, LOADTASK_PRIORITY, LOADTASK_STACK_SIZE, NULL });
#endif
    CRE_CYC(CYC_LOADSEV72, { TA_NULL, 72, cyclic_loadserver, CYC_INTERVAL, 0 });
    CRE_CYC(CYC_REBALANCE72, { TA_NULL, 72, cyclic_rebalance, CYC_REBALANCE, 0 });
    CRE_CYC(CYC_RR72, { TA_NULL, 72, cyclic_rr, CYC_RDQ, 0 });
    CRE_DTQ(LOAD_DTQ72, { TA_TPRI, 4, NULL });
}
/* [[[end]]] */
