#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000137482686d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000013748268860 .scope module, "addern" "addern" 3 177;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "carryin";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 8 "Sum";
    .port_info 4 /OUTPUT 1 "carryout";
P_0000013748294d40 .param/l "bits" 0 3 178, +C4<00000000000000000000000000001000>;
o00000137482a83b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000013748304800 .functor BUFZ 1, o00000137482a83b8, C4<0>, C4<0>, C4<0>;
o00000137482a82c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000137482fb4b0_0 .net "A", 7 0, o00000137482a82c8;  0 drivers
o00000137482a82f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000137482fb5f0_0 .net "B", 7 0, o00000137482a82f8;  0 drivers
v00000137482fbaf0_0 .net "C", 8 0, L_0000013748302810;  1 drivers
v00000137482fcf90_0 .net "Sum", 7 0, L_0000013748301ff0;  1 drivers
v00000137482fe110_0 .net *"_ivl_61", 0 0, L_0000013748304800;  1 drivers
v00000137482fd7b0_0 .net "carryin", 0 0, o00000137482a83b8;  0 drivers
v00000137482fce50_0 .net "carryout", 0 0, L_0000013748301f50;  1 drivers
L_00000137483021d0 .part L_0000013748302810, 0, 1;
L_0000013748300fb0 .part o00000137482a82c8, 0, 1;
L_0000013748302310 .part o00000137482a82f8, 0, 1;
L_00000137483014b0 .part L_0000013748302810, 1, 1;
L_00000137483010f0 .part o00000137482a82c8, 1, 1;
L_0000013748301910 .part o00000137482a82f8, 1, 1;
L_0000013748302630 .part L_0000013748302810, 2, 1;
L_0000013748301eb0 .part o00000137482a82c8, 2, 1;
L_0000013748302a90 .part o00000137482a82f8, 2, 1;
L_0000013748300f10 .part L_0000013748302810, 3, 1;
L_0000013748302770 .part o00000137482a82c8, 3, 1;
L_0000013748301690 .part o00000137482a82f8, 3, 1;
L_0000013748301730 .part L_0000013748302810, 4, 1;
L_0000013748302590 .part o00000137482a82c8, 4, 1;
L_0000013748301050 .part o00000137482a82f8, 4, 1;
L_0000013748301b90 .part L_0000013748302810, 5, 1;
L_0000013748300dd0 .part o00000137482a82c8, 5, 1;
L_0000013748301c30 .part o00000137482a82f8, 5, 1;
L_0000013748301d70 .part L_0000013748302810, 6, 1;
L_0000013748301370 .part o00000137482a82c8, 6, 1;
L_00000137483017d0 .part o00000137482a82f8, 6, 1;
L_0000013748301230 .part L_0000013748302810, 7, 1;
L_00000137483026d0 .part o00000137482a82c8, 7, 1;
L_0000013748301cd0 .part o00000137482a82f8, 7, 1;
LS_0000013748301ff0_0_0 .concat8 [ 1 1 1 1], L_00000137482a3c10, L_00000137482a4540, L_00000137482a4380, L_00000137482a40e0;
LS_0000013748301ff0_0_4 .concat8 [ 1 1 1 1], L_0000013748304100, L_0000013748304090, L_0000013748303fb0, L_0000013748304b80;
L_0000013748301ff0 .concat8 [ 4 4 0 0], LS_0000013748301ff0_0_0, LS_0000013748301ff0_0_4;
LS_0000013748302810_0_0 .concat8 [ 1 1 1 1], L_0000013748304800, L_00000137482a3ba0, L_00000137482a3ac0, L_00000137482a4460;
LS_0000013748302810_0_4 .concat8 [ 1 1 1 1], L_00000137482a4310, L_0000013748304aa0, L_0000013748304cd0, L_0000013748303ed0;
LS_0000013748302810_0_8 .concat8 [ 1 0 0 0], L_0000013748304790;
L_0000013748302810 .concat8 [ 4 4 1 0], LS_0000013748302810_0_0, LS_0000013748302810_0_4, LS_0000013748302810_0_8;
L_0000013748301f50 .part L_0000013748302810, 8, 1;
S_000001374826d160 .scope generate, "addbit[0]" "addbit[0]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_00000137482951c0 .param/l "i" 0 3 201, +C4<00>;
S_00000137483ae410 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_000001374826d160;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000137482a3eb0 .functor XOR 1, L_0000013748300fb0, L_0000013748302310, C4<0>, C4<0>;
L_00000137482a3c10 .functor XOR 1, L_00000137482a3eb0, L_00000137483021d0, C4<0>, C4<0>;
L_00000137482a41c0 .functor AND 1, L_0000013748302310, L_00000137483021d0, C4<1>, C4<1>;
L_00000137482a3970 .functor AND 1, L_0000013748300fb0, L_0000013748302310, C4<1>, C4<1>;
L_00000137482a4230 .functor OR 1, L_00000137482a41c0, L_00000137482a3970, C4<0>, C4<0>;
L_00000137482a4620 .functor AND 1, L_0000013748300fb0, L_00000137483021d0, C4<1>, C4<1>;
L_00000137482a3ba0 .functor OR 1, L_00000137482a4230, L_00000137482a4620, C4<0>, C4<0>;
v0000013748299f20_0 .net *"_ivl_0", 0 0, L_00000137482a3eb0;  1 drivers
v00000137482995c0_0 .net *"_ivl_10", 0 0, L_00000137482a4620;  1 drivers
v0000013748298c60_0 .net *"_ivl_4", 0 0, L_00000137482a41c0;  1 drivers
v0000013748299660_0 .net *"_ivl_6", 0 0, L_00000137482a3970;  1 drivers
v000001374829a100_0 .net *"_ivl_8", 0 0, L_00000137482a4230;  1 drivers
v000001374829a240_0 .net "a", 0 0, L_0000013748300fb0;  1 drivers
v0000013748299840_0 .net "b", 0 0, L_0000013748302310;  1 drivers
v0000013748299c00_0 .net "cin", 0 0, L_00000137483021d0;  1 drivers
v0000013748299fc0_0 .net "cout", 0 0, L_00000137482a3ba0;  1 drivers
v000001374829a1a0_0 .net "s", 0 0, L_00000137482a3c10;  1 drivers
S_00000137483ae5a0 .scope generate, "addbit[1]" "addbit[1]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_0000013748295300 .param/l "i" 0 3 201, +C4<01>;
S_00000137483ae730 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_00000137483ae5a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000137482a3dd0 .functor XOR 1, L_00000137483010f0, L_0000013748301910, C4<0>, C4<0>;
L_00000137482a4540 .functor XOR 1, L_00000137482a3dd0, L_00000137483014b0, C4<0>, C4<0>;
L_00000137482a3c80 .functor AND 1, L_0000013748301910, L_00000137483014b0, C4<1>, C4<1>;
L_00000137482a44d0 .functor AND 1, L_00000137483010f0, L_0000013748301910, C4<1>, C4<1>;
L_00000137482a3cf0 .functor OR 1, L_00000137482a3c80, L_00000137482a44d0, C4<0>, C4<0>;
L_00000137482a3f90 .functor AND 1, L_00000137483010f0, L_00000137483014b0, C4<1>, C4<1>;
L_00000137482a3ac0 .functor OR 1, L_00000137482a3cf0, L_00000137482a3f90, C4<0>, C4<0>;
v000001374829a880_0 .net *"_ivl_0", 0 0, L_00000137482a3dd0;  1 drivers
v000001374829a7e0_0 .net *"_ivl_10", 0 0, L_00000137482a3f90;  1 drivers
v0000013748299020_0 .net *"_ivl_4", 0 0, L_00000137482a3c80;  1 drivers
v000001374829a920_0 .net *"_ivl_6", 0 0, L_00000137482a44d0;  1 drivers
v0000013748298b20_0 .net *"_ivl_8", 0 0, L_00000137482a3cf0;  1 drivers
v0000013748298f80_0 .net "a", 0 0, L_00000137483010f0;  1 drivers
v0000013748299160_0 .net "b", 0 0, L_0000013748301910;  1 drivers
v0000013748299340_0 .net "cin", 0 0, L_00000137483014b0;  1 drivers
v0000013748299480_0 .net "cout", 0 0, L_00000137482a3ac0;  1 drivers
v000001374828ba80_0 .net "s", 0 0, L_00000137482a4540;  1 drivers
S_0000013748277de0 .scope generate, "addbit[2]" "addbit[2]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_00000137482954c0 .param/l "i" 0 3 201, +C4<010>;
S_0000013748277f70 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_0000013748277de0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000137482a3f20 .functor XOR 1, L_0000013748301eb0, L_0000013748302a90, C4<0>, C4<0>;
L_00000137482a4380 .functor XOR 1, L_00000137482a3f20, L_0000013748302630, C4<0>, C4<0>;
L_00000137482a3d60 .functor AND 1, L_0000013748302a90, L_0000013748302630, C4<1>, C4<1>;
L_00000137482a4000 .functor AND 1, L_0000013748301eb0, L_0000013748302a90, C4<1>, C4<1>;
L_00000137482a4070 .functor OR 1, L_00000137482a3d60, L_00000137482a4000, C4<0>, C4<0>;
L_00000137482a43f0 .functor AND 1, L_0000013748301eb0, L_0000013748302630, C4<1>, C4<1>;
L_00000137482a4460 .functor OR 1, L_00000137482a4070, L_00000137482a43f0, C4<0>, C4<0>;
v000001374828d240_0 .net *"_ivl_0", 0 0, L_00000137482a3f20;  1 drivers
v000001374828bee0_0 .net *"_ivl_10", 0 0, L_00000137482a43f0;  1 drivers
v000001374828c200_0 .net *"_ivl_4", 0 0, L_00000137482a3d60;  1 drivers
v000001374828c2a0_0 .net *"_ivl_6", 0 0, L_00000137482a4000;  1 drivers
v000001374828d060_0 .net *"_ivl_8", 0 0, L_00000137482a4070;  1 drivers
v000001374828d420_0 .net "a", 0 0, L_0000013748301eb0;  1 drivers
v000001374828c3e0_0 .net "b", 0 0, L_0000013748302a90;  1 drivers
v000001374828c7a0_0 .net "cin", 0 0, L_0000013748302630;  1 drivers
v0000013748286e50_0 .net "cout", 0 0, L_00000137482a4460;  1 drivers
v00000137482872b0_0 .net "s", 0 0, L_00000137482a4380;  1 drivers
S_0000013748278100 .scope generate, "addbit[3]" "addbit[3]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_0000013748295500 .param/l "i" 0 3 201, +C4<011>;
S_00000137482752d0 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_0000013748278100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000137482a4690 .functor XOR 1, L_0000013748302770, L_0000013748301690, C4<0>, C4<0>;
L_00000137482a40e0 .functor XOR 1, L_00000137482a4690, L_0000013748300f10, C4<0>, C4<0>;
L_00000137482a3b30 .functor AND 1, L_0000013748301690, L_0000013748300f10, C4<1>, C4<1>;
L_00000137482a4700 .functor AND 1, L_0000013748302770, L_0000013748301690, C4<1>, C4<1>;
L_00000137482a3900 .functor OR 1, L_00000137482a3b30, L_00000137482a4700, C4<0>, C4<0>;
L_00000137482a42a0 .functor AND 1, L_0000013748302770, L_0000013748300f10, C4<1>, C4<1>;
L_00000137482a4310 .functor OR 1, L_00000137482a3900, L_00000137482a42a0, C4<0>, C4<0>;
v0000013748286d10_0 .net *"_ivl_0", 0 0, L_00000137482a4690;  1 drivers
v0000013748287350_0 .net *"_ivl_10", 0 0, L_00000137482a42a0;  1 drivers
v0000013748286810_0 .net *"_ivl_4", 0 0, L_00000137482a3b30;  1 drivers
v00000137482fa470_0 .net *"_ivl_6", 0 0, L_00000137482a4700;  1 drivers
v00000137482f9ed0_0 .net *"_ivl_8", 0 0, L_00000137482a3900;  1 drivers
v00000137482fa510_0 .net "a", 0 0, L_0000013748302770;  1 drivers
v00000137482fa3d0_0 .net "b", 0 0, L_0000013748301690;  1 drivers
v00000137482fa290_0 .net "cin", 0 0, L_0000013748300f10;  1 drivers
v00000137482fa830_0 .net "cout", 0 0, L_00000137482a4310;  1 drivers
v00000137482fad30_0 .net "s", 0 0, L_00000137482a40e0;  1 drivers
S_0000013748275460 .scope generate, "addbit[4]" "addbit[4]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_0000013748295a00 .param/l "i" 0 3 201, +C4<0100>;
S_00000137482755f0 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_0000013748275460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000013748304950 .functor XOR 1, L_0000013748302590, L_0000013748301050, C4<0>, C4<0>;
L_0000013748304100 .functor XOR 1, L_0000013748304950, L_0000013748301730, C4<0>, C4<0>;
L_0000013748304020 .functor AND 1, L_0000013748301050, L_0000013748301730, C4<1>, C4<1>;
L_00000137483041e0 .functor AND 1, L_0000013748302590, L_0000013748301050, C4<1>, C4<1>;
L_0000013748304250 .functor OR 1, L_0000013748304020, L_00000137483041e0, C4<0>, C4<0>;
L_0000013748303e60 .functor AND 1, L_0000013748302590, L_0000013748301730, C4<1>, C4<1>;
L_0000013748304aa0 .functor OR 1, L_0000013748304250, L_0000013748303e60, C4<0>, C4<0>;
v00000137482fa8d0_0 .net *"_ivl_0", 0 0, L_0000013748304950;  1 drivers
v00000137482fa970_0 .net *"_ivl_10", 0 0, L_0000013748303e60;  1 drivers
v00000137482fa790_0 .net *"_ivl_4", 0 0, L_0000013748304020;  1 drivers
v00000137482fa330_0 .net *"_ivl_6", 0 0, L_00000137483041e0;  1 drivers
v00000137482faa10_0 .net *"_ivl_8", 0 0, L_0000013748304250;  1 drivers
v00000137482faab0_0 .net "a", 0 0, L_0000013748302590;  1 drivers
v00000137482fab50_0 .net "b", 0 0, L_0000013748301050;  1 drivers
v00000137482f9e30_0 .net "cin", 0 0, L_0000013748301730;  1 drivers
v00000137482fbb90_0 .net "cout", 0 0, L_0000013748304aa0;  1 drivers
v00000137482fa650_0 .net "s", 0 0, L_0000013748304100;  1 drivers
S_00000137482fc700 .scope generate, "addbit[5]" "addbit[5]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_0000013748295680 .param/l "i" 0 3 201, +C4<0101>;
S_00000137482fc890 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_00000137482fc700;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000013748304170 .functor XOR 1, L_0000013748300dd0, L_0000013748301c30, C4<0>, C4<0>;
L_0000013748304090 .functor XOR 1, L_0000013748304170, L_0000013748301b90, C4<0>, C4<0>;
L_00000137483044f0 .functor AND 1, L_0000013748301c30, L_0000013748301b90, C4<1>, C4<1>;
L_0000013748304480 .functor AND 1, L_0000013748300dd0, L_0000013748301c30, C4<1>, C4<1>;
L_0000013748304560 .functor OR 1, L_00000137483044f0, L_0000013748304480, C4<0>, C4<0>;
L_00000137483042c0 .functor AND 1, L_0000013748300dd0, L_0000013748301b90, C4<1>, C4<1>;
L_0000013748304cd0 .functor OR 1, L_0000013748304560, L_00000137483042c0, C4<0>, C4<0>;
v00000137482fb730_0 .net *"_ivl_0", 0 0, L_0000013748304170;  1 drivers
v00000137482fb7d0_0 .net *"_ivl_10", 0 0, L_00000137483042c0;  1 drivers
v00000137482fa5b0_0 .net *"_ivl_4", 0 0, L_00000137483044f0;  1 drivers
v00000137482fb690_0 .net *"_ivl_6", 0 0, L_0000013748304480;  1 drivers
v00000137482fa6f0_0 .net *"_ivl_8", 0 0, L_0000013748304560;  1 drivers
v00000137482f9f70_0 .net "a", 0 0, L_0000013748300dd0;  1 drivers
v00000137482fabf0_0 .net "b", 0 0, L_0000013748301c30;  1 drivers
v00000137482fb910_0 .net "cin", 0 0, L_0000013748301b90;  1 drivers
v00000137482faf10_0 .net "cout", 0 0, L_0000013748304cd0;  1 drivers
v00000137482fac90_0 .net "s", 0 0, L_0000013748304090;  1 drivers
S_00000137482fca20 .scope generate, "addbit[6]" "addbit[6]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_00000137482956c0 .param/l "i" 0 3 201, +C4<0110>;
S_00000137482fbda0 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_00000137482fca20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_00000137483045d0 .functor XOR 1, L_0000013748301370, L_00000137483017d0, C4<0>, C4<0>;
L_0000013748303fb0 .functor XOR 1, L_00000137483045d0, L_0000013748301d70, C4<0>, C4<0>;
L_0000013748304640 .functor AND 1, L_00000137483017d0, L_0000013748301d70, C4<1>, C4<1>;
L_00000137483046b0 .functor AND 1, L_0000013748301370, L_00000137483017d0, C4<1>, C4<1>;
L_0000013748304330 .functor OR 1, L_0000013748304640, L_00000137483046b0, C4<0>, C4<0>;
L_0000013748303f40 .functor AND 1, L_0000013748301370, L_0000013748301d70, C4<1>, C4<1>;
L_0000013748303ed0 .functor OR 1, L_0000013748304330, L_0000013748303f40, C4<0>, C4<0>;
v00000137482fadd0_0 .net *"_ivl_0", 0 0, L_00000137483045d0;  1 drivers
v00000137482fb230_0 .net *"_ivl_10", 0 0, L_0000013748303f40;  1 drivers
v00000137482fb2d0_0 .net *"_ivl_4", 0 0, L_0000013748304640;  1 drivers
v00000137482fb870_0 .net *"_ivl_6", 0 0, L_00000137483046b0;  1 drivers
v00000137482fb9b0_0 .net *"_ivl_8", 0 0, L_0000013748304330;  1 drivers
v00000137482fa150_0 .net "a", 0 0, L_0000013748301370;  1 drivers
v00000137482fbc30_0 .net "b", 0 0, L_00000137483017d0;  1 drivers
v00000137482f9d90_0 .net "cin", 0 0, L_0000013748301d70;  1 drivers
v00000137482fa010_0 .net "cout", 0 0, L_0000013748303ed0;  1 drivers
v00000137482fae70_0 .net "s", 0 0, L_0000013748303fb0;  1 drivers
S_00000137482fbf30 .scope generate, "addbit[7]" "addbit[7]" 3 201, 3 201 0, S_0000013748268860;
 .timescale -9 -10;
P_0000013748295800 .param/l "i" 0 3 201, +C4<0111>;
S_00000137482fc3e0 .scope module, "stage" "fulladd" 3 202, 3 159 0, S_00000137482fbf30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "cin";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0000013748304870 .functor XOR 1, L_00000137483026d0, L_0000013748301cd0, C4<0>, C4<0>;
L_0000013748304b80 .functor XOR 1, L_0000013748304870, L_0000013748301230, C4<0>, C4<0>;
L_00000137483048e0 .functor AND 1, L_0000013748301cd0, L_0000013748301230, C4<1>, C4<1>;
L_0000013748304720 .functor AND 1, L_00000137483026d0, L_0000013748301cd0, C4<1>, C4<1>;
L_00000137483043a0 .functor OR 1, L_00000137483048e0, L_0000013748304720, C4<0>, C4<0>;
L_0000013748304410 .functor AND 1, L_00000137483026d0, L_0000013748301230, C4<1>, C4<1>;
L_0000013748304790 .functor OR 1, L_00000137483043a0, L_0000013748304410, C4<0>, C4<0>;
v00000137482fa0b0_0 .net *"_ivl_0", 0 0, L_0000013748304870;  1 drivers
v00000137482fafb0_0 .net *"_ivl_10", 0 0, L_0000013748304410;  1 drivers
v00000137482fa1f0_0 .net *"_ivl_4", 0 0, L_00000137483048e0;  1 drivers
v00000137482fba50_0 .net *"_ivl_6", 0 0, L_0000013748304720;  1 drivers
v00000137482fb050_0 .net *"_ivl_8", 0 0, L_00000137483043a0;  1 drivers
v00000137482fb0f0_0 .net "a", 0 0, L_00000137483026d0;  1 drivers
v00000137482fb190_0 .net "b", 0 0, L_0000013748301cd0;  1 drivers
v00000137482fb370_0 .net "cin", 0 0, L_0000013748301230;  1 drivers
v00000137482fb410_0 .net "cout", 0 0, L_0000013748304790;  1 drivers
v00000137482fb550_0 .net "s", 0 0, L_0000013748304b80;  1 drivers
S_0000013748272490 .scope module, "d_ff_n_tb" "d_ff_n_tb" 4 8;
 .timescale -9 -10;
v00000137482fd670_0 .var "Din_n_tb", 7 0;
v00000137482fcef0_0 .net "Dout_n_tb", 7 0, v00000137482fea70_0;  1 drivers
v00000137482fe9d0_0 .var "clk_tb", 0 0;
v00000137482fd850_0 .var "clr_tb", 0 0;
E_0000013748295a40 .event posedge, v00000137482fe930_0;
S_00000137482fcbb0 .scope module, "uut" "d_ff_n" 4 14, 3 91 0, S_0000013748272490;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "Din_n";
    .port_info 2 /OUTPUT 8 "Dout_n";
    .port_info 3 /INPUT 1 "clr";
P_00000137482945c0 .param/l "bits" 0 3 92, +C4<00000000000000000000000000001000>;
v00000137482fd210_0 .net "Din_n", 7 0, v00000137482fd670_0;  1 drivers
v00000137482fea70_0 .var "Dout_n", 7 0;
v00000137482fe930_0 .net "clk", 0 0, v00000137482fe9d0_0;  1 drivers
v00000137482fd530_0 .net "clr", 0 0, v00000137482fd850_0;  1 drivers
E_00000137482942c0/0 .event negedge, v00000137482fd530_0;
E_00000137482942c0/1 .event posedge, v00000137482fe930_0;
E_00000137482942c0 .event/or E_00000137482942c0/0, E_00000137482942c0/1;
S_0000013748272620 .scope module, "demuxnm" "demuxnm" 3 48;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "ctrl";
    .port_info 1 /INPUT 8 "in_n";
    .port_info 2 /OUTPUT 32 "out_nm";
P_00000137482583c0 .param/l "bits" 0 3 49, +C4<00000000000000000000000000001000>;
P_00000137482583f8 .param/l "depth" 0 3 50, +C4<00000000000000000000000000000100>;
o00000137482a8b08 .functor BUFZ 2, C4<zz>; HiZ drive
v00000137482fd490_0 .net "ctrl", 1 0, o00000137482a8b08;  0 drivers
o00000137482a8b38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000137482fd5d0_0 .net "in_n", 7 0, o00000137482a8b38;  0 drivers
v00000137482fdfd0_0 .net "out_nm", 31 0, L_0000013748307bd0;  1 drivers
L_0000013748307bd0 .concat8 [ 8 8 8 8], L_0000013748302950, L_00000137483023b0, L_00000137483028b0, L_0000013748307590;
S_00000137482fc570 .scope generate, "genblk1[0]" "genblk1[0]" 3 64, 3 64 0, S_0000013748272620;
 .timescale -9 -10;
P_0000013748293fc0 .param/l "index" 0 3 64, +C4<00>;
v00000137482fe070_0 .net *"_ivl_0", 2 0, L_0000013748302270;  1 drivers
v00000137482fd710_0 .net *"_ivl_10", 7 0, L_0000013748302950;  1 drivers
L_00000137483b0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000137482fd030_0 .net *"_ivl_3", 0 0, L_00000137483b0088;  1 drivers
L_00000137483b00d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000137482fd990_0 .net/2u *"_ivl_4", 2 0, L_00000137483b00d0;  1 drivers
v00000137482fd3f0_0 .net *"_ivl_6", 0 0, L_00000137483029f0;  1 drivers
o00000137482a8778 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000137482fda30_0 name=_ivl_8
L_0000013748302270 .concat [ 2 1 0 0], o00000137482a8b08, L_00000137483b0088;
L_00000137483029f0 .cmp/eq 3, L_0000013748302270, L_00000137483b00d0;
L_0000013748302950 .functor MUXZ 8, o00000137482a8778, o00000137482a8b38, L_00000137483029f0, C4<>;
S_00000137482fc0c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 64, 3 64 0, S_0000013748272620;
 .timescale -9 -10;
P_0000013748294700 .param/l "index" 0 3 64, +C4<01>;
v00000137482fec50_0 .net *"_ivl_0", 2 0, L_0000013748301190;  1 drivers
v00000137482febb0_0 .net *"_ivl_10", 7 0, L_00000137483023b0;  1 drivers
L_00000137483b0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000137482feb10_0 .net *"_ivl_3", 0 0, L_00000137483b0118;  1 drivers
L_00000137483b0160 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000137482fdad0_0 .net/2u *"_ivl_4", 2 0, L_00000137483b0160;  1 drivers
v00000137482fdb70_0 .net *"_ivl_6", 0 0, L_00000137483012d0;  1 drivers
o00000137482a8898 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000137482fe430_0 name=_ivl_8
L_0000013748301190 .concat [ 2 1 0 0], o00000137482a8b08, L_00000137483b0118;
L_00000137483012d0 .cmp/eq 3, L_0000013748301190, L_00000137483b0160;
L_00000137483023b0 .functor MUXZ 8, o00000137482a8898, o00000137482a8b38, L_00000137483012d0, C4<>;
S_00000137482fc250 .scope generate, "genblk1[2]" "genblk1[2]" 3 64, 3 64 0, S_0000013748272620;
 .timescale -9 -10;
P_00000137482940c0 .param/l "index" 0 3 64, +C4<010>;
v00000137482fd8f0_0 .net *"_ivl_0", 3 0, L_0000013748302450;  1 drivers
v00000137482fd0d0_0 .net *"_ivl_10", 7 0, L_00000137483028b0;  1 drivers
L_00000137483b01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000137482fdc10_0 .net *"_ivl_3", 1 0, L_00000137483b01a8;  1 drivers
L_00000137483b01f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000137482fd170_0 .net/2u *"_ivl_4", 3 0, L_00000137483b01f0;  1 drivers
v00000137482fdcb0_0 .net *"_ivl_6", 0 0, L_00000137483024f0;  1 drivers
o00000137482a89b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000137482fdd50_0 name=_ivl_8
L_0000013748302450 .concat [ 2 2 0 0], o00000137482a8b08, L_00000137483b01a8;
L_00000137483024f0 .cmp/eq 4, L_0000013748302450, L_00000137483b01f0;
L_00000137483028b0 .functor MUXZ 8, o00000137482a89b8, o00000137482a8b38, L_00000137483024f0, C4<>;
S_00000137482ff0e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 64, 3 64 0, S_0000013748272620;
 .timescale -9 -10;
P_0000013748294480 .param/l "index" 0 3 64, +C4<011>;
v00000137482fd2b0_0 .net *"_ivl_0", 3 0, L_0000013748307b30;  1 drivers
v00000137482fd350_0 .net *"_ivl_10", 7 0, L_0000013748307590;  1 drivers
L_00000137483b0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000137482fe610_0 .net *"_ivl_3", 1 0, L_00000137483b0238;  1 drivers
L_00000137483b0280 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000137482fdf30_0 .net/2u *"_ivl_4", 3 0, L_00000137483b0280;  1 drivers
v00000137482fcdb0_0 .net *"_ivl_6", 0 0, L_0000013748306eb0;  1 drivers
o00000137482a8ad8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000137482fe6b0_0 name=_ivl_8
L_0000013748307b30 .concat [ 2 2 0 0], o00000137482a8b08, L_00000137483b0238;
L_0000013748306eb0 .cmp/eq 4, L_0000013748307b30, L_00000137483b0280;
L_0000013748307590 .functor MUXZ 8, o00000137482a8ad8, o00000137482a8b38, L_0000013748306eb0, C4<>;
S_00000137482727b0 .scope module, "fifo" "fifo" 3 116;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "Din";
    .port_info 2 /OUTPUT 8 "Dout";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "pndng";
    .port_info 7 /INPUT 1 "rst";
P_0000013748258040 .param/l "bits" 0 3 117, +C4<00000000000000000000000000001000>;
P_0000013748258078 .param/l "depth" 0 3 118, +C4<00000000000000000000000000000100>;
o00000137482a8c28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000137482fe7f0_0 .net "Din", 7 0, o00000137482a8c28;  0 drivers
o00000137482a8c58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000137482fe1b0_0 .net "Dout", 7 0, o00000137482a8c58;  0 drivers
o00000137482a8c88 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fddf0_0 .net "clk", 0 0, o00000137482a8c88;  0 drivers
o00000137482a8cb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fde90_0 .net "full", 0 0, o00000137482a8cb8;  0 drivers
o00000137482a8ce8 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe250_0 .net "pndng", 0 0, o00000137482a8ce8;  0 drivers
o00000137482a8d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe750_0 .net "pop", 0 0, o00000137482a8d18;  0 drivers
o00000137482a8d48 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe2f0_0 .net "push", 0 0, o00000137482a8d48;  0 drivers
o00000137482a8d78 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe390_0 .net "rst", 0 0, o00000137482a8d78;  0 drivers
S_000001374826ce40 .scope module, "fifo_counter" "fifo_counter" 3 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "push";
    .port_info 2 /INPUT 1 "pop";
    .port_info 3 /OUTPUT 1 "full";
    .port_info 4 /OUTPUT 1 "pndng";
    .port_info 5 /OUTPUT 3 "pointer_in";
    .port_info 6 /OUTPUT 3 "pointer_out";
    .port_info 7 /INPUT 1 "rst";
P_0000013748295940 .param/l "depth" 0 3 2, +C4<00000000000000000000000000001000>;
L_00000137483049c0 .functor BUFZ 3, v0000013748301410_0, C4<000>, C4<000>, C4<000>;
o00000137482a8f28 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe4d0_0 .net "clk", 0 0, o00000137482a8f28;  0 drivers
o00000137482a8f58 .functor BUFZ 1, C4<z>; HiZ drive
v00000137482fe570_0 .net "full", 0 0, o00000137482a8f58;  0 drivers
v00000137482fe890_0 .var "nxt_state_in", 2 0;
o00000137482a8fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013748301e10_0 .net "pndng", 0 0, o00000137482a8fb8;  0 drivers
v0000013748301870_0 .net "pointer_in", 2 0, L_00000137483049c0;  1 drivers
v00000137483019b0_0 .var "pointer_out", 2 0;
o00000137482a9048 .functor BUFZ 1, C4<z>; HiZ drive
v0000013748300e70_0 .net "pop", 0 0, o00000137482a9048;  0 drivers
o00000137482a9078 .functor BUFZ 1, C4<z>; HiZ drive
v0000013748302bd0_0 .net "push", 0 0, o00000137482a9078;  0 drivers
o00000137482a90a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013748301550_0 .net "rst", 0 0, o00000137482a90a8;  0 drivers
v0000013748301410_0 .var "state_in", 2 0;
E_0000013748294300/0 .event negedge, v0000013748301550_0;
E_0000013748294300/1 .event posedge, v00000137482fe4d0_0;
E_0000013748294300 .event/or E_0000013748294300/0, E_0000013748294300/1;
S_000001374826cfd0 .scope module, "muxnm" "muxnm" 3 71;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "ctrl";
    .port_info 1 /INPUT 32 "in_nm";
    .port_info 2 /OUTPUT 8 "out_n";
P_0000013748258dc0 .param/l "bits" 0 3 72, +C4<00000000000000000000000000001000>;
P_0000013748258df8 .param/l "depth" 0 3 73, +C4<00000000000000000000000000000100>;
v0000013748301af0_0 .net *"_ivl_0", 4 0, L_00000137483087b0;  1 drivers
L_00000137483b02c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000013748302b30_0 .net *"_ivl_3", 2 0, L_00000137483b02c8;  1 drivers
L_00000137483b0310 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0000013748302090_0 .net/2u *"_ivl_4", 4 0, L_00000137483b0310;  1 drivers
v0000013748302130_0 .net *"_ivl_7", 4 0, L_0000013748307130;  1 drivers
o00000137482a9348 .functor BUFZ 2, C4<zz>; HiZ drive
v0000013748302c70_0 .net "ctrl", 1 0, o00000137482a9348;  0 drivers
o00000137482a9378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000137483015f0_0 .net "in_nm", 31 0, o00000137482a9378;  0 drivers
v0000013748301a50_0 .net "out_n", 7 0, L_0000013748308350;  1 drivers
L_00000137483087b0 .concat [ 2 3 0 0], o00000137482a9348, L_00000137483b02c8;
L_0000013748307130 .arith/mult 5, L_00000137483087b0, L_00000137483b0310;
L_0000013748308350 .part/v o00000137482a9378, L_0000013748307130, 8;
    .scope S_00000137482fcbb0;
T_0 ;
    %wait E_00000137482942c0;
    %load/vec4 v00000137482fd530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000137482fea70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000137482fd210_0;
    %assign/vec4 v00000137482fea70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000013748272490;
T_1 ;
    %vpi_call/w 4 17 "$dumpfile", "d_ff_n_tb.vcd" {0 0 0};
    %vpi_call/w 4 18 "$dumpvars", 32'sb00000000000000000000000000000010, S_00000137482fcbb0 {0 0 0};
    %vpi_call/w 4 19 "$monitor", "clk_tb=%d, clr=%d, Din_n_tb=%d, Dout_n_tb=%d", v00000137482fe9d0_0, v00000137482fd850_0, v00000137482fd670_0, v00000137482fcef0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137482fd850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137482fe9d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000137482fd670_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0000013748272490;
T_2 ;
    %delay 20, 0;
    %load/vec4 v00000137482fe9d0_0;
    %nor/r;
    %store/vec4 v00000137482fe9d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000013748272490;
T_3 ;
    %wait E_0000013748295a40;
    %vpi_func 4 29 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v00000137482fd670_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %vpi_func 4 31 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %vpi_func 4 31 "$time" 64 {0 0 0};
    %cmpi/u 20, 0, 64;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000137482fd850_0, 0, 1;
T_3.0 ;
    %pushi/vec4 20, 0, 64;
    %vpi_func 4 35 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %vpi_func 4 35 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000137482fd850_0, 0, 1;
T_3.2 ;
    %vpi_func 4 39 "$time" 64 {0 0 0};
    %cmpi/u 100, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.4, 5;
    %vpi_call/w 4 40 "$finish" {0 0 0};
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001374826ce40;
T_4 ;
    %wait E_0000013748294300;
    %load/vec4 v0000013748301550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000013748301410_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000137482fe890_0;
    %store/vec4 v0000013748301410_0, 0, 3;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "./fifo_mem.v";
    "d_ff_n_tb.v";
