 
set ::env(PROJECT_NAME) aes_all_keylength
set ::env(DESIGN_TOP) aes
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/aes_all_keylength/trunk
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/aes_all_keylength/trunk/aes.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
