// Seed: 3037820611
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    output tri1 id_14,
    input wand id_15,
    output tri id_16,
    output supply1 id_17,
    input supply1 id_18,
    input tri1 id_19,
    input tri id_20,
    input supply0 id_21,
    input tri id_22,
    output supply0 id_23,
    output tri0 id_24,
    input tri0 id_25,
    output tri1 id_26,
    input supply0 id_27,
    input supply1 id_28,
    input wor id_29,
    output wire id_30
);
  assign id_23 = id_19;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wand id_15,
    input uwire id_16,
    input supply0 id_17,
    output tri1 id_18,
    input supply0 id_19,
    input wor id_20,
    inout wor id_21,
    output supply0 id_22,
    input wor id_23,
    input wor id_24,
    input wire id_25,
    output tri0 id_26,
    output wand id_27,
    output wor id_28
);
  module_0(
      id_18,
      id_8,
      id_25,
      id_20,
      id_14,
      id_2,
      id_23,
      id_17,
      id_19,
      id_3,
      id_0,
      id_13,
      id_19,
      id_17,
      id_5,
      id_1,
      id_21,
      id_4,
      id_20,
      id_19,
      id_10,
      id_21,
      id_23,
      id_14,
      id_11,
      id_20,
      id_11,
      id_10,
      id_21,
      id_10,
      id_7
  );
  generate
    wire id_30;
  endgenerate
endmodule
