
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v
# synth_design -part xc7z020clg484-3 -top round -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top round -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 233158 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 245304 ; free virtual = 313082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'round' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v:187]
INFO: [Synth 8-6155] done synthesizing module 'round' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round.v:187]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245289 ; free virtual = 313066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245266 ; free virtual = 313044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 245266 ; free virtual = 313044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 245223 ; free virtual = 313001
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244770 ; free virtual = 312549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244773 ; free virtual = 312552
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244767 ; free virtual = 312547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |     3|
|3     |LUT3   |     4|
|4     |LUT4   |    41|
|5     |LUT5   |     8|
|6     |LUT6   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    80|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244779 ; free virtual = 312558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244780 ; free virtual = 312559
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.078 ; gain = 233.438 ; free physical = 244789 ; free virtual = 312569
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.242 ; gain = 0.000 ; free physical = 244631 ; free virtual = 312411
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1846.242 ; gain = 372.699 ; free physical = 244690 ; free virtual = 312469
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2390.898 ; gain = 544.656 ; free physical = 244167 ; free virtual = 311947
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2390.898 ; gain = 0.000 ; free physical = 244167 ; free virtual = 311946
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.910 ; gain = 0.000 ; free physical = 244156 ; free virtual = 311935
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313122

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b84b414a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245344 ; free virtual = 313121

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b84b414a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313119
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b84b414a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313119
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8dced92c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313119
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8dced92c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313119
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 171e02858

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313120
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 171e02858

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313120
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313120
Ending Logic Optimization Task | Checksum: 171e02858

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245342 ; free virtual = 313120

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 171e02858

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313119

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171e02858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313119

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313119
Ending Netlist Obfuscation Task | Checksum: 171e02858

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313119
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.945 ; gain = 0.000 ; free physical = 245341 ; free virtual = 313119
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 171e02858
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module round ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2491.938 ; gain = 0.000 ; free physical = 245315 ; free virtual = 313092
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.938 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313092
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.938 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313091
Power optimization passes: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2491.938 ; gain = 0.000 ; free physical = 245314 ; free virtual = 313091
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2491.938 ; gain = 0.000 ; free physical = 245291 ; free virtual = 313069
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313086


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design round ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 171e02858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313086
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 171e02858
Power optimization: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2626.031 ; gain = 150.086 ; free physical = 245312 ; free virtual = 313089
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 22142464 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 171e02858

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245336 ; free virtual = 313114
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 171e02858

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 171e02858

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 171e02858

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 171e02858

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115
Ending Netlist Obfuscation Task | Checksum: 171e02858

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245337 ; free virtual = 313115
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245137 ; free virtual = 312915
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e321fec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245137 ; free virtual = 312915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245137 ; free virtual = 312914

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9e321fec

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245129 ; free virtual = 312907

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f2902fc0

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312904

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f2902fc0

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312903
Phase 1 Placer Initialization | Checksum: f2902fc0

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245125 ; free virtual = 312903

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f2902fc0

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245123 ; free virtual = 312901
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 18393472e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245072 ; free virtual = 312850

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18393472e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245072 ; free virtual = 312850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154f4f234

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15a98e0fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15a98e0fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312847

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312847

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312846
Phase 3 Detail Placement | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312846

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312847

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848
Phase 4.4 Final Placement Cleanup | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c310d5cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312848
Ending Placer Task | Checksum: 14b33c0b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312878
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245100 ; free virtual = 312878
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245072 ; free virtual = 312850
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312841
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 245050 ; free virtual = 312829
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ad01a0c6 ConstDB: 0 ShapeSum: 9e321fec RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "shiftexp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftloss" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftloss". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftexp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftexp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "roundmode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "roundmode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "roundmode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "roundmode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "sign" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sign". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tiny" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tiny". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "shiftprod[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "shiftprod[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 71eb8018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244366 ; free virtual = 312145
Post Restoration Checksum: NetGraph: bf045cf NumContArr: 65fb3a49 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 71eb8018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244364 ; free virtual = 312143

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 71eb8018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244330 ; free virtual = 312109

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 71eb8018

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244330 ; free virtual = 312109
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15be685f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244326 ; free virtual = 312106
Phase 2 Router Initialization | Checksum: 15be685f4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244325 ; free virtual = 312105

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f8c0db6f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244322 ; free virtual = 312102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f8c0db6f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244329 ; free virtual = 312109
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: f8c0db6f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244327 ; free virtual = 312107

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312094
Phase 4 Rip-up And Reroute | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312094

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312093

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312094
Phase 5 Delay and Skew Optimization | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244314 ; free virtual = 312094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244313 ; free virtual = 312093
Phase 6.1 Hold Fix Iter | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244313 ; free virtual = 312093
Phase 6 Post Hold Fix | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244313 ; free virtual = 312093

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.003003 %
  Global Horizontal Routing Utilization  = 0.00321163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244318 ; free virtual = 312094

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16ac05f05

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244318 ; free virtual = 312094

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a51f0c04

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244334 ; free virtual = 312110

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1a51f0c04

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244335 ; free virtual = 312111
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244368 ; free virtual = 312144

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244369 ; free virtual = 312145
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244368 ; free virtual = 312145
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244383 ; free virtual = 312160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.031 ; gain = 0.000 ; free physical = 244404 ; free virtual = 312182
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/round/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.180 ; gain = 0.000 ; free physical = 244995 ; free virtual = 312771
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:42:42 2022...
