ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB321:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                     /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 74 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 74 3 view .LVU2
  39              		.loc 1 74 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 3


  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 74 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 74 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 74 3 view .LVU6
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 75 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 75 3 view .LVU8
  55              		.loc 1 75 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 75 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 75 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 75 3 view .LVU12
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 82 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE321:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 91 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 184
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 91 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 AFB0     		sub	sp, sp, #188
 100              		.cfi_def_cfa_offset 200
 101 0004 0446     		mov	r4, r0
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 102              		.loc 1 92 3 is_stmt 1 view .LVU16
 103              		.loc 1 92 20 is_stmt 0 view .LVU17
 104 0006 0021     		movs	r1, #0
 105 0008 2991     		str	r1, [sp, #164]
 106 000a 2A91     		str	r1, [sp, #168]
 107 000c 2B91     		str	r1, [sp, #172]
 108 000e 2C91     		str	r1, [sp, #176]
 109 0010 2D91     		str	r1, [sp, #180]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 110              		.loc 1 93 3 is_stmt 1 view .LVU18
 111              		.loc 1 93 28 is_stmt 0 view .LVU19
 112 0012 9822     		movs	r2, #152
 113 0014 03A8     		add	r0, sp, #12
 114              	.LVL1:
 115              		.loc 1 93 28 view .LVU20
 116 0016 FFF7FEFF 		bl	memset
 117              	.LVL2:
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 118              		.loc 1 94 3 is_stmt 1 view .LVU21
 119              		.loc 1 94 10 is_stmt 0 view .LVU22
 120 001a 2268     		ldr	r2, [r4]
 121              		.loc 1 94 5 view .LVU23
 122 001c 2C4B     		ldr	r3, .L13
 123 001e 9A42     		cmp	r2, r3
 124 0020 01D0     		beq	.L10
 125              	.L5:
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 5


 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 126              		.loc 1 152 1 view .LVU24
 127 0022 2FB0     		add	sp, sp, #188
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 12
 130              		@ sp needed
 131 0024 30BD     		pop	{r4, r5, pc}
 132              	.LVL3:
 133              	.L10:
 134              		.cfi_restore_state
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 135              		.loc 1 102 5 is_stmt 1 view .LVU25
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 6


 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 136              		.loc 1 102 40 is_stmt 0 view .LVU26
 137 0026 4FF48043 		mov	r3, #16384
 138 002a 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 139              		.loc 1 103 5 is_stmt 1 view .LVU27
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 140              		.loc 1 103 37 is_stmt 0 view .LVU28
 141 002c 4FF08053 		mov	r3, #268435456
 142 0030 2393     		str	r3, [sp, #140]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 143              		.loc 1 104 5 is_stmt 1 view .LVU29
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 144              		.loc 1 104 41 is_stmt 0 view .LVU30
 145 0032 0123     		movs	r3, #1
 146 0034 0493     		str	r3, [sp, #16]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 147              		.loc 1 105 5 is_stmt 1 view .LVU31
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 148              		.loc 1 105 36 is_stmt 0 view .LVU32
 149 0036 0593     		str	r3, [sp, #20]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 150              		.loc 1 106 5 is_stmt 1 view .LVU33
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 151              		.loc 1 106 36 is_stmt 0 view .LVU34
 152 0038 1823     		movs	r3, #24
 153 003a 0693     		str	r3, [sp, #24]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 154              		.loc 1 107 5 is_stmt 1 view .LVU35
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 155              		.loc 1 107 36 is_stmt 0 view .LVU36
 156 003c 0223     		movs	r3, #2
 157 003e 0793     		str	r3, [sp, #28]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 158              		.loc 1 108 5 is_stmt 1 view .LVU37
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 159              		.loc 1 108 36 is_stmt 0 view .LVU38
 160 0040 0422     		movs	r2, #4
 161 0042 0892     		str	r2, [sp, #32]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 162              		.loc 1 109 5 is_stmt 1 view .LVU39
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 163              		.loc 1 109 36 is_stmt 0 view .LVU40
 164 0044 0993     		str	r3, [sp, #36]
 110:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 165              		.loc 1 110 5 is_stmt 1 view .LVU41
 110:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 166              		.loc 1 110 43 is_stmt 0 view .LVU42
 167 0046 4FF08073 		mov	r3, #16777216
 168 004a 0A93     		str	r3, [sp, #40]
 111:Core/Src/stm32l4xx_hal_msp.c ****     {
 169              		.loc 1 111 5 is_stmt 1 view .LVU43
 111:Core/Src/stm32l4xx_hal_msp.c ****     {
 170              		.loc 1 111 9 is_stmt 0 view .LVU44
 171 004c 03A8     		add	r0, sp, #12
 172 004e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 173              	.LVL4:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 7


 111:Core/Src/stm32l4xx_hal_msp.c ****     {
 174              		.loc 1 111 8 view .LVU45
 175 0052 0028     		cmp	r0, #0
 176 0054 35D1     		bne	.L11
 177              	.L7:
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 178              		.loc 1 117 5 is_stmt 1 view .LVU46
 179              	.LBB4:
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 180              		.loc 1 117 5 view .LVU47
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 181              		.loc 1 117 5 view .LVU48
 182 0056 1F4B     		ldr	r3, .L13+4
 183 0058 DA6C     		ldr	r2, [r3, #76]
 184 005a 42F40052 		orr	r2, r2, #8192
 185 005e DA64     		str	r2, [r3, #76]
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 186              		.loc 1 117 5 view .LVU49
 187 0060 DA6C     		ldr	r2, [r3, #76]
 188 0062 02F40052 		and	r2, r2, #8192
 189 0066 0192     		str	r2, [sp, #4]
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 190              		.loc 1 117 5 view .LVU50
 191 0068 019A     		ldr	r2, [sp, #4]
 192              	.LBE4:
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 193              		.loc 1 117 5 view .LVU51
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 194              		.loc 1 119 5 view .LVU52
 195              	.LBB5:
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 196              		.loc 1 119 5 view .LVU53
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 197              		.loc 1 119 5 view .LVU54
 198 006a DA6C     		ldr	r2, [r3, #76]
 199 006c 42F00402 		orr	r2, r2, #4
 200 0070 DA64     		str	r2, [r3, #76]
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 201              		.loc 1 119 5 view .LVU55
 202 0072 DB6C     		ldr	r3, [r3, #76]
 203 0074 03F00403 		and	r3, r3, #4
 204 0078 0293     		str	r3, [sp, #8]
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 205              		.loc 1 119 5 view .LVU56
 206 007a 029B     		ldr	r3, [sp, #8]
 207              	.LBE5:
 119:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 208              		.loc 1 119 5 view .LVU57
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 209              		.loc 1 124 5 view .LVU58
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 210              		.loc 1 124 25 is_stmt 0 view .LVU59
 211 007c 0323     		movs	r3, #3
 212 007e 2993     		str	r3, [sp, #164]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 125 5 is_stmt 1 view .LVU60
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 8


 214              		.loc 1 125 26 is_stmt 0 view .LVU61
 215 0080 0B23     		movs	r3, #11
 216 0082 2A93     		str	r3, [sp, #168]
 126:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 217              		.loc 1 126 5 is_stmt 1 view .LVU62
 126:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 218              		.loc 1 126 26 is_stmt 0 view .LVU63
 219 0084 0025     		movs	r5, #0
 220 0086 2B95     		str	r5, [sp, #172]
 127:Core/Src/stm32l4xx_hal_msp.c **** 
 221              		.loc 1 127 5 is_stmt 1 view .LVU64
 222 0088 29A9     		add	r1, sp, #164
 223 008a 1348     		ldr	r0, .L13+8
 224 008c FFF7FEFF 		bl	HAL_GPIO_Init
 225              	.LVL5:
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 226              		.loc 1 131 5 view .LVU65
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 227              		.loc 1 131 24 is_stmt 0 view .LVU66
 228 0090 1248     		ldr	r0, .L13+12
 229 0092 134B     		ldr	r3, .L13+16
 230 0094 0360     		str	r3, [r0]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 231              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 232              		.loc 1 132 28 is_stmt 0 view .LVU68
 233 0096 0523     		movs	r3, #5
 234 0098 4360     		str	r3, [r0, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 235              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 236              		.loc 1 133 30 is_stmt 0 view .LVU70
 237 009a 8560     		str	r5, [r0, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 238              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 239              		.loc 1 134 30 is_stmt 0 view .LVU72
 240 009c C560     		str	r5, [r0, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 241              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 242              		.loc 1 135 27 is_stmt 0 view .LVU74
 243 009e 8023     		movs	r3, #128
 244 00a0 0361     		str	r3, [r0, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 245              		.loc 1 136 5 is_stmt 1 view .LVU75
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 246              		.loc 1 136 40 is_stmt 0 view .LVU76
 247 00a2 4FF40073 		mov	r3, #512
 248 00a6 4361     		str	r3, [r0, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 249              		.loc 1 137 5 is_stmt 1 view .LVU77
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 250              		.loc 1 137 37 is_stmt 0 view .LVU78
 251 00a8 4FF40063 		mov	r3, #2048
 252 00ac 8361     		str	r3, [r0, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 9


 253              		.loc 1 138 5 is_stmt 1 view .LVU79
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 254              		.loc 1 138 25 is_stmt 0 view .LVU80
 255 00ae 2023     		movs	r3, #32
 256 00b0 C361     		str	r3, [r0, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 257              		.loc 1 139 5 is_stmt 1 view .LVU81
 139:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 258              		.loc 1 139 29 is_stmt 0 view .LVU82
 259 00b2 0562     		str	r5, [r0, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     {
 260              		.loc 1 140 5 is_stmt 1 view .LVU83
 140:Core/Src/stm32l4xx_hal_msp.c ****     {
 261              		.loc 1 140 9 is_stmt 0 view .LVU84
 262 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 263              	.LVL6:
 140:Core/Src/stm32l4xx_hal_msp.c ****     {
 264              		.loc 1 140 8 view .LVU85
 265 00b8 30B9     		cbnz	r0, .L12
 266              	.L8:
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 267              		.loc 1 145 5 is_stmt 1 view .LVU86
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 268              		.loc 1 145 5 view .LVU87
 269 00ba 084B     		ldr	r3, .L13+12
 270 00bc 2365     		str	r3, [r4, #80]
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 271              		.loc 1 145 5 view .LVU88
 272 00be 9C62     		str	r4, [r3, #40]
 145:Core/Src/stm32l4xx_hal_msp.c **** 
 273              		.loc 1 145 5 view .LVU89
 274              		.loc 1 152 1 is_stmt 0 view .LVU90
 275 00c0 AFE7     		b	.L5
 276              	.L11:
 113:Core/Src/stm32l4xx_hal_msp.c ****     }
 277              		.loc 1 113 7 is_stmt 1 view .LVU91
 278 00c2 FFF7FEFF 		bl	Error_Handler
 279              	.LVL7:
 280 00c6 C6E7     		b	.L7
 281              	.L12:
 142:Core/Src/stm32l4xx_hal_msp.c ****     }
 282              		.loc 1 142 7 view .LVU92
 283 00c8 FFF7FEFF 		bl	Error_Handler
 284              	.LVL8:
 285 00cc F5E7     		b	.L8
 286              	.L14:
 287 00ce 00BF     		.align	2
 288              	.L13:
 289 00d0 00000450 		.word	1342439424
 290 00d4 00100240 		.word	1073876992
 291 00d8 00080048 		.word	1207961600
 292 00dc 00000000 		.word	hdma_adc1
 293 00e0 08000240 		.word	1073872904
 294              		.cfi_endproc
 295              	.LFE322:
 297              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 298              		.align	1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 10


 299              		.global	HAL_ADC_MspDeInit
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 304              	HAL_ADC_MspDeInit:
 305              	.LVL9:
 306              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 307              		.loc 1 161 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 311              		.loc 1 162 3 view .LVU94
 312              		.loc 1 162 10 is_stmt 0 view .LVU95
 313 0000 0268     		ldr	r2, [r0]
 314              		.loc 1 162 5 view .LVU96
 315 0002 094B     		ldr	r3, .L22
 316 0004 9A42     		cmp	r2, r3
 317 0006 00D0     		beq	.L21
 318 0008 7047     		bx	lr
 319              	.L21:
 161:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 320              		.loc 1 161 1 view .LVU97
 321 000a 10B5     		push	{r4, lr}
 322              		.cfi_def_cfa_offset 8
 323              		.cfi_offset 4, -8
 324              		.cfi_offset 14, -4
 325 000c 0446     		mov	r4, r0
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 326              		.loc 1 168 5 is_stmt 1 view .LVU98
 327 000e 074A     		ldr	r2, .L22+4
 328 0010 D36C     		ldr	r3, [r2, #76]
 329 0012 23F40053 		bic	r3, r3, #8192
 330 0016 D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 331              		.loc 1 174 5 view .LVU99
 332 0018 0321     		movs	r1, #3
 333 001a 0548     		ldr	r0, .L22+8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 11


 334              	.LVL10:
 335              		.loc 1 174 5 is_stmt 0 view .LVU100
 336 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 337              	.LVL11:
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 338              		.loc 1 177 5 is_stmt 1 view .LVU101
 339 0020 206D     		ldr	r0, [r4, #80]
 340 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 341              	.LVL12:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 342              		.loc 1 183 1 is_stmt 0 view .LVU102
 343 0026 10BD     		pop	{r4, pc}
 344              	.LVL13:
 345              	.L23:
 346              		.loc 1 183 1 view .LVU103
 347              		.align	2
 348              	.L22:
 349 0028 00000450 		.word	1342439424
 350 002c 00100240 		.word	1073876992
 351 0030 00080048 		.word	1207961600
 352              		.cfi_endproc
 353              	.LFE323:
 355              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 356              		.align	1
 357              		.global	HAL_UART_MspInit
 358              		.syntax unified
 359              		.thumb
 360              		.thumb_func
 362              	HAL_UART_MspInit:
 363              	.LVL14:
 364              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 365              		.loc 1 192 1 is_stmt 1 view -0
 366              		.cfi_startproc
 367              		@ args = 0, pretend = 0, frame = 192
 368              		@ frame_needed = 0, uses_anonymous_args = 0
 369              		.loc 1 192 1 is_stmt 0 view .LVU105
 370 0000 30B5     		push	{r4, r5, lr}
 371              		.cfi_def_cfa_offset 12
 372              		.cfi_offset 4, -12
 373              		.cfi_offset 5, -8
 374              		.cfi_offset 14, -4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 12


 375 0002 B1B0     		sub	sp, sp, #196
 376              		.cfi_def_cfa_offset 208
 377 0004 0446     		mov	r4, r0
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 378              		.loc 1 193 3 is_stmt 1 view .LVU106
 379              		.loc 1 193 20 is_stmt 0 view .LVU107
 380 0006 0021     		movs	r1, #0
 381 0008 2B91     		str	r1, [sp, #172]
 382 000a 2C91     		str	r1, [sp, #176]
 383 000c 2D91     		str	r1, [sp, #180]
 384 000e 2E91     		str	r1, [sp, #184]
 385 0010 2F91     		str	r1, [sp, #188]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 386              		.loc 1 194 3 is_stmt 1 view .LVU108
 387              		.loc 1 194 28 is_stmt 0 view .LVU109
 388 0012 9822     		movs	r2, #152
 389 0014 05A8     		add	r0, sp, #20
 390              	.LVL15:
 391              		.loc 1 194 28 view .LVU110
 392 0016 FFF7FEFF 		bl	memset
 393              	.LVL16:
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 394              		.loc 1 195 3 is_stmt 1 view .LVU111
 395              		.loc 1 195 11 is_stmt 0 view .LVU112
 396 001a 2368     		ldr	r3, [r4]
 397              		.loc 1 195 5 view .LVU113
 398 001c 3F4A     		ldr	r2, .L36
 399 001e 9342     		cmp	r3, r2
 400 0020 04D0     		beq	.L31
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 212:Core/Src/stm32l4xx_hal_msp.c **** 
 213:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 215:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 216:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 217:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 218:Core/Src/stm32l4xx_hal_msp.c ****     */
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 223:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 13


 224:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 227:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 236:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 237:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 238:Core/Src/stm32l4xx_hal_msp.c ****     {
 239:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 240:Core/Src/stm32l4xx_hal_msp.c ****     }
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 243:Core/Src/stm32l4xx_hal_msp.c **** 
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 245:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 246:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c **** 
 249:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 250:Core/Src/stm32l4xx_hal_msp.c ****   }
 251:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 401              		.loc 1 251 8 is_stmt 1 view .LVU114
 402              		.loc 1 251 10 is_stmt 0 view .LVU115
 403 0022 3F4A     		ldr	r2, .L36+4
 404 0024 9342     		cmp	r3, r2
 405 0026 4ED0     		beq	.L32
 406              	.L24:
 252:Core/Src/stm32l4xx_hal_msp.c ****   {
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 258:Core/Src/stm32l4xx_hal_msp.c ****   */
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 260:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 261:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 262:Core/Src/stm32l4xx_hal_msp.c ****     {
 263:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 264:Core/Src/stm32l4xx_hal_msp.c ****     }
 265:Core/Src/stm32l4xx_hal_msp.c **** 
 266:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 268:Core/Src/stm32l4xx_hal_msp.c **** 
 269:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 270:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 271:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 272:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 273:Core/Src/stm32l4xx_hal_msp.c ****     */
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 14


 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 278:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 279:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280:Core/Src/stm32l4xx_hal_msp.c **** 
 281:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 282:Core/Src/stm32l4xx_hal_msp.c **** 
 283:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 284:Core/Src/stm32l4xx_hal_msp.c ****   }
 285:Core/Src/stm32l4xx_hal_msp.c **** 
 286:Core/Src/stm32l4xx_hal_msp.c **** }
 407              		.loc 1 286 1 view .LVU116
 408 0028 31B0     		add	sp, sp, #196
 409              		.cfi_remember_state
 410              		.cfi_def_cfa_offset 12
 411              		@ sp needed
 412 002a 30BD     		pop	{r4, r5, pc}
 413              	.LVL17:
 414              	.L31:
 415              		.cfi_restore_state
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 416              		.loc 1 203 5 is_stmt 1 view .LVU117
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 417              		.loc 1 203 40 is_stmt 0 view .LVU118
 418 002c 2023     		movs	r3, #32
 419 002e 0593     		str	r3, [sp, #20]
 204:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 420              		.loc 1 204 5 is_stmt 1 view .LVU119
 205:Core/Src/stm32l4xx_hal_msp.c ****     {
 421              		.loc 1 205 5 view .LVU120
 205:Core/Src/stm32l4xx_hal_msp.c ****     {
 422              		.loc 1 205 9 is_stmt 0 view .LVU121
 423 0030 05A8     		add	r0, sp, #20
 424 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 425              	.LVL18:
 205:Core/Src/stm32l4xx_hal_msp.c ****     {
 426              		.loc 1 205 8 view .LVU122
 427 0036 0028     		cmp	r0, #0
 428 0038 3FD1     		bne	.L33
 429              	.L26:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 430              		.loc 1 211 5 is_stmt 1 view .LVU123
 431              	.LBB6:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 432              		.loc 1 211 5 view .LVU124
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 433              		.loc 1 211 5 view .LVU125
 434 003a 3A4B     		ldr	r3, .L36+8
 435 003c DA6D     		ldr	r2, [r3, #92]
 436 003e 42F00102 		orr	r2, r2, #1
 437 0042 DA65     		str	r2, [r3, #92]
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 438              		.loc 1 211 5 view .LVU126
 439 0044 DA6D     		ldr	r2, [r3, #92]
 440 0046 02F00102 		and	r2, r2, #1
 441 004a 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 15


 211:Core/Src/stm32l4xx_hal_msp.c **** 
 442              		.loc 1 211 5 view .LVU127
 443 004c 019A     		ldr	r2, [sp, #4]
 444              	.LBE6:
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 445              		.loc 1 211 5 view .LVU128
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 446              		.loc 1 213 5 view .LVU129
 447              	.LBB7:
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 448              		.loc 1 213 5 view .LVU130
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 449              		.loc 1 213 5 view .LVU131
 450 004e DA6C     		ldr	r2, [r3, #76]
 451 0050 42F04002 		orr	r2, r2, #64
 452 0054 DA64     		str	r2, [r3, #76]
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 453              		.loc 1 213 5 view .LVU132
 454 0056 DB6C     		ldr	r3, [r3, #76]
 455 0058 03F04003 		and	r3, r3, #64
 456 005c 0293     		str	r3, [sp, #8]
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 457              		.loc 1 213 5 view .LVU133
 458 005e 029B     		ldr	r3, [sp, #8]
 459              	.LBE7:
 213:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 460              		.loc 1 213 5 view .LVU134
 214:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 461              		.loc 1 214 5 view .LVU135
 462 0060 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 463              	.LVL19:
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 464              		.loc 1 219 5 view .LVU136
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 465              		.loc 1 219 25 is_stmt 0 view .LVU137
 466 0064 4FF4C073 		mov	r3, #384
 467 0068 2B93     		str	r3, [sp, #172]
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 468              		.loc 1 220 5 is_stmt 1 view .LVU138
 220:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469              		.loc 1 220 26 is_stmt 0 view .LVU139
 470 006a 0223     		movs	r3, #2
 471 006c 2C93     		str	r3, [sp, #176]
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 472              		.loc 1 221 5 is_stmt 1 view .LVU140
 221:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 473              		.loc 1 221 26 is_stmt 0 view .LVU141
 474 006e 0025     		movs	r5, #0
 475 0070 2D95     		str	r5, [sp, #180]
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 476              		.loc 1 222 5 is_stmt 1 view .LVU142
 222:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 477              		.loc 1 222 27 is_stmt 0 view .LVU143
 478 0072 0323     		movs	r3, #3
 479 0074 2E93     		str	r3, [sp, #184]
 223:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 480              		.loc 1 223 5 is_stmt 1 view .LVU144
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 16


 223:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 481              		.loc 1 223 31 is_stmt 0 view .LVU145
 482 0076 0823     		movs	r3, #8
 483 0078 2F93     		str	r3, [sp, #188]
 224:Core/Src/stm32l4xx_hal_msp.c **** 
 484              		.loc 1 224 5 is_stmt 1 view .LVU146
 485 007a 2BA9     		add	r1, sp, #172
 486 007c 2A48     		ldr	r0, .L36+12
 487 007e FFF7FEFF 		bl	HAL_GPIO_Init
 488              	.LVL20:
 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 489              		.loc 1 228 5 view .LVU147
 228:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 490              		.loc 1 228 30 is_stmt 0 view .LVU148
 491 0082 2A48     		ldr	r0, .L36+16
 492 0084 2A4B     		ldr	r3, .L36+20
 493 0086 0360     		str	r3, [r0]
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 494              		.loc 1 229 5 is_stmt 1 view .LVU149
 229:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 495              		.loc 1 229 34 is_stmt 0 view .LVU150
 496 0088 2323     		movs	r3, #35
 497 008a 4360     		str	r3, [r0, #4]
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 498              		.loc 1 230 5 is_stmt 1 view .LVU151
 230:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 499              		.loc 1 230 36 is_stmt 0 view .LVU152
 500 008c 8560     		str	r5, [r0, #8]
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 501              		.loc 1 231 5 is_stmt 1 view .LVU153
 231:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 502              		.loc 1 231 36 is_stmt 0 view .LVU154
 503 008e C560     		str	r5, [r0, #12]
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 504              		.loc 1 232 5 is_stmt 1 view .LVU155
 232:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 505              		.loc 1 232 33 is_stmt 0 view .LVU156
 506 0090 8023     		movs	r3, #128
 507 0092 0361     		str	r3, [r0, #16]
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 508              		.loc 1 233 5 is_stmt 1 view .LVU157
 233:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 509              		.loc 1 233 46 is_stmt 0 view .LVU158
 510 0094 4561     		str	r5, [r0, #20]
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 511              		.loc 1 234 5 is_stmt 1 view .LVU159
 234:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 512              		.loc 1 234 43 is_stmt 0 view .LVU160
 513 0096 8561     		str	r5, [r0, #24]
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 514              		.loc 1 235 5 is_stmt 1 view .LVU161
 235:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 515              		.loc 1 235 31 is_stmt 0 view .LVU162
 516 0098 C561     		str	r5, [r0, #28]
 236:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 517              		.loc 1 236 5 is_stmt 1 view .LVU163
 236:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 17


 518              		.loc 1 236 35 is_stmt 0 view .LVU164
 519 009a 0562     		str	r5, [r0, #32]
 237:Core/Src/stm32l4xx_hal_msp.c ****     {
 520              		.loc 1 237 5 is_stmt 1 view .LVU165
 237:Core/Src/stm32l4xx_hal_msp.c ****     {
 521              		.loc 1 237 9 is_stmt 0 view .LVU166
 522 009c FFF7FEFF 		bl	HAL_DMA_Init
 523              	.LVL21:
 237:Core/Src/stm32l4xx_hal_msp.c ****     {
 524              		.loc 1 237 8 view .LVU167
 525 00a0 70B9     		cbnz	r0, .L34
 526              	.L27:
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 527              		.loc 1 242 5 is_stmt 1 view .LVU168
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 528              		.loc 1 242 5 view .LVU169
 529 00a2 224B     		ldr	r3, .L36+16
 530 00a4 E367     		str	r3, [r4, #124]
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 531              		.loc 1 242 5 view .LVU170
 532 00a6 9C62     		str	r4, [r3, #40]
 242:Core/Src/stm32l4xx_hal_msp.c **** 
 533              		.loc 1 242 5 view .LVU171
 245:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 534              		.loc 1 245 5 view .LVU172
 535 00a8 0022     		movs	r2, #0
 536 00aa 1146     		mov	r1, r2
 537 00ac 4620     		movs	r0, #70
 538 00ae FFF7FEFF 		bl	HAL_NVIC_SetPriority
 539              	.LVL22:
 246:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 540              		.loc 1 246 5 view .LVU173
 541 00b2 4620     		movs	r0, #70
 542 00b4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 543              	.LVL23:
 544 00b8 B6E7     		b	.L24
 545              	.L33:
 207:Core/Src/stm32l4xx_hal_msp.c ****     }
 546              		.loc 1 207 7 view .LVU174
 547 00ba FFF7FEFF 		bl	Error_Handler
 548              	.LVL24:
 549 00be BCE7     		b	.L26
 550              	.L34:
 239:Core/Src/stm32l4xx_hal_msp.c ****     }
 551              		.loc 1 239 7 view .LVU175
 552 00c0 FFF7FEFF 		bl	Error_Handler
 553              	.LVL25:
 554 00c4 EDE7     		b	.L27
 555              	.L32:
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 556              		.loc 1 259 5 view .LVU176
 259:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 557              		.loc 1 259 40 is_stmt 0 view .LVU177
 558 00c6 0823     		movs	r3, #8
 559 00c8 0593     		str	r3, [sp, #20]
 260:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 560              		.loc 1 260 5 is_stmt 1 view .LVU178
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 18


 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 561              		.loc 1 261 5 view .LVU179
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 562              		.loc 1 261 9 is_stmt 0 view .LVU180
 563 00ca 05A8     		add	r0, sp, #20
 564 00cc FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 565              	.LVL26:
 261:Core/Src/stm32l4xx_hal_msp.c ****     {
 566              		.loc 1 261 8 view .LVU181
 567 00d0 08BB     		cbnz	r0, .L35
 568              	.L29:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 569              		.loc 1 267 5 is_stmt 1 view .LVU182
 570              	.LBB8:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 571              		.loc 1 267 5 view .LVU183
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 572              		.loc 1 267 5 view .LVU184
 573 00d2 144B     		ldr	r3, .L36+8
 574 00d4 9A6D     		ldr	r2, [r3, #88]
 575 00d6 42F40022 		orr	r2, r2, #524288
 576 00da 9A65     		str	r2, [r3, #88]
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 577              		.loc 1 267 5 view .LVU185
 578 00dc 9A6D     		ldr	r2, [r3, #88]
 579 00de 02F40022 		and	r2, r2, #524288
 580 00e2 0392     		str	r2, [sp, #12]
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 581              		.loc 1 267 5 view .LVU186
 582 00e4 039A     		ldr	r2, [sp, #12]
 583              	.LBE8:
 267:Core/Src/stm32l4xx_hal_msp.c **** 
 584              		.loc 1 267 5 view .LVU187
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 585              		.loc 1 269 5 view .LVU188
 586              	.LBB9:
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 587              		.loc 1 269 5 view .LVU189
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 588              		.loc 1 269 5 view .LVU190
 589 00e6 DA6C     		ldr	r2, [r3, #76]
 590 00e8 42F00102 		orr	r2, r2, #1
 591 00ec DA64     		str	r2, [r3, #76]
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 592              		.loc 1 269 5 view .LVU191
 593 00ee DB6C     		ldr	r3, [r3, #76]
 594 00f0 03F00103 		and	r3, r3, #1
 595 00f4 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 596              		.loc 1 269 5 view .LVU192
 597 00f6 049B     		ldr	r3, [sp, #16]
 598              	.LBE9:
 269:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 599              		.loc 1 269 5 view .LVU193
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 600              		.loc 1 274 5 view .LVU194
 274:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 19


 601              		.loc 1 274 25 is_stmt 0 view .LVU195
 602 00f8 0323     		movs	r3, #3
 603 00fa 2B93     		str	r3, [sp, #172]
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 604              		.loc 1 275 5 is_stmt 1 view .LVU196
 275:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 605              		.loc 1 275 26 is_stmt 0 view .LVU197
 606 00fc 0222     		movs	r2, #2
 607 00fe 2C92     		str	r2, [sp, #176]
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 608              		.loc 1 276 5 is_stmt 1 view .LVU198
 276:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 609              		.loc 1 276 26 is_stmt 0 view .LVU199
 610 0100 0022     		movs	r2, #0
 611 0102 2D92     		str	r2, [sp, #180]
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 612              		.loc 1 277 5 is_stmt 1 view .LVU200
 277:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 613              		.loc 1 277 27 is_stmt 0 view .LVU201
 614 0104 2E93     		str	r3, [sp, #184]
 278:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 615              		.loc 1 278 5 is_stmt 1 view .LVU202
 278:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 616              		.loc 1 278 31 is_stmt 0 view .LVU203
 617 0106 0823     		movs	r3, #8
 618 0108 2F93     		str	r3, [sp, #188]
 279:Core/Src/stm32l4xx_hal_msp.c **** 
 619              		.loc 1 279 5 is_stmt 1 view .LVU204
 620 010a 2BA9     		add	r1, sp, #172
 621 010c 4FF09040 		mov	r0, #1207959552
 622 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 623              	.LVL27:
 624              		.loc 1 286 1 is_stmt 0 view .LVU205
 625 0114 88E7     		b	.L24
 626              	.L35:
 263:Core/Src/stm32l4xx_hal_msp.c ****     }
 627              		.loc 1 263 7 is_stmt 1 view .LVU206
 628 0116 FFF7FEFF 		bl	Error_Handler
 629              	.LVL28:
 630 011a DAE7     		b	.L29
 631              	.L37:
 632              		.align	2
 633              	.L36:
 634 011c 00800040 		.word	1073774592
 635 0120 004C0040 		.word	1073761280
 636 0124 00100240 		.word	1073876992
 637 0128 00180048 		.word	1207965696
 638 012c 00000000 		.word	hdma_lpuart1_rx
 639 0130 1C000240 		.word	1073872924
 640              		.cfi_endproc
 641              	.LFE324:
 643              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 644              		.align	1
 645              		.global	HAL_UART_MspDeInit
 646              		.syntax unified
 647              		.thumb
 648              		.thumb_func
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 20


 650              	HAL_UART_MspDeInit:
 651              	.LVL29:
 652              	.LFB325:
 287:Core/Src/stm32l4xx_hal_msp.c **** 
 288:Core/Src/stm32l4xx_hal_msp.c **** /**
 289:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 290:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 291:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 292:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32l4xx_hal_msp.c **** */
 294:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 295:Core/Src/stm32l4xx_hal_msp.c **** {
 653              		.loc 1 295 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 0
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657              		.loc 1 295 1 is_stmt 0 view .LVU208
 658 0000 10B5     		push	{r4, lr}
 659              		.cfi_def_cfa_offset 8
 660              		.cfi_offset 4, -8
 661              		.cfi_offset 14, -4
 296:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 662              		.loc 1 296 3 is_stmt 1 view .LVU209
 663              		.loc 1 296 11 is_stmt 0 view .LVU210
 664 0002 0368     		ldr	r3, [r0]
 665              		.loc 1 296 5 view .LVU211
 666 0004 124A     		ldr	r2, .L44
 667 0006 9342     		cmp	r3, r2
 668 0008 03D0     		beq	.L42
 297:Core/Src/stm32l4xx_hal_msp.c ****   {
 298:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 299:Core/Src/stm32l4xx_hal_msp.c **** 
 300:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 301:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 302:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 303:Core/Src/stm32l4xx_hal_msp.c **** 
 304:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 305:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 306:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 307:Core/Src/stm32l4xx_hal_msp.c ****     */
 308:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 309:Core/Src/stm32l4xx_hal_msp.c **** 
 310:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 311:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 312:Core/Src/stm32l4xx_hal_msp.c **** 
 313:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 314:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 318:Core/Src/stm32l4xx_hal_msp.c ****   }
 319:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 669              		.loc 1 319 8 is_stmt 1 view .LVU212
 670              		.loc 1 319 10 is_stmt 0 view .LVU213
 671 000a 124A     		ldr	r2, .L44+4
 672 000c 9342     		cmp	r3, r2
 673 000e 13D0     		beq	.L43
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 21


 674              	.LVL30:
 675              	.L38:
 320:Core/Src/stm32l4xx_hal_msp.c ****   {
 321:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 322:Core/Src/stm32l4xx_hal_msp.c **** 
 323:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 324:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 325:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 328:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 329:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> UART4_RX
 330:Core/Src/stm32l4xx_hal_msp.c ****     */
 331:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 332:Core/Src/stm32l4xx_hal_msp.c **** 
 333:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 334:Core/Src/stm32l4xx_hal_msp.c **** 
 335:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 336:Core/Src/stm32l4xx_hal_msp.c ****   }
 337:Core/Src/stm32l4xx_hal_msp.c **** 
 338:Core/Src/stm32l4xx_hal_msp.c **** }
 676              		.loc 1 338 1 view .LVU214
 677 0010 10BD     		pop	{r4, pc}
 678              	.LVL31:
 679              	.L42:
 680              		.loc 1 338 1 view .LVU215
 681 0012 0446     		mov	r4, r0
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 682              		.loc 1 302 5 is_stmt 1 view .LVU216
 683 0014 02F5C832 		add	r2, r2, #102400
 684 0018 D36D     		ldr	r3, [r2, #92]
 685 001a 23F00103 		bic	r3, r3, #1
 686 001e D365     		str	r3, [r2, #92]
 308:Core/Src/stm32l4xx_hal_msp.c **** 
 687              		.loc 1 308 5 view .LVU217
 688 0020 4FF4C071 		mov	r1, #384
 689 0024 0C48     		ldr	r0, .L44+8
 690              	.LVL32:
 308:Core/Src/stm32l4xx_hal_msp.c **** 
 691              		.loc 1 308 5 is_stmt 0 view .LVU218
 692 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 693              	.LVL33:
 311:Core/Src/stm32l4xx_hal_msp.c **** 
 694              		.loc 1 311 5 is_stmt 1 view .LVU219
 695 002a E06F     		ldr	r0, [r4, #124]
 696 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 697              	.LVL34:
 314:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 698              		.loc 1 314 5 view .LVU220
 699 0030 4620     		movs	r0, #70
 700 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 701              	.LVL35:
 702 0036 EBE7     		b	.L38
 703              	.LVL36:
 704              	.L43:
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 705              		.loc 1 325 5 view .LVU221
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 22


 706 0038 02F5E232 		add	r2, r2, #115712
 707 003c 936D     		ldr	r3, [r2, #88]
 708 003e 23F40023 		bic	r3, r3, #524288
 709 0042 9365     		str	r3, [r2, #88]
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 710              		.loc 1 331 5 view .LVU222
 711 0044 0321     		movs	r1, #3
 712 0046 4FF09040 		mov	r0, #1207959552
 713              	.LVL37:
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 714              		.loc 1 331 5 is_stmt 0 view .LVU223
 715 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 716              	.LVL38:
 717              		.loc 1 338 1 view .LVU224
 718 004e DFE7     		b	.L38
 719              	.L45:
 720              		.align	2
 721              	.L44:
 722 0050 00800040 		.word	1073774592
 723 0054 004C0040 		.word	1073761280
 724 0058 00180048 		.word	1207965696
 725              		.cfi_endproc
 726              	.LFE325:
 728              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 729              		.align	1
 730              		.global	HAL_TIM_Base_MspInit
 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 735              	HAL_TIM_Base_MspInit:
 736              	.LVL39:
 737              	.LFB326:
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 340:Core/Src/stm32l4xx_hal_msp.c **** /**
 341:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 342:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 343:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 344:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 345:Core/Src/stm32l4xx_hal_msp.c **** */
 346:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 347:Core/Src/stm32l4xx_hal_msp.c **** {
 738              		.loc 1 347 1 is_stmt 1 view -0
 739              		.cfi_startproc
 740              		@ args = 0, pretend = 0, frame = 8
 741              		@ frame_needed = 0, uses_anonymous_args = 0
 742              		@ link register save eliminated.
 743              		.loc 1 347 1 is_stmt 0 view .LVU226
 744 0000 82B0     		sub	sp, sp, #8
 745              		.cfi_def_cfa_offset 8
 348:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 746              		.loc 1 348 3 is_stmt 1 view .LVU227
 747              		.loc 1 348 15 is_stmt 0 view .LVU228
 748 0002 0368     		ldr	r3, [r0]
 749              		.loc 1 348 5 view .LVU229
 750 0004 0E4A     		ldr	r2, .L52
 751 0006 9342     		cmp	r3, r2
 752 0008 04D0     		beq	.L50
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 23


 349:Core/Src/stm32l4xx_hal_msp.c ****   {
 350:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 351:Core/Src/stm32l4xx_hal_msp.c **** 
 352:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 353:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 354:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 355:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 356:Core/Src/stm32l4xx_hal_msp.c **** 
 357:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 358:Core/Src/stm32l4xx_hal_msp.c ****   }
 359:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 753              		.loc 1 359 8 is_stmt 1 view .LVU230
 754              		.loc 1 359 10 is_stmt 0 view .LVU231
 755 000a 0E4A     		ldr	r2, .L52+4
 756 000c 9342     		cmp	r3, r2
 757 000e 0CD0     		beq	.L51
 758              	.L46:
 360:Core/Src/stm32l4xx_hal_msp.c ****   {
 361:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 362:Core/Src/stm32l4xx_hal_msp.c **** 
 363:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 364:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 365:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 366:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 367:Core/Src/stm32l4xx_hal_msp.c **** 
 368:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 369:Core/Src/stm32l4xx_hal_msp.c ****   }
 370:Core/Src/stm32l4xx_hal_msp.c **** 
 371:Core/Src/stm32l4xx_hal_msp.c **** }
 759              		.loc 1 371 1 view .LVU232
 760 0010 02B0     		add	sp, sp, #8
 761              		.cfi_remember_state
 762              		.cfi_def_cfa_offset 0
 763              		@ sp needed
 764 0012 7047     		bx	lr
 765              	.L50:
 766              		.cfi_restore_state
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 767              		.loc 1 354 5 is_stmt 1 view .LVU233
 768              	.LBB10:
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 769              		.loc 1 354 5 view .LVU234
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 770              		.loc 1 354 5 view .LVU235
 771 0014 0C4B     		ldr	r3, .L52+8
 772 0016 9A6D     		ldr	r2, [r3, #88]
 773 0018 42F00202 		orr	r2, r2, #2
 774 001c 9A65     		str	r2, [r3, #88]
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 775              		.loc 1 354 5 view .LVU236
 776 001e 9B6D     		ldr	r3, [r3, #88]
 777 0020 03F00203 		and	r3, r3, #2
 778 0024 0093     		str	r3, [sp]
 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 779              		.loc 1 354 5 view .LVU237
 780 0026 009B     		ldr	r3, [sp]
 781              	.LBE10:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 24


 354:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 782              		.loc 1 354 5 view .LVU238
 783 0028 F2E7     		b	.L46
 784              	.L51:
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 785              		.loc 1 365 5 view .LVU239
 786              	.LBB11:
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 787              		.loc 1 365 5 view .LVU240
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 788              		.loc 1 365 5 view .LVU241
 789 002a 074B     		ldr	r3, .L52+8
 790 002c 9A6D     		ldr	r2, [r3, #88]
 791 002e 42F00402 		orr	r2, r2, #4
 792 0032 9A65     		str	r2, [r3, #88]
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 793              		.loc 1 365 5 view .LVU242
 794 0034 9B6D     		ldr	r3, [r3, #88]
 795 0036 03F00403 		and	r3, r3, #4
 796 003a 0193     		str	r3, [sp, #4]
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 797              		.loc 1 365 5 view .LVU243
 798 003c 019B     		ldr	r3, [sp, #4]
 799              	.LBE11:
 365:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 800              		.loc 1 365 5 view .LVU244
 801              		.loc 1 371 1 is_stmt 0 view .LVU245
 802 003e E7E7     		b	.L46
 803              	.L53:
 804              		.align	2
 805              	.L52:
 806 0040 00040040 		.word	1073742848
 807 0044 00080040 		.word	1073743872
 808 0048 00100240 		.word	1073876992
 809              		.cfi_endproc
 810              	.LFE326:
 812              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 813              		.align	1
 814              		.global	HAL_TIM_MspPostInit
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	HAL_TIM_MspPostInit:
 820              	.LVL40:
 821              	.LFB327:
 372:Core/Src/stm32l4xx_hal_msp.c **** 
 373:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 374:Core/Src/stm32l4xx_hal_msp.c **** {
 822              		.loc 1 374 1 is_stmt 1 view -0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 24
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		.loc 1 374 1 is_stmt 0 view .LVU247
 827 0000 00B5     		push	{lr}
 828              		.cfi_def_cfa_offset 4
 829              		.cfi_offset 14, -4
 830 0002 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 25


 831              		.cfi_def_cfa_offset 32
 375:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 832              		.loc 1 375 3 is_stmt 1 view .LVU248
 833              		.loc 1 375 20 is_stmt 0 view .LVU249
 834 0004 0023     		movs	r3, #0
 835 0006 0193     		str	r3, [sp, #4]
 836 0008 0293     		str	r3, [sp, #8]
 837 000a 0393     		str	r3, [sp, #12]
 838 000c 0493     		str	r3, [sp, #16]
 839 000e 0593     		str	r3, [sp, #20]
 376:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 840              		.loc 1 376 3 is_stmt 1 view .LVU250
 841              		.loc 1 376 10 is_stmt 0 view .LVU251
 842 0010 0268     		ldr	r2, [r0]
 843              		.loc 1 376 5 view .LVU252
 844 0012 0D4B     		ldr	r3, .L58
 845 0014 9A42     		cmp	r2, r3
 846 0016 02D0     		beq	.L57
 847              	.LVL41:
 848              	.L54:
 377:Core/Src/stm32l4xx_hal_msp.c ****   {
 378:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 379:Core/Src/stm32l4xx_hal_msp.c **** 
 380:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 381:Core/Src/stm32l4xx_hal_msp.c **** 
 382:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 383:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 384:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 385:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 386:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> TIM3_CH3
 387:Core/Src/stm32l4xx_hal_msp.c ****     */
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 390:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 392:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 393:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 396:Core/Src/stm32l4xx_hal_msp.c **** 
 397:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 398:Core/Src/stm32l4xx_hal_msp.c ****   }
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 400:Core/Src/stm32l4xx_hal_msp.c **** }
 849              		.loc 1 400 1 view .LVU253
 850 0018 07B0     		add	sp, sp, #28
 851              		.cfi_remember_state
 852              		.cfi_def_cfa_offset 4
 853              		@ sp needed
 854 001a 5DF804FB 		ldr	pc, [sp], #4
 855              	.LVL42:
 856              	.L57:
 857              		.cfi_restore_state
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 858              		.loc 1 382 5 is_stmt 1 view .LVU254
 859              	.LBB12:
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 26


 860              		.loc 1 382 5 view .LVU255
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 861              		.loc 1 382 5 view .LVU256
 862 001e 03F50333 		add	r3, r3, #134144
 863 0022 DA6C     		ldr	r2, [r3, #76]
 864 0024 42F01002 		orr	r2, r2, #16
 865 0028 DA64     		str	r2, [r3, #76]
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 866              		.loc 1 382 5 view .LVU257
 867 002a DB6C     		ldr	r3, [r3, #76]
 868 002c 03F01003 		and	r3, r3, #16
 869 0030 0093     		str	r3, [sp]
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 870              		.loc 1 382 5 view .LVU258
 871 0032 009B     		ldr	r3, [sp]
 872              	.LBE12:
 382:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 873              		.loc 1 382 5 view .LVU259
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 874              		.loc 1 388 5 view .LVU260
 388:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 875              		.loc 1 388 25 is_stmt 0 view .LVU261
 876 0034 3823     		movs	r3, #56
 877 0036 0193     		str	r3, [sp, #4]
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 878              		.loc 1 389 5 is_stmt 1 view .LVU262
 389:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 879              		.loc 1 389 26 is_stmt 0 view .LVU263
 880 0038 0223     		movs	r3, #2
 881 003a 0293     		str	r3, [sp, #8]
 390:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 882              		.loc 1 390 5 is_stmt 1 view .LVU264
 391:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 883              		.loc 1 391 5 view .LVU265
 392:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 884              		.loc 1 392 5 view .LVU266
 392:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 885              		.loc 1 392 31 is_stmt 0 view .LVU267
 886 003c 0593     		str	r3, [sp, #20]
 393:Core/Src/stm32l4xx_hal_msp.c **** 
 887              		.loc 1 393 5 is_stmt 1 view .LVU268
 888 003e 01A9     		add	r1, sp, #4
 889 0040 0248     		ldr	r0, .L58+4
 890              	.LVL43:
 393:Core/Src/stm32l4xx_hal_msp.c **** 
 891              		.loc 1 393 5 is_stmt 0 view .LVU269
 892 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 893              	.LVL44:
 894              		.loc 1 400 1 view .LVU270
 895 0046 E7E7     		b	.L54
 896              	.L59:
 897              		.align	2
 898              	.L58:
 899 0048 00040040 		.word	1073742848
 900 004c 00100048 		.word	1207963648
 901              		.cfi_endproc
 902              	.LFE327:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 27


 904              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 905              		.align	1
 906              		.global	HAL_TIM_Base_MspDeInit
 907              		.syntax unified
 908              		.thumb
 909              		.thumb_func
 911              	HAL_TIM_Base_MspDeInit:
 912              	.LVL45:
 913              	.LFB328:
 401:Core/Src/stm32l4xx_hal_msp.c **** /**
 402:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 403:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 404:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 405:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 406:Core/Src/stm32l4xx_hal_msp.c **** */
 407:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 408:Core/Src/stm32l4xx_hal_msp.c **** {
 914              		.loc 1 408 1 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 409:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 919              		.loc 1 409 3 view .LVU272
 920              		.loc 1 409 15 is_stmt 0 view .LVU273
 921 0000 0368     		ldr	r3, [r0]
 922              		.loc 1 409 5 view .LVU274
 923 0002 0A4A     		ldr	r2, .L65
 924 0004 9342     		cmp	r3, r2
 925 0006 03D0     		beq	.L63
 410:Core/Src/stm32l4xx_hal_msp.c ****   {
 411:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 412:Core/Src/stm32l4xx_hal_msp.c **** 
 413:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 414:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 415:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 416:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 417:Core/Src/stm32l4xx_hal_msp.c **** 
 418:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 419:Core/Src/stm32l4xx_hal_msp.c ****   }
 420:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 926              		.loc 1 420 8 is_stmt 1 view .LVU275
 927              		.loc 1 420 10 is_stmt 0 view .LVU276
 928 0008 094A     		ldr	r2, .L65+4
 929 000a 9342     		cmp	r3, r2
 930 000c 07D0     		beq	.L64
 931              	.L60:
 421:Core/Src/stm32l4xx_hal_msp.c ****   {
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 423:Core/Src/stm32l4xx_hal_msp.c **** 
 424:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 425:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 426:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 427:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 428:Core/Src/stm32l4xx_hal_msp.c **** 
 429:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 430:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 28


 431:Core/Src/stm32l4xx_hal_msp.c **** 
 432:Core/Src/stm32l4xx_hal_msp.c **** }
 932              		.loc 1 432 1 view .LVU277
 933 000e 7047     		bx	lr
 934              	.L63:
 415:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 935              		.loc 1 415 5 is_stmt 1 view .LVU278
 936 0010 02F50332 		add	r2, r2, #134144
 937 0014 936D     		ldr	r3, [r2, #88]
 938 0016 23F00203 		bic	r3, r3, #2
 939 001a 9365     		str	r3, [r2, #88]
 940 001c 7047     		bx	lr
 941              	.L64:
 426:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 942              		.loc 1 426 5 view .LVU279
 943 001e 02F50232 		add	r2, r2, #133120
 944 0022 936D     		ldr	r3, [r2, #88]
 945 0024 23F00403 		bic	r3, r3, #4
 946 0028 9365     		str	r3, [r2, #88]
 947              		.loc 1 432 1 is_stmt 0 view .LVU280
 948 002a F0E7     		b	.L60
 949              	.L66:
 950              		.align	2
 951              	.L65:
 952 002c 00040040 		.word	1073742848
 953 0030 00080040 		.word	1073743872
 954              		.cfi_endproc
 955              	.LFE328:
 957              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 958              		.align	1
 959              		.global	HAL_PCD_MspInit
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 964              	HAL_PCD_MspInit:
 965              	.LVL46:
 966              	.LFB329:
 433:Core/Src/stm32l4xx_hal_msp.c **** 
 434:Core/Src/stm32l4xx_hal_msp.c **** /**
 435:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 436:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 437:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 438:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 439:Core/Src/stm32l4xx_hal_msp.c **** */
 440:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 441:Core/Src/stm32l4xx_hal_msp.c **** {
 967              		.loc 1 441 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 184
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		.loc 1 441 1 is_stmt 0 view .LVU282
 972 0000 30B5     		push	{r4, r5, lr}
 973              		.cfi_def_cfa_offset 12
 974              		.cfi_offset 4, -12
 975              		.cfi_offset 5, -8
 976              		.cfi_offset 14, -4
 977 0002 AFB0     		sub	sp, sp, #188
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 29


 978              		.cfi_def_cfa_offset 200
 979 0004 0446     		mov	r4, r0
 442:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 980              		.loc 1 442 3 is_stmt 1 view .LVU283
 981              		.loc 1 442 20 is_stmt 0 view .LVU284
 982 0006 0021     		movs	r1, #0
 983 0008 2991     		str	r1, [sp, #164]
 984 000a 2A91     		str	r1, [sp, #168]
 985 000c 2B91     		str	r1, [sp, #172]
 986 000e 2C91     		str	r1, [sp, #176]
 987 0010 2D91     		str	r1, [sp, #180]
 443:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 988              		.loc 1 443 3 is_stmt 1 view .LVU285
 989              		.loc 1 443 28 is_stmt 0 view .LVU286
 990 0012 9822     		movs	r2, #152
 991 0014 03A8     		add	r0, sp, #12
 992              	.LVL47:
 993              		.loc 1 443 28 view .LVU287
 994 0016 FFF7FEFF 		bl	memset
 995              	.LVL48:
 444:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 996              		.loc 1 444 3 is_stmt 1 view .LVU288
 997              		.loc 1 444 10 is_stmt 0 view .LVU289
 998 001a 2368     		ldr	r3, [r4]
 999              		.loc 1 444 5 view .LVU290
 1000 001c B3F1A04F 		cmp	r3, #1342177280
 1001 0020 01D0     		beq	.L72
 1002              	.LVL49:
 1003              	.L67:
 445:Core/Src/stm32l4xx_hal_msp.c ****   {
 446:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 447:Core/Src/stm32l4xx_hal_msp.c **** 
 448:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 449:Core/Src/stm32l4xx_hal_msp.c **** 
 450:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 451:Core/Src/stm32l4xx_hal_msp.c ****   */
 452:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 453:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 454:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 455:Core/Src/stm32l4xx_hal_msp.c ****     {
 456:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 457:Core/Src/stm32l4xx_hal_msp.c ****     }
 458:Core/Src/stm32l4xx_hal_msp.c **** 
 459:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 460:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 461:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 462:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 463:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 464:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 465:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 466:Core/Src/stm32l4xx_hal_msp.c ****     */
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 471:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 472:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 30


 473:Core/Src/stm32l4xx_hal_msp.c **** 
 474:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 475:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 476:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 477:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 478:Core/Src/stm32l4xx_hal_msp.c **** 
 479:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 480:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 483:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 484:Core/Src/stm32l4xx_hal_msp.c ****     {
 485:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 486:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 487:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 488:Core/Src/stm32l4xx_hal_msp.c ****     }
 489:Core/Src/stm32l4xx_hal_msp.c ****     else
 490:Core/Src/stm32l4xx_hal_msp.c ****     {
 491:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 492:Core/Src/stm32l4xx_hal_msp.c ****     }
 493:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 494:Core/Src/stm32l4xx_hal_msp.c **** 
 495:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 496:Core/Src/stm32l4xx_hal_msp.c ****   }
 497:Core/Src/stm32l4xx_hal_msp.c **** 
 498:Core/Src/stm32l4xx_hal_msp.c **** }
 1004              		.loc 1 498 1 view .LVU291
 1005 0022 2FB0     		add	sp, sp, #188
 1006              		.cfi_remember_state
 1007              		.cfi_def_cfa_offset 12
 1008              		@ sp needed
 1009 0024 30BD     		pop	{r4, r5, pc}
 1010              	.LVL50:
 1011              	.L72:
 1012              		.cfi_restore_state
 452:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1013              		.loc 1 452 5 is_stmt 1 view .LVU292
 452:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1014              		.loc 1 452 40 is_stmt 0 view .LVU293
 1015 0026 4FF40053 		mov	r3, #8192
 1016 002a 0393     		str	r3, [sp, #12]
 453:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1017              		.loc 1 453 5 is_stmt 1 view .LVU294
 454:Core/Src/stm32l4xx_hal_msp.c ****     {
 1018              		.loc 1 454 5 view .LVU295
 454:Core/Src/stm32l4xx_hal_msp.c ****     {
 1019              		.loc 1 454 9 is_stmt 0 view .LVU296
 1020 002c 03A8     		add	r0, sp, #12
 1021 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1022              	.LVL51:
 454:Core/Src/stm32l4xx_hal_msp.c ****     {
 1023              		.loc 1 454 8 view .LVU297
 1024 0032 0028     		cmp	r0, #0
 1025 0034 40D1     		bne	.L73
 1026              	.L69:
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1027              		.loc 1 459 5 is_stmt 1 view .LVU298
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 31


 1028              	.LBB13:
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1029              		.loc 1 459 5 view .LVU299
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1030              		.loc 1 459 5 view .LVU300
 1031 0036 234C     		ldr	r4, .L74
 1032              	.LVL52:
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1033              		.loc 1 459 5 is_stmt 0 view .LVU301
 1034 0038 E36C     		ldr	r3, [r4, #76]
 1035 003a 43F00103 		orr	r3, r3, #1
 1036 003e E364     		str	r3, [r4, #76]
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1037              		.loc 1 459 5 is_stmt 1 view .LVU302
 1038 0040 E36C     		ldr	r3, [r4, #76]
 1039 0042 03F00103 		and	r3, r3, #1
 1040 0046 0093     		str	r3, [sp]
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1041              		.loc 1 459 5 view .LVU303
 1042 0048 009B     		ldr	r3, [sp]
 1043              	.LBE13:
 459:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 1044              		.loc 1 459 5 view .LVU304
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1045              		.loc 1 467 5 view .LVU305
 467:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1046              		.loc 1 467 25 is_stmt 0 view .LVU306
 1047 004a 4FF4E853 		mov	r3, #7424
 1048 004e 2993     		str	r3, [sp, #164]
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1049              		.loc 1 468 5 is_stmt 1 view .LVU307
 468:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1050              		.loc 1 468 26 is_stmt 0 view .LVU308
 1051 0050 0223     		movs	r3, #2
 1052 0052 2A93     		str	r3, [sp, #168]
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1053              		.loc 1 469 5 is_stmt 1 view .LVU309
 469:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1054              		.loc 1 469 26 is_stmt 0 view .LVU310
 1055 0054 0025     		movs	r5, #0
 1056 0056 2B95     		str	r5, [sp, #172]
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1057              		.loc 1 470 5 is_stmt 1 view .LVU311
 470:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1058              		.loc 1 470 27 is_stmt 0 view .LVU312
 1059 0058 0323     		movs	r3, #3
 1060 005a 2C93     		str	r3, [sp, #176]
 471:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1061              		.loc 1 471 5 is_stmt 1 view .LVU313
 471:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1062              		.loc 1 471 31 is_stmt 0 view .LVU314
 1063 005c 0A23     		movs	r3, #10
 1064 005e 2D93     		str	r3, [sp, #180]
 472:Core/Src/stm32l4xx_hal_msp.c **** 
 1065              		.loc 1 472 5 is_stmt 1 view .LVU315
 1066 0060 29A9     		add	r1, sp, #164
 1067 0062 4FF09040 		mov	r0, #1207959552
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 32


 1068 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 1069              	.LVL53:
 474:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1070              		.loc 1 474 5 view .LVU316
 474:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1071              		.loc 1 474 25 is_stmt 0 view .LVU317
 1072 006a 4FF40073 		mov	r3, #512
 1073 006e 2993     		str	r3, [sp, #164]
 475:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1074              		.loc 1 475 5 is_stmt 1 view .LVU318
 475:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1075              		.loc 1 475 26 is_stmt 0 view .LVU319
 1076 0070 2A95     		str	r5, [sp, #168]
 476:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1077              		.loc 1 476 5 is_stmt 1 view .LVU320
 476:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1078              		.loc 1 476 26 is_stmt 0 view .LVU321
 1079 0072 2B95     		str	r5, [sp, #172]
 477:Core/Src/stm32l4xx_hal_msp.c **** 
 1080              		.loc 1 477 5 is_stmt 1 view .LVU322
 1081 0074 29A9     		add	r1, sp, #164
 1082 0076 4FF09040 		mov	r0, #1207959552
 1083 007a FFF7FEFF 		bl	HAL_GPIO_Init
 1084              	.LVL54:
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1085              		.loc 1 480 5 view .LVU323
 1086              	.LBB14:
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1087              		.loc 1 480 5 view .LVU324
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1088              		.loc 1 480 5 view .LVU325
 1089 007e E36C     		ldr	r3, [r4, #76]
 1090 0080 43F48053 		orr	r3, r3, #4096
 1091 0084 E364     		str	r3, [r4, #76]
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1092              		.loc 1 480 5 view .LVU326
 1093 0086 E36C     		ldr	r3, [r4, #76]
 1094 0088 03F48053 		and	r3, r3, #4096
 1095 008c 0193     		str	r3, [sp, #4]
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1096              		.loc 1 480 5 view .LVU327
 1097 008e 019B     		ldr	r3, [sp, #4]
 1098              	.LBE14:
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1099              		.loc 1 480 5 view .LVU328
 483:Core/Src/stm32l4xx_hal_msp.c ****     {
 1100              		.loc 1 483 5 view .LVU329
 483:Core/Src/stm32l4xx_hal_msp.c ****     {
 1101              		.loc 1 483 8 is_stmt 0 view .LVU330
 1102 0090 A36D     		ldr	r3, [r4, #88]
 483:Core/Src/stm32l4xx_hal_msp.c ****     {
 1103              		.loc 1 483 7 view .LVU331
 1104 0092 13F0805F 		tst	r3, #268435456
 1105 0096 12D1     		bne	.L70
 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1106              		.loc 1 485 7 is_stmt 1 view .LVU332
 1107              	.LBB15:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 33


 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1108              		.loc 1 485 7 view .LVU333
 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1109              		.loc 1 485 7 view .LVU334
 1110 0098 A36D     		ldr	r3, [r4, #88]
 1111 009a 43F08053 		orr	r3, r3, #268435456
 1112 009e A365     		str	r3, [r4, #88]
 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1113              		.loc 1 485 7 view .LVU335
 1114 00a0 A36D     		ldr	r3, [r4, #88]
 1115 00a2 03F08053 		and	r3, r3, #268435456
 1116 00a6 0293     		str	r3, [sp, #8]
 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1117              		.loc 1 485 7 view .LVU336
 1118 00a8 029B     		ldr	r3, [sp, #8]
 1119              	.LBE15:
 485:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1120              		.loc 1 485 7 view .LVU337
 486:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1121              		.loc 1 486 7 view .LVU338
 1122 00aa FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1123              	.LVL55:
 487:Core/Src/stm32l4xx_hal_msp.c ****     }
 1124              		.loc 1 487 7 view .LVU339
 1125 00ae A36D     		ldr	r3, [r4, #88]
 1126 00b0 23F08053 		bic	r3, r3, #268435456
 1127 00b4 A365     		str	r3, [r4, #88]
 1128 00b6 B4E7     		b	.L67
 1129              	.LVL56:
 1130              	.L73:
 456:Core/Src/stm32l4xx_hal_msp.c ****     }
 1131              		.loc 1 456 7 view .LVU340
 1132 00b8 FFF7FEFF 		bl	Error_Handler
 1133              	.LVL57:
 1134 00bc BBE7     		b	.L69
 1135              	.LVL58:
 1136              	.L70:
 491:Core/Src/stm32l4xx_hal_msp.c ****     }
 1137              		.loc 1 491 7 view .LVU341
 1138 00be FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1139              	.LVL59:
 1140              		.loc 1 498 1 is_stmt 0 view .LVU342
 1141 00c2 AEE7     		b	.L67
 1142              	.L75:
 1143              		.align	2
 1144              	.L74:
 1145 00c4 00100240 		.word	1073876992
 1146              		.cfi_endproc
 1147              	.LFE329:
 1149              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1150              		.align	1
 1151              		.global	HAL_PCD_MspDeInit
 1152              		.syntax unified
 1153              		.thumb
 1154              		.thumb_func
 1156              	HAL_PCD_MspDeInit:
 1157              	.LVL60:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 34


 1158              	.LFB330:
 499:Core/Src/stm32l4xx_hal_msp.c **** 
 500:Core/Src/stm32l4xx_hal_msp.c **** /**
 501:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 502:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 503:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 504:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 505:Core/Src/stm32l4xx_hal_msp.c **** */
 506:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 507:Core/Src/stm32l4xx_hal_msp.c **** {
 1159              		.loc 1 507 1 is_stmt 1 view -0
 1160              		.cfi_startproc
 1161              		@ args = 0, pretend = 0, frame = 8
 1162              		@ frame_needed = 0, uses_anonymous_args = 0
 508:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1163              		.loc 1 508 3 view .LVU344
 1164              		.loc 1 508 10 is_stmt 0 view .LVU345
 1165 0000 0368     		ldr	r3, [r0]
 1166              		.loc 1 508 5 view .LVU346
 1167 0002 B3F1A04F 		cmp	r3, #1342177280
 1168 0006 00D0     		beq	.L83
 1169 0008 7047     		bx	lr
 1170              	.L83:
 507:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1171              		.loc 1 507 1 view .LVU347
 1172 000a 10B5     		push	{r4, lr}
 1173              		.cfi_def_cfa_offset 8
 1174              		.cfi_offset 4, -8
 1175              		.cfi_offset 14, -4
 1176 000c 82B0     		sub	sp, sp, #8
 1177              		.cfi_def_cfa_offset 16
 509:Core/Src/stm32l4xx_hal_msp.c ****   {
 510:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 511:Core/Src/stm32l4xx_hal_msp.c **** 
 512:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 513:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 514:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1178              		.loc 1 514 5 is_stmt 1 view .LVU348
 1179 000e 114C     		ldr	r4, .L84
 1180 0010 E36C     		ldr	r3, [r4, #76]
 1181 0012 23F48053 		bic	r3, r3, #4096
 1182 0016 E364     		str	r3, [r4, #76]
 1183              		.loc 1 514 39 view .LVU349
 515:Core/Src/stm32l4xx_hal_msp.c **** 
 516:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 517:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 518:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 519:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 520:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 521:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 522:Core/Src/stm32l4xx_hal_msp.c ****     */
 523:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 1184              		.loc 1 523 5 view .LVU350
 1185 0018 4FF4F851 		mov	r1, #7936
 1186 001c 4FF09040 		mov	r0, #1207959552
 1187              	.LVL61:
 1188              		.loc 1 523 5 is_stmt 0 view .LVU351
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 35


 1189 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1190              	.LVL62:
 524:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 525:Core/Src/stm32l4xx_hal_msp.c **** 
 526:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 527:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1191              		.loc 1 527 5 is_stmt 1 view .LVU352
 1192              		.loc 1 527 8 is_stmt 0 view .LVU353
 1193 0024 A36D     		ldr	r3, [r4, #88]
 1194              		.loc 1 527 7 view .LVU354
 1195 0026 13F0805F 		tst	r3, #268435456
 1196 002a 10D1     		bne	.L78
 528:Core/Src/stm32l4xx_hal_msp.c ****     {
 529:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1197              		.loc 1 529 7 is_stmt 1 view .LVU355
 1198              	.LBB16:
 1199              		.loc 1 529 7 view .LVU356
 1200              		.loc 1 529 7 view .LVU357
 1201 002c A36D     		ldr	r3, [r4, #88]
 1202 002e 43F08053 		orr	r3, r3, #268435456
 1203 0032 A365     		str	r3, [r4, #88]
 1204              		.loc 1 529 7 view .LVU358
 1205 0034 A36D     		ldr	r3, [r4, #88]
 1206 0036 03F08053 		and	r3, r3, #268435456
 1207 003a 0193     		str	r3, [sp, #4]
 1208              		.loc 1 529 7 view .LVU359
 1209 003c 019B     		ldr	r3, [sp, #4]
 1210              	.LBE16:
 1211              		.loc 1 529 7 view .LVU360
 530:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1212              		.loc 1 530 7 view .LVU361
 1213 003e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1214              	.LVL63:
 531:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1215              		.loc 1 531 7 view .LVU362
 1216 0042 A36D     		ldr	r3, [r4, #88]
 1217 0044 23F08053 		bic	r3, r3, #268435456
 1218 0048 A365     		str	r3, [r4, #88]
 1219              	.L76:
 532:Core/Src/stm32l4xx_hal_msp.c ****     }
 533:Core/Src/stm32l4xx_hal_msp.c ****     else
 534:Core/Src/stm32l4xx_hal_msp.c ****     {
 535:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 536:Core/Src/stm32l4xx_hal_msp.c ****     }
 537:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 538:Core/Src/stm32l4xx_hal_msp.c **** 
 539:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 540:Core/Src/stm32l4xx_hal_msp.c ****   }
 541:Core/Src/stm32l4xx_hal_msp.c **** 
 542:Core/Src/stm32l4xx_hal_msp.c **** }
 1220              		.loc 1 542 1 is_stmt 0 view .LVU363
 1221 004a 02B0     		add	sp, sp, #8
 1222              		.cfi_remember_state
 1223              		.cfi_def_cfa_offset 8
 1224              		@ sp needed
 1225 004c 10BD     		pop	{r4, pc}
 1226              	.L78:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 36


 1227              		.cfi_restore_state
 535:Core/Src/stm32l4xx_hal_msp.c ****     }
 1228              		.loc 1 535 7 is_stmt 1 view .LVU364
 1229 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1230              	.LVL64:
 1231              		.loc 1 542 1 is_stmt 0 view .LVU365
 1232 0052 FAE7     		b	.L76
 1233              	.L85:
 1234              		.align	2
 1235              	.L84:
 1236 0054 00100240 		.word	1073876992
 1237              		.cfi_endproc
 1238              	.LFE330:
 1240              		.text
 1241              	.Letext0:
 1242              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1243              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1244              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1245              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1246              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1247              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1248              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1249              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1250              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1251              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1252              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1253              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1254              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1255              		.file 15 "Core/Inc/main.h"
 1256              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1257              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1258              		.file 18 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:20     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:75     .text.HAL_MspInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:289    .text.HAL_ADC_MspInit:00000000000000d0 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:304    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:349    .text.HAL_ADC_MspDeInit:0000000000000028 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:356    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:362    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:634    .text.HAL_UART_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:644    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:650    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:722    .text.HAL_UART_MspDeInit:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:729    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:735    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:806    .text.HAL_TIM_Base_MspInit:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:813    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:819    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:899    .text.HAL_TIM_MspPostInit:0000000000000048 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:905    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:911    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:952    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:958    .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:964    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:1145   .text.HAL_PCD_MspInit:00000000000000c4 $d
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:1150   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:1156   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\cc8uZIMD.s:1236   .text.HAL_PCD_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
