// Seed: 1528381772
module module_0 ();
  logic id_1;
  always @(posedge -1'b0);
  assign module_1.id_6 = 0;
  assign id_1 = |id_1[1 :-1];
  supply0 id_2 = -1 + -1, id_3 = id_2, id_4 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri  id_1,
    input wand id_2,
    input tri1 id_3,
    input wand id_4
);
  uwire id_6 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    output tri0 id_2
    , id_4
);
  module_0 modCall_1 ();
  always @(1 or posedge 1 == id_4) disable id_5;
endmodule
