<h1>SHA3-256 FPGA Implementation</h1>
#Overview

This project implements the SHA3-256 cryptographic hash function in Verilog/SystemVerilog. SHA3-256 is part of the SHA-3 family, based on the Keccak algorithm, and produces a 256-bit hash output from an arbitrary-length input. The implementation is optimized for FPGA acceleration and designed for integration with RISC-V architectures using the Wishbone protocol.

Features

âœ… Implements the SHA3-256 hashing algorithm based on the Keccak sponge construction
âœ… Supports arbitrary-length message inputs
âœ… Optimized for hardware efficiency with pipelined processing
âœ… Compatible with FPGA-based cryptographic accelerators
âœ… Designed for integration with RISC-V systems using the Wishbone protocol

Project Structure

ğŸ“‚ SHA3-256/ (Root Directory)â”œâ”€â”€ ğŸ“ src/ (Verilog source files)â”‚  
â”œâ”€â”€ sha3_256.sv â†’ Top-level SHA3-256 moduleâ”‚   
â”œâ”€â”€ chi.sv â†’ Keccak Chi transformationâ”‚   
â”œâ”€â”€ fn_top.sv â†’ Keccak function top moduleâ”‚ 
â”œâ”€â”€ iota.sv â†’ Keccak Iota transformationâ”‚  
â”œâ”€â”€ padding.sv â†’ SHA3 message padding logicâ”‚ 
â”œâ”€â”€ pi.sv â†’ Keccak Pi transformationâ”‚  
â”œâ”€â”€ rho.sv â†’ Keccak Rho transformationâ”‚  
â”œâ”€â”€ theta.sv â†’ Keccak Theta transformationâ”‚ 
â”œâ”€â”€ top.sv â†’ Integration and control module
â”œâ”€â”€ ğŸ“ testbench/ (Testbenches for verification)â”‚ 
â”œâ”€â”€ toptb.sv â†’ 
ğŸ“„ README.md â†’ Project documentation (this file)

Installation & Usage

Prerequisites

Ensure you have the following tools installed:

Verilog/SystemVerilog Simulator: ModelSim, Verilator, Icarus Verilog

FPGA Toolchain: Yosys, Quartus, Vivado (for synthesis)

RISC-V Toolchain: If integrating with a RISC-V processor
