Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 10 16:32:55 2023
| Host         : DESKTOP-M2KV102 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.294        0.000                      0                14167        0.056        0.000                      0                14167        3.750        0.000                       0                  7231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.294        0.000                      0                14167        0.056        0.000                      0                14167        3.750        0.000                       0                  7231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 alu_buffer/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[0][65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.683ns  (logic 0.642ns (6.630%)  route 9.041ns (93.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.615     5.136    alu_buffer/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  alu_buffer/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  alu_buffer/valid_reg[0]/Q
                         net (fo=70, routed)          9.041    14.695    lsu/queue_reg[0][39]_0
    SLICE_X40Y125        LUT6 (Prop_lut6_I4_O)        0.124    14.819 r  lsu/queue[0][65]_i_1/O
                         net (fo=1, routed)           0.000    14.819    alu_buffer/queue_reg[0][65]_0
    SLICE_X40Y125        FDRE                                         r  alu_buffer/queue_reg[0][65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.592    14.933    alu_buffer/clk_IBUF_BUFG
    SLICE_X40Y125        FDRE                                         r  alu_buffer/queue_reg[0][65]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X40Y125        FDRE (Setup_fdre_C_D)        0.029    15.114    alu_buffer/queue_reg[0][65]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 alu_reservationA/operation_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluA/d2_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 2.063ns (21.459%)  route 7.550ns (78.540%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.553     5.074    alu_reservationA/clk_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  alu_reservationA/operation_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  alu_reservationA/operation_reg[1][1]/Q
                         net (fo=21, routed)          0.873     6.403    alu_reservationA/operation_reg[1][96]_0[1]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.150     6.553 r  alu_reservationA/committed[5]_i_5/O
                         net (fo=1, routed)           0.803     7.356    alu_reservationA/committed[5]_i_5_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.326     7.682 r  alu_reservationA/committed[5]_i_2/O
                         net (fo=162, routed)         1.125     8.807    alu_reservationA/committed[5]_i_2_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.931 r  alu_reservationA/data1_carry__1_i_9/O
                         net (fo=1, routed)           0.000     8.931    alu_reservationA/data1_carry__1_i_9_n_0
    SLICE_X39Y104        MUXF7 (Prop_muxf7_I0_O)      0.212     9.143 r  alu_reservationA/data1_carry__1_i_1/O
                         net (fo=17, routed)          1.272    10.415    alu_reservationA/operation_reg[2][93]_0[11]
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.299    10.714 f  alu_reservationA/d2_data[3]_i_13/O
                         net (fo=2, routed)           0.858    11.572    alu_reservationA/d2_data[3]_i_13_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I1_O)        0.124    11.696 f  alu_reservationA/d2_data[1]_i_11/O
                         net (fo=2, routed)           0.574    12.271    alu_reservationA/d2_data[1]_i_11_n_0
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.124    12.395 f  alu_reservationA/d2_data[1]_i_6/O
                         net (fo=2, routed)           0.806    13.201    alu_reservationA/d2_data[1]_i_6_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I1_O)        0.124    13.325 f  alu_reservationA/d2_data[1]_i_2/O
                         net (fo=1, routed)           0.670    13.995    alu_reservationA/d2_data[1]_i_2_n_0
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.119 r  alu_reservationA/d2_data[1]_i_1/O
                         net (fo=1, routed)           0.568    14.687    aluA/d2_data_reg[1]_2
    SLICE_X50Y94         FDRE                                         r  aluA/d2_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.442    14.783    aluA/clk_IBUF_BUFG
    SLICE_X50Y94         FDRE                                         r  aluA/d2_data_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y94         FDRE (Setup_fdre_C_D)       -0.016    14.990    aluA/d2_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -14.687    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 alu_reservationA/operation_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluA/d2_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.701ns  (logic 3.691ns (38.048%)  route 6.010ns (61.952%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.553     5.074    alu_reservationA/clk_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  alu_reservationA/operation_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  alu_reservationA/operation_reg[1][1]/Q
                         net (fo=21, routed)          0.873     6.403    alu_reservationA/operation_reg[1][96]_0[1]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.150     6.553 r  alu_reservationA/committed[5]_i_5/O
                         net (fo=1, routed)           0.803     7.356    alu_reservationA/committed[5]_i_5_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.326     7.682 r  alu_reservationA/committed[5]_i_2/O
                         net (fo=162, routed)         0.879     8.562    alu_reservationA/committed[5]_i_2_n_0
    SLICE_X40Y107        LUT6 (Prop_lut6_I4_O)        0.124     8.686 r  alu_reservationA/data1_carry_i_14/O
                         net (fo=1, routed)           0.000     8.686    alu_reservationA/data1_carry_i_14_n_0
    SLICE_X40Y107        MUXF7 (Prop_muxf7_I1_O)      0.217     8.903 r  alu_reservationA/data1_carry_i_3/O
                         net (fo=21, routed)          1.396    10.299    alu_reservationA/operation_reg[2][93]_0[1]
    SLICE_X48Y90         LUT2 (Prop_lut2_I0_O)        0.299    10.598 r  alu_reservationA/data1_carry_i_7/O
                         net (fo=1, routed)           0.000    10.598    aluA/S[1]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.148 r  aluA/data1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.148    aluA/data1_carry_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  aluA/data1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.262    aluA/data1_carry__0_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  aluA/data1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.376    aluA/data1_carry__1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.490 r  aluA/data1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.490    aluA/data1_carry__2_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.604 r  aluA/data1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.604    aluA/data1_carry__3_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.718 r  aluA/data1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.718    aluA/data1_carry__4_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.832 r  aluA/data1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.832    aluA/data1_carry__5_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.166 r  aluA/data1_carry__6/O[1]
                         net (fo=3, routed)           0.987    13.152    alu_reservationA/data1[29]
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.303    13.455 r  alu_reservationA/d2_data[29]_i_7/O
                         net (fo=1, routed)           0.567    14.023    alu_reservationA/d2_data[29]_i_7_n_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.124    14.147 r  alu_reservationA/d2_data[29]_i_2/O
                         net (fo=1, routed)           0.504    14.651    alu_reservationA/d2_data[29]_i_2_n_0
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.124    14.775 r  alu_reservationA/d2_data[29]_i_1/O
                         net (fo=1, routed)           0.000    14.775    aluA/d2_data_reg[29]_0
    SLICE_X52Y100        FDRE                                         r  aluA/d2_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.613    14.954    aluA/clk_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  aluA/d2_data_reg[29]/C
                         clock pessimism              0.187    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)        0.077    15.183    aluA/d2_data_reg[29]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 alu_buffer/valid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[19][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.458ns  (logic 0.642ns (6.788%)  route 8.816ns (93.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.616     5.137    alu_buffer/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  alu_buffer/valid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.655 r  alu_buffer/valid_reg[19]/Q
                         net (fo=70, routed)          8.816    14.471    lsu/queue_reg[19][48]
    SLICE_X65Y88         LUT6 (Prop_lut6_I4_O)        0.124    14.595 r  lsu/queue[19][16]_i_1/O
                         net (fo=1, routed)           0.000    14.595    alu_buffer/queue_reg[19][16]_0
    SLICE_X65Y88         FDRE                                         r  alu_buffer/queue_reg[19][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.506    14.847    alu_buffer/clk_IBUF_BUFG
    SLICE_X65Y88         FDRE                                         r  alu_buffer/queue_reg[19][16]/C
                         clock pessimism              0.187    15.034    
                         clock uncertainty           -0.035    14.998    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.029    15.027    alu_buffer/queue_reg[19][16]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -14.595    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 alu_buffer/valid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[0][58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 0.642ns (6.727%)  route 8.902ns (93.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.615     5.136    alu_buffer/clk_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  alu_buffer/valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.654 r  alu_buffer/valid_reg[0]/Q
                         net (fo=70, routed)          8.902    14.556    lsu/queue_reg[0][39]_0
    SLICE_X43Y129        LUT6 (Prop_lut6_I4_O)        0.124    14.680 r  lsu/queue[0][58]_i_1/O
                         net (fo=1, routed)           0.000    14.680    alu_buffer/queue_reg[0][58]_0
    SLICE_X43Y129        FDRE                                         r  alu_buffer/queue_reg[0][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.598    14.939    alu_buffer/clk_IBUF_BUFG
    SLICE_X43Y129        FDRE                                         r  alu_buffer/queue_reg[0][58]/C
                         clock pessimism              0.187    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X43Y129        FDRE (Setup_fdre_C_D)        0.029    15.120    alu_buffer/queue_reg[0][58]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.680    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 alu_buffer/valid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[19][39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.642ns (6.891%)  route 8.675ns (93.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.616     5.137    alu_buffer/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  alu_buffer/valid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.655 r  alu_buffer/valid_reg[19]/Q
                         net (fo=70, routed)          8.675    14.330    lsu/queue_reg[19][48]
    SLICE_X48Y89         LUT6 (Prop_lut6_I4_O)        0.124    14.454 r  lsu/queue[19][39]_i_1/O
                         net (fo=1, routed)           0.000    14.454    alu_buffer/queue_reg[19][39]_0
    SLICE_X48Y89         FDRE                                         r  alu_buffer/queue_reg[19][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.439    14.780    alu_buffer/clk_IBUF_BUFG
    SLICE_X48Y89         FDRE                                         r  alu_buffer/queue_reg[19][39]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)        0.031    14.962    alu_buffer/queue_reg[19][39]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 alu_reservationA/operation_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluA/d2_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 2.524ns (26.748%)  route 6.912ns (73.252%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.553     5.074    alu_reservationA/clk_IBUF_BUFG
    SLICE_X36Y95         FDRE                                         r  alu_reservationA/operation_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  alu_reservationA/operation_reg[1][1]/Q
                         net (fo=21, routed)          0.873     6.403    alu_reservationA/operation_reg[1][96]_0[1]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.150     6.553 r  alu_reservationA/committed[5]_i_5/O
                         net (fo=1, routed)           0.803     7.356    alu_reservationA/committed[5]_i_5_n_0
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.326     7.682 r  alu_reservationA/committed[5]_i_2/O
                         net (fo=162, routed)         0.837     8.519    alu_reservationA/committed[5]_i_2_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I4_O)        0.124     8.643 r  alu_reservationA/data1_carry_i_10/O
                         net (fo=1, routed)           0.000     8.643    alu_reservationA/data1_carry_i_10_n_0
    SLICE_X39Y103        MUXF7 (Prop_muxf7_I1_O)      0.217     8.860 r  alu_reservationA/data1_carry_i_1/O
                         net (fo=20, routed)          1.860    10.720    alu_reservationA/operation_reg[2][93]_0[3]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.299    11.019 f  alu_reservationA/d2_data[4]_i_12/O
                         net (fo=3, routed)           0.659    11.677    alu_reservationA/d2_data[4]_i_12_n_0
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.150    11.827 f  alu_reservationA/d2_data[3]_i_12/O
                         net (fo=2, routed)           0.805    12.632    alu_reservationA/d2_data[3]_i_12_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I1_O)        0.352    12.984 r  alu_reservationA/d2_data[3]_i_9/O
                         net (fo=1, routed)           0.433    13.418    alu_reservationA/d2_data[3]_i_9_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.326    13.744 f  alu_reservationA/d2_data[3]_i_5/O
                         net (fo=1, routed)           0.642    14.386    alu_reservationA/d2_data[3]_i_5_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.510 r  alu_reservationA/d2_data[3]_i_1/O
                         net (fo=1, routed)           0.000    14.510    aluA/d2_data_reg[3]_0
    SLICE_X44Y93         FDRE                                         r  aluA/d2_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.438    14.779    aluA/clk_IBUF_BUFG
    SLICE_X44Y93         FDRE                                         r  aluA/d2_data_reg[3]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.032    15.034    aluA/d2_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 aluA/d2_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[25][62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.642ns (6.707%)  route 8.929ns (93.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.555     5.076    aluA/clk_IBUF_BUFG
    SLICE_X46Y94         FDRE                                         r  aluA/d2_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y94         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  aluA/d2_data_reg[14]/Q
                         net (fo=80, routed)          8.929    14.523    alu_buffer/forwardA[14]
    SLICE_X7Y122         LUT6 (Prop_lut6_I4_O)        0.124    14.647 r  alu_buffer/queue[25][62]_i_1/O
                         net (fo=1, routed)           0.000    14.647    alu_buffer/queue[25][62]_i_1_n_0
    SLICE_X7Y122         FDRE                                         r  alu_buffer/queue_reg[25][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.668    15.009    alu_buffer/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  alu_buffer/queue_reg[25][62]/C
                         clock pessimism              0.187    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X7Y122         FDRE (Setup_fdre_C_D)        0.029    15.190    alu_buffer/queue_reg[25][62]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 alu_buffer/valid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[19][77]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 0.642ns (6.777%)  route 8.831ns (93.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.616     5.137    alu_buffer/clk_IBUF_BUFG
    SLICE_X6Y84          FDRE                                         r  alu_buffer/valid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     5.655 r  alu_buffer/valid_reg[19]/Q
                         net (fo=70, routed)          8.831    14.486    lsu/queue_reg[19][48]
    SLICE_X30Y124        LUT6 (Prop_lut6_I4_O)        0.124    14.610 r  lsu/queue[19][77]_i_1/O
                         net (fo=1, routed)           0.000    14.610    alu_buffer/queue_reg[19][77]_0
    SLICE_X30Y124        FDRE                                         r  alu_buffer/queue_reg[19][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.592    14.933    alu_buffer/clk_IBUF_BUFG
    SLICE_X30Y124        FDRE                                         r  alu_buffer/queue_reg[19][77]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X30Y124        FDRE (Setup_fdre_C_D)        0.077    15.162    alu_buffer/queue_reg[19][77]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.610    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 lsu/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_buffer/queue_reg[27][58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 1.714ns (18.988%)  route 7.313ns (81.012%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.543     5.064    lsu/clk_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  lsu/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  lsu/head_reg[0]/Q
                         net (fo=39, routed)          1.298     6.818    lsu/head_reg_n_0_[0]
    SLICE_X10Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.942 r  lsu/queue[14][79]_i_15/O
                         net (fo=1, routed)           0.000     6.942    lsu/queue[14][79]_i_15_n_0
    SLICE_X10Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     7.151 r  lsu/queue_reg[14][79]_i_9/O
                         net (fo=157, routed)         1.536     8.687    alu_buffer/forwardD[33]
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.297     8.984 f  alu_buffer/queue[27][79]_i_10/O
                         net (fo=9, routed)           0.675     9.659    alu_buffer/queue[27][79]_i_10_n_0
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.148     9.807 r  alu_buffer/queue[27][79]_i_9/O
                         net (fo=1, routed)           0.469    10.276    alu_buffer/queue[27][79]_i_9_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I4_O)        0.328    10.604 r  alu_buffer/queue[27][79]_i_4/O
                         net (fo=1, routed)           0.892    11.497    alu_buffer/queue[27][79]_i_4_n_0
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.152    11.649 r  alu_buffer/queue[27][79]_i_1/O
                         net (fo=33, routed)          2.442    14.090    alu_buffer/queue[27][79]_i_1_n_0
    SLICE_X44Y125        FDRE                                         r  alu_buffer/queue_reg[27][58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.592    14.933    alu_buffer/clk_IBUF_BUFG
    SLICE_X44Y125        FDRE                                         r  alu_buffer/queue_reg[27][58]/C
                         clock pessimism              0.187    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X44Y125        FDRE (Setup_fdre_C_CE)      -0.407    14.678    alu_buffer/queue_reg[27][58]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -14.090    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 d1_pcC_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcC_reg[29]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.216%)  route 0.113ns (40.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X8Y110         FDRE                                         r  d1_pcC_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y110         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  d1_pcC_reg[29]__0/Q
                         net (fo=1, routed)           0.113     1.805    d1_pcC_reg[29]__0_n_0
    SLICE_X10Y109        SRL16E                                       r  d3_pcC_reg[29]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.920     2.048    clk_IBUF_BUFG
    SLICE_X10Y109        SRL16E                                       r  d3_pcC_reg[29]_srl2/CLK
                         clock pessimism             -0.482     1.566    
    SLICE_X10Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.749    d3_pcC_reg[29]_srl2
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem/buf_waddr_reg[1][13]__0_rep_rep__10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg_3_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.666%)  route 0.166ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.554     1.437    mem/clk_IBUF_BUFG
    SLICE_X8Y26          FDRE                                         r  mem/buf_waddr_reg[1][13]__0_rep_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     1.601 r  mem/buf_waddr_reg[1][13]__0_rep_rep__10/Q
                         net (fo=2, routed)           0.166     1.767    mem/buf_waddr_reg[1][13]__0_rep_rep__10_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  mem/data_reg_3_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.866     1.994    mem/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  mem/data_reg_3_6/CLKARDCLK
                         clock pessimism             -0.498     1.496    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.679    mem/data_reg_3_6
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mem/rdata2__reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_light_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.557     1.440    mem/clk_IBUF_BUFG
    SLICE_X36Y17         FDRE                                         r  mem/rdata2__reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mem/rdata2__reg[1]/Q
                         net (fo=1, routed)           0.218     1.800    mem_n_290
    SLICE_X34Y18         FDSE                                         r  led_light_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.822     1.949    clk_IBUF_BUFG
    SLICE_X34Y18         FDSE                                         r  led_light_reg[2]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X34Y18         FDSE (Hold_fdse_C_S)         0.009     1.709    led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcA_reg[21]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.645     1.529    clk_IBUF_BUFG
    SLICE_X11Y108        FDRE                                         r  pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  pc_reg[21]/Q
                         net (fo=4, routed)           0.080     1.750    pc_reg__0[21]
    SLICE_X10Y108        SRL16E                                       r  d3_pcA_reg[21]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.920     2.048    clk_IBUF_BUFG
    SLICE_X10Y108        SRL16E                                       r  d3_pcA_reg[21]_srl3/CLK
                         clock pessimism             -0.506     1.542    
    SLICE_X10Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.659    d3_pcA_reg[21]_srl3
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcA_reg[29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.644     1.528    clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.669 r  pc_reg[29]/Q
                         net (fo=4, routed)           0.080     1.749    pc_reg__0[29]
    SLICE_X10Y110        SRL16E                                       r  d3_pcA_reg[29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.919     2.047    clk_IBUF_BUFG
    SLICE_X10Y110        SRL16E                                       r  d3_pcA_reg[29]_srl3/CLK
                         clock pessimism             -0.506     1.541    
    SLICE_X10Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.658    d3_pcA_reg[29]_srl3
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 d1_pcB_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3_pcB_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.803%)  route 0.174ns (55.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.645     1.529    clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  d1_pcB_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  d1_pcB_reg[21]__0/Q
                         net (fo=1, routed)           0.174     1.843    d1_pcB_reg[21]__0_n_0
    SLICE_X10Y107        SRL16E                                       r  d3_pcB_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.920     2.048    clk_IBUF_BUFG
    SLICE_X10Y107        SRL16E                                       r  d3_pcB_reg[21]_srl2/CLK
                         clock pessimism             -0.482     1.566    
    SLICE_X10Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.749    d3_pcB_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mem/buf_raddr3_reg[0][7]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg_1_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.148ns (27.375%)  route 0.393ns (72.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.567     1.450    mem/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  mem/buf_raddr3_reg[0][7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.148     1.598 r  mem/buf_raddr3_reg[0][7]__0/Q
                         net (fo=7, routed)           0.393     1.991    mem/buf_raddr3_reg[0][7]__0_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  mem/data_reg_1_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.876     2.004    mem/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  mem/data_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130     1.890    mem/data_reg_1_1
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mem/rdata2__reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regs/raddr4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.479%)  route 0.274ns (62.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.553     1.436    mem/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  mem/rdata2__reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  mem/rdata2__reg[17]/Q
                         net (fo=2, routed)           0.274     1.874    regs/raddr5_reg[4]_230[7]
    SLICE_X39Y34         FDRE                                         r  regs/raddr4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.826     1.953    regs/clk_IBUF_BUFG
    SLICE_X39Y34         FDRE                                         r  regs/raddr4_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.066     1.770    regs/raddr4_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mem/buf_waddr_reg[1][13]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/data_reg_2_3/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.554%)  route 0.458ns (76.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.566     1.449    mem/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  mem/buf_waddr_reg[1][13]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  mem/buf_waddr_reg[1][13]__0/Q
                         net (fo=22, routed)          0.458     2.048    mem/buf_waddr_reg[1][13]__0_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  mem/data_reg_2_3/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.876     2.004    mem/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  mem/data_reg_2_3/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.943    mem/data_reg_2_3
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 aluA/d2_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_reservationA/operation_reg[6][72]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.555%)  route 0.309ns (62.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.562     1.445    aluA/clk_IBUF_BUFG
    SLICE_X43Y99         FDRE                                         r  aluA/d2_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  aluA/d2_data_reg[24]/Q
                         net (fo=80, routed)          0.309     1.895    alu_reservationA/forwardA[24]
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  alu_reservationA/operation[6][72]_i_1/O
                         net (fo=1, routed)           0.000     1.940    alu_reservationA/operation[6][72]_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  alu_reservationA/operation_reg[6][72]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.829     1.957    alu_reservationA/clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  alu_reservationA/operation_reg[6][72]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.121     1.829    alu_reservationA/operation_reg[6][72]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  mem/data_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  mem/data_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12  mem/data_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  mem/data_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14  mem/data_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y14  mem/data_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  mem/data_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   mem/data_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   mem/data_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   mem/data_reg_2_2/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y67  lsu/load_opcodeB_reg_0_7_0_2/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.394ns  (logic 4.476ns (47.641%)  route 4.919ns (52.359%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.007     6.622    display/activate_refresh[0]
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.746 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.015     7.761    display/LED_N[3]
    SLICE_X59Y51         LUT4 (Prop_lut4_I0_O)        0.152     7.913 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.897    10.810    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.554 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.554    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 4.441ns (48.258%)  route 4.762ns (51.742%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.014     6.629    display/activate_refresh[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     7.586    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I1_O)        0.154     7.740 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.915    10.655    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.363 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.363    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.202ns  (logic 4.235ns (46.027%)  route 4.967ns (53.973%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.014     6.629    display/activate_refresh[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.838     7.591    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.715 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.115    10.830    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.361 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.361    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.190ns  (logic 4.463ns (48.565%)  route 4.727ns (51.435%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.007     6.622    display/activate_refresh[0]
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.746 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016     7.762    display/LED_N[3]
    SLICE_X59Y51         LUT4 (Prop_lut4_I0_O)        0.152     7.914 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.704    10.618    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.349 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.349    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 4.224ns (47.040%)  route 4.755ns (52.960%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.014     6.629    display/activate_refresh[1]
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.753 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     7.586    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I3_O)        0.124     7.710 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.908    10.619    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.139 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.139    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.978ns  (logic 4.239ns (47.218%)  route 4.739ns (52.782%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.007     6.622    display/activate_refresh[0]
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.746 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.015     7.761    display/LED_N[3]
    SLICE_X59Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.885 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.717    10.602    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.137 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.137    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.937ns  (logic 4.215ns (47.160%)  route 4.722ns (52.840%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.007     6.622    display/activate_refresh[0]
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.746 r  display/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.016     7.762    display/LED_N[3]
    SLICE_X59Y51         LUT4 (Prop_lut4_I0_O)        0.124     7.886 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.699    10.586    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.096 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.096    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.320ns (53.935%)  route 3.690ns (46.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           1.373     6.988    display/activate_refresh[0]
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.152     7.140 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.317     9.457    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    13.169 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.169    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 4.339ns (54.656%)  route 3.600ns (45.344%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.638     5.159    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           1.183     6.798    display/activate_refresh[1]
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.152     6.950 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.417     9.367    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.731    13.098 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.098    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.907ns  (logic 4.048ns (51.194%)  route 3.859ns (48.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        1.551     5.072    clk_IBUF_BUFG
    SLICE_X54Y24         FDSE                                         r  led_light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDSE (Prop_fdse_C_Q)         0.518     5.590 r  led_light_reg[1]/Q
                         net (fo=1, routed)           3.859     9.449    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.979 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.979    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_light_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.347ns (63.211%)  route 0.784ns (36.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.563     1.446    clk_IBUF_BUFG
    SLICE_X28Y6          FDSE                                         r  led_light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDSE (Prop_fdse_C_Q)         0.141     1.587 r  led_light_reg[0]/Q
                         net (fo=1, routed)           0.784     2.371    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.577 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.366ns (62.822%)  route 0.808ns (37.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.555     1.438    clk_IBUF_BUFG
    SLICE_X34Y18         FDSE                                         r  led_light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDSE (Prop_fdse_C_Q)         0.164     1.602 r  led_light_reg[2]/Q
                         net (fo=1, routed)           0.808     2.411    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.613 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.613    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.386ns (60.725%)  route 0.897ns (39.275%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/refresh_reg[18]/Q
                         net (fo=9, routed)           0.379     1.998    display/activate_refresh[0]
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.043 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.561    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.761 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.761    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_light_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.351ns (55.962%)  route 1.063ns (44.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.562     1.445    clk_IBUF_BUFG
    SLICE_X31Y42         FDSE                                         r  led_light_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  led_light_reg[3]/Q
                         net (fo=1, routed)           1.063     2.649    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.859 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.859    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.390ns (58.345%)  route 0.992ns (41.655%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.466     2.085    display/activate_refresh[1]
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.130 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.657    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.861 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.861    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.477ns (59.036%)  route 1.025ns (40.964%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  display/refresh_reg[18]/Q
                         net (fo=9, routed)           0.379     1.998    display/activate_refresh[0]
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.043 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.646     2.689    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.291     3.980 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.980    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.458ns (57.490%)  route 1.078ns (42.510%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.595     1.478    display/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  display/refresh_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  display/refresh_reg[19]/Q
                         net (fo=9, routed)           0.466     2.085    display/activate_refresh[1]
    SLICE_X62Y45         LUT2 (Prop_lut2_I0_O)        0.044     2.129 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.742    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.015 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.015    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.443ns (56.774%)  route 1.098ns (43.226%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  display/display_fourth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/display_fourth_reg[0]/Q
                         net (fo=1, routed)           0.097     1.714    display/display_fourth_reg_n_0_[0]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.236     1.996    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.045     2.041 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.765     2.806    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.017 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.017    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.467ns (56.886%)  route 1.112ns (43.114%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  display/display_fourth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/display_fourth_reg[0]/Q
                         net (fo=1, routed)           0.097     1.714    display/display_fourth_reg_n_0_[0]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.238     1.998    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.043 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.819    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.055 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/display_fourth_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.520ns (57.554%)  route 1.121ns (42.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=7230, routed)        0.593     1.476    display/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  display/display_fourth_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display/display_fourth_reg[0]/Q
                         net (fo=1, routed)           0.097     1.714    display/display_fourth_reg_n_0_[0]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  display/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.236     1.996    display/LED_N[0]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.042     2.038 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.788     2.825    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.117 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.117    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





