#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jan 21 22:34:47 2021
# Process ID: 13844
# Current directory: C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.runs/synth_1/main.vds
# Journal file: C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 305.539 ; gain = 10.508
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19348 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 572.293 ; gain = 241.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:15]
INFO: [Synth 8-3491] module 'memoria_codigo_funcion' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/memoria_codigo_funcion.vhd:9' bound to instance 'obj_memoriaFuncion' of component 'memoria_codigo_funcion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:30]
INFO: [Synth 8-638] synthesizing module 'memoria_codigo_funcion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/memoria_codigo_funcion.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'memoria_codigo_funcion' (1#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/memoria_codigo_funcion.vhd:16]
INFO: [Synth 8-3491] module 'memoria_codigo_operacion' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/memoria_codigo_operacion.vhd:5' bound to instance 'obj_memoriaOperacion' of component 'memoria_codigo_operacion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:35]
INFO: [Synth 8-638] synthesizing module 'memoria_codigo_operacion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/memoria_codigo_operacion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'memoria_codigo_operacion' (2#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/memoria_codigo_operacion.vhd:12]
INFO: [Synth 8-3491] module 'decodificador_instruccion' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/decodificador_instruccion.vhd:4' bound to instance 'obj_decodificador' of component 'decodificador_instruccion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:40]
INFO: [Synth 8-638] synthesizing module 'decodificador_instruccion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/decodificador_instruccion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'decodificador_instruccion' (3#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/decodificador_instruccion.vhd:12]
INFO: [Synth 8-3491] module 'bandera_alu' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bandera_alu.vhd:4' bound to instance 'obj_flags_alu' of component 'bandera_alu' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:46]
INFO: [Synth 8-638] synthesizing module 'bandera_alu' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bandera_alu.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bandera_alu' (4#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bandera_alu.vhd:13]
INFO: [Synth 8-3491] module 'bloque_condicion' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bloque_condicion.vhd:4' bound to instance 'obj_bloque_condicion' of component 'bloque_condicion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:55]
INFO: [Synth 8-638] synthesizing module 'bloque_condicion' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bloque_condicion.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bloque_condicion' (5#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/bloque_condicion.vhd:13]
INFO: [Synth 8-3491] module 'bloque_nivel' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/bloque_nivel.vhd:4' bound to instance 'obj_nivel' of component 'bloque_nivel' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:60]
INFO: [Synth 8-638] synthesizing module 'bloque_nivel' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/bloque_nivel.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bloque_nivel' (6#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/bloque_nivel.vhd:11]
INFO: [Synth 8-3491] module 'carta_asm_uc' declared at 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/cartaasm_unidadcontrol.vhd:5' bound to instance 'obj_carta' of component 'carta_asm_uc' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:66]
INFO: [Synth 8-638] synthesizing module 'carta_asm_uc' [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/cartaasm_unidadcontrol.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'carta_asm_uc' (7#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/imports/new/cartaasm_unidadcontrol.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'main' (8#1) [C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.srcs/sources_1/new/main.vhd:15]
WARNING: [Synth 8-3331] design carta_asm_uc has unconnected port clk
WARNING: [Synth 8-3331] design carta_asm_uc has unconnected port clr
WARNING: [Synth 8-3331] design bloque_condicion has unconnected port flags_alu[3]
WARNING: [Synth 8-3331] design bloque_condicion has unconnected port flags_alu[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 645.863 ; gain = 315.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 645.863 ; gain = 315.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 645.863 ; gain = 315.164
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 645.863 ; gain = 315.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module decodificador_instruccion 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module bandera_alu 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module bloque_nivel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 815.859 ; gain = 485.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 822.941 ; gain = 492.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 822.941 ; gain = 492.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |     1|
|5     |LUT4 |     4|
|6     |LUT5 |     7|
|7     |LUT6 |    25|
|8     |FDCE |     4|
|9     |IBUF |    14|
|10    |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-------------+------+
|      |Instance        |Module       |Cells |
+------+----------------+-------------+------+
|1     |top             |             |    81|
|2     |  obj_flags_alu |bandera_alu  |    16|
|3     |  obj_nivel     |bloque_nivel |     5|
+------+----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:56 . Memory (MB): peak = 822.945 ; gain = 492.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 835.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:21 . Memory (MB): peak = 923.000 ; gain = 617.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 923.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sel19/Documents/desktop/arquitecturaComputadoras/vivado/unidad_control_components/unidad_control_components.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 21 22:36:52 2021...
