vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ip/design_1_capture_pwm_base1_0/sim/design_1_capture_pwm_base1_0.vhd" \
"../../../bd/design_1/ip/design_1_capture_rx0_0/sim/design_1_capture_rx0_0.vhd" \
"../../../bd/design_1/ip/design_1_capture_timer_int_0/sim/design_1_capture_timer_int_0.vhd" \

vhdl register_array_v1_00_a  \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/user_logic.vhd" \

vhdl xil_defaultlib  \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/ac34/hdl/vhdl/register_array_axi.vhd" \
"../../../bd/design_1/ip/design_1_gigabit_regarray_0/sim/design_1_gigabit_regarray_0.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/06c8/hdl/vhdl/internal_reset_timer.vhd" \
"../../../bd/design_1/ip/design_1_internal_reset_timer_aurora0_0/sim/design_1_internal_reset_timer_aurora0_0.vhd" \
"../../../bd/design_1/ip/design_1_internal_reset_timer_aurora_gt_0_0/sim/design_1_internal_reset_timer_aurora_gt_0_0.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_aurora_pkg.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_reset_logic.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0_core.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_gt_common_wrapper.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_support_reset_logic.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_clock_module.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_aurora_lane_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_axi_to_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_err_detect.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_channel_init_sm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_chbond_count_dec_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_crc_top.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_err_detect_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_global_logic.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_hotplug.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_idle_and_ver_gen.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_lane_init_sm_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_left_align_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_ll_to_axi.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_output_switch_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_deframer.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll_pdu_datapath.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rx_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_rxcrc.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sideband_output.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_standard_cc_module.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_ce_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_count_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_storage_switch_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_dec_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_sym_gen_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_cdc_sync.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_tx_startup_fsm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_rx_startup_fsm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_gt.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_multi_gt.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/gt/design_1_aurora_8b10b_0_0_transceiver_wrapper.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll_datapath.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_tx_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_txcrc.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0/src/design_1_aurora_8b10b_0_0_valid_data_counter.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_0_0/design_1_aurora_8b10b_0_0.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_aurora_pkg.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_reset_logic.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0_core.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_aurora_lane_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_axi_to_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_err_detect.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_channel_init_sm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_chbond_count_dec_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_crc_top.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_err_detect_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_global_logic.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_hotplug.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_idle_and_ver_gen.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_lane_init_sm_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_left_align_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_ll_to_axi.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_output_switch_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_deframer.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll_pdu_datapath.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rx_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_rxcrc.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sideband_output.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_standard_cc_module.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_ce_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_count_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_mux.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_storage_switch_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_dec_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_sym_gen_4byte.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_cdc_sync.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_tx_startup_fsm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_rx_startup_fsm.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_gt.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_multi_gt.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/gt/design_1_aurora_8b10b_1_0_transceiver_wrapper.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_control.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll_datapath.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_tx_ll.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_txcrc.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0/src/design_1_aurora_8b10b_1_0_valid_data_counter.vhd" \
"../../../bd/design_1/ip/design_1_aurora_8b10b_1_0/design_1_aurora_8b10b_1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../bd/design_1/ipshared/c796/hdl/axi_s_sync_frame_detector.vhd" \
"../../../bd/design_1/ipshared/c796/hdl/axi_register_array.vhd" \
"../../../bd/design_1/ipshared/c796/hdl/axi_s_frame_simplex_switch.vhd" \
"../../../bd/design_1/ipshared/c796/hdl/axi_s_chain_link_switch.vhd" \
"../../../bd/design_1/ip/design_1_axi_s_chain_link_swi_0_0/sim/design_1_axi_s_chain_link_swi_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.vhd" \
"../../../bd/design_1/ip/design_1_synchronizer_reg_1_0/sim/design_1_synchronizer_reg_1_0.vhd" \
"../../../bd/design_1/ip/design_1_capture_rx0_1/sim/design_1_capture_rx0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_c_addsub_v12_0_i0/sim/emu_dc_c_addsub_v12_0_i0.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_c_addsub_v12_0_i1/sim/emu_dc_c_addsub_v12_0_i1.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_c_addsub_v12_0_i2/sim/emu_dc_c_addsub_v12_0_i2.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_c_addsub_v12_0_i3/sim/emu_dc_c_addsub_v12_0_i3.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_c_counter_binary_v12_0_i0/sim/emu_dc_c_counter_binary_v12_0_i0.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i0/sim/emu_dc_mult_gen_v12_0_i0.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i1/sim/emu_dc_mult_gen_v12_0_i1.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i2/sim/emu_dc_mult_gen_v12_0_i2.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i3/sim/emu_dc_mult_gen_v12_0_i3.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i4/sim/emu_dc_mult_gen_v12_0_i4.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i5/sim/emu_dc_mult_gen_v12_0_i5.vhd" \
"../../../bd/design_1/ip/design_1_emu_dc_0_0/emu_dc_mult_gen_v12_0_i6/sim/emu_dc_mult_gen_v12_0_i6.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/conv_pkg.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_w_init.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl17e.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/srl33e.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/synth_reg_reg.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/single_reg_w_init.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/xlclockdriver_rd.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc_entity_declarations.vhd" \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/8936/hdl/emu_dc.vhd" \

vhdl pulse_width_modulator_v1_00_a  \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/user_logic.vhd" \

vhdl xil_defaultlib  \
"../../../../highspeed_link.srcs/sources_1/bd/design_1/ipshared/c07a/hdl/vhdl/pulse_width_modulator_axi.vhd" \
"../../../bd/design_1/ip/design_1_pulse_width_modulator_0_0/sim/design_1_pulse_width_modulator_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_timer_0_0/sim/design_1_axi_timer_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
