

================================================================
== Vitis HLS Report for 'backprop'
================================================================
* Date:           Fri Sep  2 14:22:03 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        backprop_HLS_2
* Solution:       backprop_HLS_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.952 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  31445472|  31445472|  0.344 sec|  0.344 sec|  31445473|  31445473|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_1   |  31445471|  31445471|    192917|          -|          -|   163|        no|
        | + VITIS_LOOP_276_2  |        64|        64|         1|          1|          1|    64|       yes|
        | + VITIS_LOOP_38_1   |       892|       892|        74|         13|          1|    64|       yes|
        | + VITIS_LOOP_28_1   |        70|        70|         8|          1|          1|    64|       yes|
        | + VITIS_LOOP_18_1   |       116|       116|        54|          1|          1|    64|       yes|
        | + VITIS_LOOP_52_1   |      4360|      4360|       329|         64|          1|    64|       yes|
        | + VITIS_LOOP_28_1   |        70|        70|         8|          1|          1|    64|       yes|
        | + VITIS_LOOP_18_1   |       116|       116|        54|          1|          1|    64|       yes|
        | + VITIS_LOOP_66_1   |       456|       456|       328|         64|          1|     3|       yes|
        | + VITIS_LOOP_28_1   |        19|        19|         7|          6|          1|     3|       yes|
        | + VITIS_LOOP_18_1   |       156|       156|        53|         52|          1|     3|       yes|
        | + VITIS_LOOP_8_1    |        21|        21|        20|          1|          1|     3|       yes|
        | + VITIS_LOOP_11_2   |        48|        48|        47|          1|          1|     3|       yes|
        | + VITIS_LOOP_80_1   |        14|        14|        13|          1|          1|     3|       yes|
        | + VITIS_LOOP_89_1   |       135|       135|        10|          2|          1|    64|       yes|
        | + VITIS_LOOP_101_1  |       218|       218|        30|          3|          1|    64|       yes|
        | + VITIS_LOOP_114_1  |      2055|      2055|        40|         32|          1|    64|       yes|
        | + VITIS_LOOP_126_1  |      4366|      4366|       335|         64|          1|    64|       yes|
        | + VITIS_LOOP_139_1  |       424|       424|        40|         32|          1|    13|       yes|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 13, depth = 74
  * Pipeline-2: initiation interval (II) = 1, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 54
  * Pipeline-4: initiation interval (II) = 64, depth = 329
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 1, depth = 54
  * Pipeline-7: initiation interval (II) = 64, depth = 328
  * Pipeline-8: initiation interval (II) = 6, depth = 7
  * Pipeline-9: initiation interval (II) = 52, depth = 53
  * Pipeline-10: initiation interval (II) = 1, depth = 20
  * Pipeline-11: initiation interval (II) = 1, depth = 47
  * Pipeline-12: initiation interval (II) = 1, depth = 13
  * Pipeline-13: initiation interval (II) = 2, depth = 10
  * Pipeline-14: initiation interval (II) = 3, depth = 30
  * Pipeline-15: initiation interval (II) = 32, depth = 40
  * Pipeline-16: initiation interval (II) = 64, depth = 335
  * Pipeline-17: initiation interval (II) = 32, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1613
* Pipeline : 18
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 13, D = 74, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 }
  Pipeline-2 : II = 1, D = 8, States = { 93 94 95 96 97 98 99 100 }
  Pipeline-3 : II = 1, D = 54, States = { 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 }
  Pipeline-4 : II = 64, D = 329, States = { 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 }
  Pipeline-5 : II = 1, D = 8, States = { 519 520 521 522 523 524 525 526 }
  Pipeline-6 : II = 1, D = 54, States = { 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 }
  Pipeline-7 : II = 64, D = 328, States = { 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 }
  Pipeline-8 : II = 6, D = 7, States = { 944 945 946 947 948 949 950 }
  Pipeline-9 : II = 52, D = 53, States = { 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 }
  Pipeline-10 : II = 1, D = 20, States = { 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 }
  Pipeline-11 : II = 1, D = 47, States = { 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 }
  Pipeline-12 : II = 1, D = 13, States = { 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 }
  Pipeline-13 : II = 2, D = 10, States = { 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 }
  Pipeline-14 : II = 3, D = 30, States = { 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 }
  Pipeline-15 : II = 32, D = 40, States = { 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 }
  Pipeline-16 : II = 64, D = 335, States = { 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 }
  Pipeline-17 : II = 32, D = 40, States = { 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 92 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 18 
92 --> 93 
93 --> 101 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 93 
101 --> 102 
102 --> 156 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 102 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 518 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 
387 --> 388 
388 --> 389 
389 --> 390 
390 --> 391 
391 --> 392 
392 --> 393 
393 --> 394 
394 --> 395 
395 --> 396 
396 --> 397 
397 --> 398 
398 --> 399 
399 --> 400 
400 --> 401 
401 --> 402 
402 --> 403 
403 --> 404 
404 --> 405 
405 --> 406 
406 --> 407 
407 --> 408 
408 --> 409 
409 --> 410 
410 --> 411 
411 --> 412 
412 --> 413 
413 --> 414 
414 --> 415 
415 --> 416 
416 --> 417 
417 --> 418 
418 --> 419 
419 --> 420 
420 --> 421 
421 --> 422 
422 --> 423 
423 --> 424 
424 --> 425 
425 --> 426 
426 --> 427 
427 --> 428 
428 --> 429 
429 --> 430 
430 --> 431 
431 --> 432 
432 --> 433 
433 --> 434 
434 --> 435 
435 --> 436 
436 --> 437 
437 --> 438 
438 --> 439 
439 --> 440 
440 --> 441 
441 --> 442 
442 --> 443 
443 --> 444 
444 --> 445 
445 --> 446 
446 --> 447 
447 --> 448 
448 --> 449 
449 --> 450 
450 --> 451 
451 --> 452 
452 --> 453 
453 --> 454 
454 --> 455 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 460 
460 --> 461 
461 --> 462 
462 --> 463 
463 --> 464 
464 --> 465 
465 --> 466 
466 --> 467 
467 --> 468 
468 --> 469 
469 --> 470 
470 --> 471 
471 --> 472 
472 --> 473 
473 --> 474 
474 --> 475 
475 --> 476 
476 --> 477 
477 --> 478 
478 --> 479 
479 --> 480 
480 --> 481 
481 --> 482 
482 --> 483 
483 --> 484 
484 --> 485 
485 --> 486 
486 --> 487 
487 --> 488 
488 --> 489 
489 --> 490 
490 --> 491 
491 --> 492 
492 --> 493 
493 --> 494 
494 --> 495 
495 --> 496 
496 --> 497 
497 --> 498 
498 --> 499 
499 --> 500 
500 --> 501 
501 --> 502 
502 --> 503 
503 --> 504 
504 --> 505 
505 --> 506 
506 --> 507 
507 --> 508 
508 --> 509 
509 --> 510 
510 --> 511 
511 --> 512 
512 --> 513 
513 --> 514 
514 --> 515 
515 --> 516 
516 --> 517 
517 --> 189 
518 --> 519 
519 --> 527 520 
520 --> 521 
521 --> 522 
522 --> 523 
523 --> 524 
524 --> 525 
525 --> 526 
526 --> 519 
527 --> 528 
528 --> 582 529 
529 --> 530 
530 --> 531 
531 --> 532 
532 --> 533 
533 --> 534 
534 --> 535 
535 --> 536 
536 --> 537 
537 --> 538 
538 --> 539 
539 --> 540 
540 --> 541 
541 --> 542 
542 --> 543 
543 --> 544 
544 --> 545 
545 --> 546 
546 --> 547 
547 --> 548 
548 --> 549 
549 --> 550 
550 --> 551 
551 --> 552 
552 --> 553 
553 --> 554 
554 --> 555 
555 --> 556 
556 --> 557 
557 --> 558 
558 --> 559 
559 --> 560 
560 --> 561 
561 --> 562 
562 --> 563 
563 --> 564 
564 --> 565 
565 --> 566 
566 --> 567 
567 --> 568 
568 --> 569 
569 --> 570 
570 --> 571 
571 --> 572 
572 --> 573 
573 --> 574 
574 --> 575 
575 --> 576 
576 --> 577 
577 --> 578 
578 --> 579 
579 --> 580 
580 --> 581 
581 --> 528 
582 --> 583 
583 --> 584 
584 --> 585 
585 --> 586 
586 --> 587 
587 --> 588 
588 --> 589 
589 --> 590 
590 --> 591 
591 --> 592 
592 --> 593 
593 --> 594 
594 --> 595 
595 --> 596 
596 --> 597 
597 --> 598 
598 --> 599 
599 --> 600 
600 --> 601 
601 --> 602 
602 --> 603 
603 --> 604 
604 --> 605 
605 --> 606 
606 --> 607 
607 --> 608 
608 --> 609 
609 --> 610 
610 --> 611 
611 --> 612 
612 --> 613 
613 --> 614 
614 --> 615 
615 --> 616 
616 --> 617 
617 --> 618 
618 --> 619 
619 --> 620 
620 --> 621 
621 --> 622 
622 --> 623 
623 --> 624 
624 --> 625 
625 --> 626 
626 --> 627 
627 --> 628 
628 --> 629 
629 --> 630 
630 --> 631 
631 --> 632 
632 --> 633 
633 --> 634 
634 --> 635 
635 --> 636 
636 --> 637 
637 --> 638 
638 --> 639 
639 --> 640 
640 --> 641 
641 --> 642 
642 --> 643 
643 --> 644 
644 --> 645 
645 --> 646 
646 --> 647 
647 --> 648 
648 --> 649 
649 --> 650 
650 --> 651 
651 --> 652 
652 --> 653 
653 --> 654 
654 --> 655 
655 --> 656 
656 --> 657 
657 --> 658 
658 --> 659 
659 --> 660 
660 --> 661 
661 --> 662 
662 --> 663 
663 --> 664 
664 --> 665 
665 --> 666 
666 --> 667 
667 --> 668 
668 --> 669 
669 --> 670 
670 --> 671 
671 --> 672 
672 --> 673 
673 --> 674 
674 --> 675 
675 --> 676 
676 --> 677 
677 --> 678 
678 --> 679 
679 --> 680 
680 --> 681 
681 --> 682 
682 --> 683 
683 --> 684 
684 --> 685 
685 --> 686 
686 --> 687 
687 --> 688 
688 --> 689 
689 --> 690 
690 --> 691 
691 --> 692 
692 --> 693 
693 --> 694 
694 --> 695 
695 --> 696 
696 --> 697 
697 --> 698 
698 --> 699 
699 --> 700 
700 --> 701 
701 --> 702 
702 --> 703 
703 --> 704 
704 --> 705 
705 --> 706 
706 --> 707 
707 --> 708 
708 --> 709 
709 --> 710 
710 --> 711 
711 --> 712 
712 --> 713 
713 --> 714 
714 --> 715 
715 --> 716 
716 --> 717 
717 --> 718 
718 --> 719 
719 --> 720 
720 --> 721 
721 --> 722 
722 --> 723 
723 --> 724 
724 --> 725 
725 --> 726 
726 --> 727 
727 --> 728 
728 --> 729 
729 --> 730 
730 --> 731 
731 --> 732 
732 --> 733 
733 --> 734 
734 --> 735 
735 --> 736 
736 --> 737 
737 --> 738 
738 --> 739 
739 --> 740 
740 --> 741 
741 --> 742 
742 --> 743 
743 --> 744 
744 --> 745 
745 --> 746 
746 --> 747 
747 --> 748 
748 --> 749 
749 --> 750 
750 --> 751 
751 --> 752 
752 --> 753 
753 --> 754 
754 --> 755 
755 --> 756 
756 --> 757 
757 --> 758 
758 --> 759 
759 --> 760 
760 --> 761 
761 --> 762 
762 --> 763 
763 --> 764 
764 --> 765 
765 --> 766 
766 --> 767 
767 --> 768 
768 --> 769 
769 --> 770 
770 --> 771 
771 --> 772 
772 --> 773 
773 --> 774 
774 --> 775 
775 --> 776 
776 --> 777 
777 --> 778 
778 --> 779 
779 --> 780 
780 --> 781 
781 --> 782 
782 --> 783 
783 --> 784 
784 --> 785 
785 --> 786 
786 --> 787 
787 --> 788 
788 --> 789 
789 --> 790 
790 --> 791 
791 --> 792 
792 --> 793 
793 --> 794 
794 --> 795 
795 --> 796 
796 --> 797 
797 --> 798 
798 --> 799 
799 --> 800 
800 --> 801 
801 --> 802 
802 --> 803 
803 --> 804 
804 --> 805 
805 --> 806 
806 --> 807 
807 --> 808 
808 --> 809 
809 --> 810 
810 --> 811 
811 --> 812 
812 --> 813 
813 --> 814 
814 --> 815 
815 --> 816 
816 --> 817 
817 --> 818 
818 --> 819 
819 --> 820 
820 --> 821 
821 --> 822 
822 --> 823 
823 --> 824 
824 --> 825 
825 --> 826 
826 --> 827 
827 --> 828 
828 --> 829 
829 --> 830 
830 --> 831 
831 --> 832 
832 --> 833 
833 --> 834 
834 --> 835 
835 --> 836 
836 --> 837 
837 --> 838 
838 --> 839 
839 --> 840 
840 --> 841 
841 --> 842 
842 --> 843 
843 --> 844 
844 --> 845 
845 --> 846 
846 --> 847 
847 --> 848 
848 --> 849 
849 --> 850 
850 --> 851 
851 --> 852 
852 --> 853 
853 --> 854 
854 --> 855 
855 --> 856 
856 --> 857 
857 --> 858 
858 --> 859 
859 --> 860 
860 --> 861 
861 --> 862 
862 --> 863 
863 --> 864 
864 --> 865 
865 --> 866 
866 --> 867 
867 --> 868 
868 --> 869 
869 --> 870 
870 --> 871 
871 --> 872 
872 --> 873 
873 --> 874 
874 --> 875 
875 --> 876 
876 --> 877 
877 --> 878 
878 --> 879 
879 --> 943 880 
880 --> 881 
881 --> 882 
882 --> 883 
883 --> 884 
884 --> 885 
885 --> 886 
886 --> 887 
887 --> 888 
888 --> 889 
889 --> 890 
890 --> 891 
891 --> 892 
892 --> 893 
893 --> 894 
894 --> 895 
895 --> 896 
896 --> 897 
897 --> 898 
898 --> 899 
899 --> 900 
900 --> 901 
901 --> 902 
902 --> 903 
903 --> 904 
904 --> 905 
905 --> 906 
906 --> 907 
907 --> 908 
908 --> 909 
909 --> 910 
910 --> 911 
911 --> 912 
912 --> 913 
913 --> 914 
914 --> 915 
915 --> 916 
916 --> 917 
917 --> 918 
918 --> 919 
919 --> 920 
920 --> 921 
921 --> 922 
922 --> 923 
923 --> 924 
924 --> 925 
925 --> 926 
926 --> 927 
927 --> 928 
928 --> 929 
929 --> 930 
930 --> 931 
931 --> 932 
932 --> 933 
933 --> 934 
934 --> 935 
935 --> 936 
936 --> 937 
937 --> 938 
938 --> 939 
939 --> 940 
940 --> 941 
941 --> 942 
942 --> 615 
943 --> 944 
944 --> 945 
945 --> 951 946 
946 --> 947 
947 --> 948 
948 --> 949 
949 --> 950 
950 --> 944 
951 --> 952 
952 --> 1005 953 
953 --> 954 
954 --> 955 
955 --> 956 
956 --> 957 
957 --> 958 
958 --> 959 
959 --> 960 
960 --> 961 
961 --> 962 
962 --> 963 
963 --> 964 
964 --> 965 
965 --> 966 
966 --> 967 
967 --> 968 
968 --> 969 
969 --> 970 
970 --> 971 
971 --> 972 
972 --> 973 
973 --> 974 
974 --> 975 
975 --> 976 
976 --> 977 
977 --> 978 
978 --> 979 
979 --> 980 
980 --> 981 
981 --> 982 
982 --> 983 
983 --> 984 
984 --> 985 
985 --> 986 
986 --> 987 
987 --> 988 
988 --> 989 
989 --> 990 
990 --> 991 
991 --> 992 
992 --> 993 
993 --> 994 
994 --> 995 
995 --> 996 
996 --> 997 
997 --> 998 
998 --> 999 
999 --> 1000 
1000 --> 1001 
1001 --> 1002 
1002 --> 1003 
1003 --> 1004 
1004 --> 952 
1005 --> 1006 
1006 --> 1026 1007 
1007 --> 1008 
1008 --> 1009 
1009 --> 1010 
1010 --> 1011 
1011 --> 1012 
1012 --> 1013 
1013 --> 1014 
1014 --> 1015 
1015 --> 1016 
1016 --> 1017 
1017 --> 1018 
1018 --> 1019 
1019 --> 1020 
1020 --> 1021 
1021 --> 1022 
1022 --> 1023 
1023 --> 1024 
1024 --> 1025 
1025 --> 1006 
1026 --> 1027 
1027 --> 1074 1028 
1028 --> 1029 
1029 --> 1030 
1030 --> 1031 
1031 --> 1032 
1032 --> 1033 
1033 --> 1034 
1034 --> 1035 
1035 --> 1036 
1036 --> 1037 
1037 --> 1038 
1038 --> 1039 
1039 --> 1040 
1040 --> 1041 
1041 --> 1042 
1042 --> 1043 
1043 --> 1044 
1044 --> 1045 
1045 --> 1046 
1046 --> 1047 
1047 --> 1048 
1048 --> 1049 
1049 --> 1050 
1050 --> 1051 
1051 --> 1052 
1052 --> 1053 
1053 --> 1054 
1054 --> 1055 
1055 --> 1056 
1056 --> 1057 
1057 --> 1058 
1058 --> 1059 
1059 --> 1060 
1060 --> 1061 
1061 --> 1062 
1062 --> 1063 
1063 --> 1064 
1064 --> 1065 
1065 --> 1066 
1066 --> 1067 
1067 --> 1068 
1068 --> 1069 
1069 --> 1070 
1070 --> 1071 
1071 --> 1072 
1072 --> 1073 
1073 --> 1027 
1074 --> 1075 
1075 --> 1088 1076 
1076 --> 1077 
1077 --> 1078 
1078 --> 1079 
1079 --> 1080 
1080 --> 1081 
1081 --> 1082 
1082 --> 1083 
1083 --> 1084 
1084 --> 1085 
1085 --> 1086 
1086 --> 1087 
1087 --> 1075 
1088 --> 1089 
1089 --> 1099 1090 
1090 --> 1091 
1091 --> 1092 
1092 --> 1093 
1093 --> 1094 
1094 --> 1095 
1095 --> 1096 
1096 --> 1097 
1097 --> 1098 
1098 --> 1089 
1099 --> 1100 
1100 --> 1130 1101 
1101 --> 1102 
1102 --> 1103 
1103 --> 1104 
1104 --> 1105 
1105 --> 1106 
1106 --> 1107 
1107 --> 1108 
1108 --> 1109 
1109 --> 1110 
1110 --> 1111 
1111 --> 1112 
1112 --> 1113 
1113 --> 1114 
1114 --> 1115 
1115 --> 1116 
1116 --> 1117 
1117 --> 1118 
1118 --> 1119 
1119 --> 1120 
1120 --> 1121 
1121 --> 1122 
1122 --> 1123 
1123 --> 1124 
1124 --> 1125 
1125 --> 1126 
1126 --> 1127 
1127 --> 1128 
1128 --> 1129 
1129 --> 1100 
1130 --> 1131 
1131 --> 1132 
1132 --> 1133 
1133 --> 1134 
1134 --> 1135 
1135 --> 1136 
1136 --> 1137 
1137 --> 1138 
1138 --> 1139 
1139 --> 1140 
1140 --> 1141 
1141 --> 1142 
1142 --> 1143 
1143 --> 1144 
1144 --> 1145 
1145 --> 1146 
1146 --> 1147 
1147 --> 1148 
1148 --> 1149 
1149 --> 1150 
1150 --> 1151 
1151 --> 1152 
1152 --> 1153 
1153 --> 1154 
1154 --> 1155 
1155 --> 1156 
1156 --> 1157 
1157 --> 1158 
1158 --> 1159 
1159 --> 1160 
1160 --> 1161 
1161 --> 1162 
1162 --> 1163 
1163 --> 1203 1164 
1164 --> 1165 
1165 --> 1166 
1166 --> 1167 
1167 --> 1168 
1168 --> 1169 
1169 --> 1170 
1170 --> 1171 
1171 --> 1172 
1172 --> 1173 
1173 --> 1174 
1174 --> 1175 
1175 --> 1176 
1176 --> 1177 
1177 --> 1178 
1178 --> 1179 
1179 --> 1180 
1180 --> 1181 
1181 --> 1182 
1182 --> 1183 
1183 --> 1184 
1184 --> 1185 
1185 --> 1186 
1186 --> 1187 
1187 --> 1188 
1188 --> 1189 
1189 --> 1190 
1190 --> 1191 
1191 --> 1192 
1192 --> 1193 
1193 --> 1194 
1194 --> 1195 
1195 --> 1196 
1196 --> 1197 
1197 --> 1198 
1198 --> 1199 
1199 --> 1200 
1200 --> 1201 
1201 --> 1202 
1202 --> 1163 
1203 --> 1204 
1204 --> 1539 1205 
1205 --> 1206 
1206 --> 1207 
1207 --> 1208 
1208 --> 1209 
1209 --> 1210 
1210 --> 1211 
1211 --> 1212 
1212 --> 1213 
1213 --> 1214 
1214 --> 1215 
1215 --> 1216 
1216 --> 1217 
1217 --> 1218 
1218 --> 1219 
1219 --> 1220 
1220 --> 1221 
1221 --> 1222 
1222 --> 1223 
1223 --> 1224 
1224 --> 1225 
1225 --> 1226 
1226 --> 1227 
1227 --> 1228 
1228 --> 1229 
1229 --> 1230 
1230 --> 1231 
1231 --> 1232 
1232 --> 1233 
1233 --> 1234 
1234 --> 1235 
1235 --> 1236 
1236 --> 1237 
1237 --> 1238 
1238 --> 1239 
1239 --> 1240 
1240 --> 1241 
1241 --> 1242 
1242 --> 1243 
1243 --> 1244 
1244 --> 1245 
1245 --> 1246 
1246 --> 1247 
1247 --> 1248 
1248 --> 1249 
1249 --> 1250 
1250 --> 1251 
1251 --> 1252 
1252 --> 1253 
1253 --> 1254 
1254 --> 1255 
1255 --> 1256 
1256 --> 1257 
1257 --> 1258 
1258 --> 1259 
1259 --> 1260 
1260 --> 1261 
1261 --> 1262 
1262 --> 1263 
1263 --> 1264 
1264 --> 1265 
1265 --> 1266 
1266 --> 1267 
1267 --> 1268 
1268 --> 1269 
1269 --> 1270 
1270 --> 1271 
1271 --> 1272 
1272 --> 1273 
1273 --> 1274 
1274 --> 1275 
1275 --> 1276 
1276 --> 1277 
1277 --> 1278 
1278 --> 1279 
1279 --> 1280 
1280 --> 1281 
1281 --> 1282 
1282 --> 1283 
1283 --> 1284 
1284 --> 1285 
1285 --> 1286 
1286 --> 1287 
1287 --> 1288 
1288 --> 1289 
1289 --> 1290 
1290 --> 1291 
1291 --> 1292 
1292 --> 1293 
1293 --> 1294 
1294 --> 1295 
1295 --> 1296 
1296 --> 1297 
1297 --> 1298 
1298 --> 1299 
1299 --> 1300 
1300 --> 1301 
1301 --> 1302 
1302 --> 1303 
1303 --> 1304 
1304 --> 1305 
1305 --> 1306 
1306 --> 1307 
1307 --> 1308 
1308 --> 1309 
1309 --> 1310 
1310 --> 1311 
1311 --> 1312 
1312 --> 1313 
1313 --> 1314 
1314 --> 1315 
1315 --> 1316 
1316 --> 1317 
1317 --> 1318 
1318 --> 1319 
1319 --> 1320 
1320 --> 1321 
1321 --> 1322 
1322 --> 1323 
1323 --> 1324 
1324 --> 1325 
1325 --> 1326 
1326 --> 1327 
1327 --> 1328 
1328 --> 1329 
1329 --> 1330 
1330 --> 1331 
1331 --> 1332 
1332 --> 1333 
1333 --> 1334 
1334 --> 1335 
1335 --> 1336 
1336 --> 1337 
1337 --> 1338 
1338 --> 1339 
1339 --> 1340 
1340 --> 1341 
1341 --> 1342 
1342 --> 1343 
1343 --> 1344 
1344 --> 1345 
1345 --> 1346 
1346 --> 1347 
1347 --> 1348 
1348 --> 1349 
1349 --> 1350 
1350 --> 1351 
1351 --> 1352 
1352 --> 1353 
1353 --> 1354 
1354 --> 1355 
1355 --> 1356 
1356 --> 1357 
1357 --> 1358 
1358 --> 1359 
1359 --> 1360 
1360 --> 1361 
1361 --> 1362 
1362 --> 1363 
1363 --> 1364 
1364 --> 1365 
1365 --> 1366 
1366 --> 1367 
1367 --> 1368 
1368 --> 1369 
1369 --> 1370 
1370 --> 1371 
1371 --> 1372 
1372 --> 1373 
1373 --> 1374 
1374 --> 1375 
1375 --> 1376 
1376 --> 1377 
1377 --> 1378 
1378 --> 1379 
1379 --> 1380 
1380 --> 1381 
1381 --> 1382 
1382 --> 1383 
1383 --> 1384 
1384 --> 1385 
1385 --> 1386 
1386 --> 1387 
1387 --> 1388 
1388 --> 1389 
1389 --> 1390 
1390 --> 1391 
1391 --> 1392 
1392 --> 1393 
1393 --> 1394 
1394 --> 1395 
1395 --> 1396 
1396 --> 1397 
1397 --> 1398 
1398 --> 1399 
1399 --> 1400 
1400 --> 1401 
1401 --> 1402 
1402 --> 1403 
1403 --> 1404 
1404 --> 1405 
1405 --> 1406 
1406 --> 1407 
1407 --> 1408 
1408 --> 1409 
1409 --> 1410 
1410 --> 1411 
1411 --> 1412 
1412 --> 1413 
1413 --> 1414 
1414 --> 1415 
1415 --> 1416 
1416 --> 1417 
1417 --> 1418 
1418 --> 1419 
1419 --> 1420 
1420 --> 1421 
1421 --> 1422 
1422 --> 1423 
1423 --> 1424 
1424 --> 1425 
1425 --> 1426 
1426 --> 1427 
1427 --> 1428 
1428 --> 1429 
1429 --> 1430 
1430 --> 1431 
1431 --> 1432 
1432 --> 1433 
1433 --> 1434 
1434 --> 1435 
1435 --> 1436 
1436 --> 1437 
1437 --> 1438 
1438 --> 1439 
1439 --> 1440 
1440 --> 1441 
1441 --> 1442 
1442 --> 1443 
1443 --> 1444 
1444 --> 1445 
1445 --> 1446 
1446 --> 1447 
1447 --> 1448 
1448 --> 1449 
1449 --> 1450 
1450 --> 1451 
1451 --> 1452 
1452 --> 1453 
1453 --> 1454 
1454 --> 1455 
1455 --> 1456 
1456 --> 1457 
1457 --> 1458 
1458 --> 1459 
1459 --> 1460 
1460 --> 1461 
1461 --> 1462 
1462 --> 1463 
1463 --> 1464 
1464 --> 1465 
1465 --> 1466 
1466 --> 1467 
1467 --> 1468 
1468 --> 1469 
1469 --> 1470 
1470 --> 1471 
1471 --> 1472 
1472 --> 1473 
1473 --> 1474 
1474 --> 1475 
1475 --> 1476 
1476 --> 1477 
1477 --> 1478 
1478 --> 1479 
1479 --> 1480 
1480 --> 1481 
1481 --> 1482 
1482 --> 1483 
1483 --> 1484 
1484 --> 1485 
1485 --> 1486 
1486 --> 1487 
1487 --> 1488 
1488 --> 1489 
1489 --> 1490 
1490 --> 1491 
1491 --> 1492 
1492 --> 1493 
1493 --> 1494 
1494 --> 1495 
1495 --> 1496 
1496 --> 1497 
1497 --> 1498 
1498 --> 1499 
1499 --> 1500 
1500 --> 1501 
1501 --> 1502 
1502 --> 1503 
1503 --> 1504 
1504 --> 1505 
1505 --> 1506 
1506 --> 1507 
1507 --> 1508 
1508 --> 1509 
1509 --> 1510 
1510 --> 1511 
1511 --> 1512 
1512 --> 1513 
1513 --> 1514 
1514 --> 1515 
1515 --> 1516 
1516 --> 1517 
1517 --> 1518 
1518 --> 1519 
1519 --> 1520 
1520 --> 1521 
1521 --> 1522 
1522 --> 1523 
1523 --> 1524 
1524 --> 1525 
1525 --> 1526 
1526 --> 1527 
1527 --> 1528 
1528 --> 1529 
1529 --> 1530 
1530 --> 1531 
1531 --> 1532 
1532 --> 1533 
1533 --> 1534 
1534 --> 1535 
1535 --> 1536 
1536 --> 1537 
1537 --> 1538 
1538 --> 1204 
1539 --> 1540 
1540 --> 1541 
1541 --> 1542 
1542 --> 1543 
1543 --> 1544 
1544 --> 1545 
1545 --> 1546 
1546 --> 1547 
1547 --> 1548 
1548 --> 1549 
1549 --> 1550 
1550 --> 1551 
1551 --> 1552 
1552 --> 1553 
1553 --> 1554 
1554 --> 1555 
1555 --> 1556 
1556 --> 1557 
1557 --> 1558 
1558 --> 1559 
1559 --> 1560 
1560 --> 1561 
1561 --> 1562 
1562 --> 1563 
1563 --> 1564 
1564 --> 1565 
1565 --> 1566 
1566 --> 1567 
1567 --> 1568 
1568 --> 1569 
1569 --> 1570 
1570 --> 1571 
1571 --> 1572 
1572 --> 1573 
1573 --> 1574 
1574 --> 1575 
1575 --> 1576 
1576 --> 1577 
1577 --> 1578 
1578 --> 1579 
1579 --> 1580 
1580 --> 1612 1581 
1581 --> 1582 
1582 --> 1583 
1583 --> 1584 
1584 --> 1585 
1585 --> 1586 
1586 --> 1587 
1587 --> 1588 
1588 --> 1589 
1589 --> 1590 
1590 --> 1591 
1591 --> 1592 
1592 --> 1593 
1593 --> 1594 
1594 --> 1595 
1595 --> 1596 
1596 --> 1597 
1597 --> 1598 
1598 --> 1599 
1599 --> 1600 
1600 --> 1601 
1601 --> 1602 
1602 --> 1603 
1603 --> 1604 
1604 --> 1605 
1605 --> 1606 
1606 --> 1607 
1607 --> 1608 
1608 --> 1609 
1609 --> 1610 
1610 --> 1611 
1611 --> 1572 
1612 --> 1613 
1613 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%dactivations3_2 = alloca i32 1"   --->   Operation 1614 'alloca' 'dactivations3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%dactivations3_2_1 = alloca i32 1"   --->   Operation 1615 'alloca' 'dactivations3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%dactivations3_2_2 = alloca i32 1"   --->   Operation 1616 'alloca' 'dactivations3_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%net_outputs_2 = alloca i32 1"   --->   Operation 1617 'alloca' 'net_outputs_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%net_outputs_2_1 = alloca i32 1"   --->   Operation 1618 'alloca' 'net_outputs_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%net_outputs_2_2 = alloca i32 1"   --->   Operation 1619 'alloca' 'net_outputs_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%output_difference_2 = alloca i32 1"   --->   Operation 1620 'alloca' 'output_difference_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (0.00ns)   --->   "%output_difference_2_1 = alloca i32 1"   --->   Operation 1621 'alloca' 'output_difference_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%output_difference_2_2 = alloca i32 1"   --->   Operation 1622 'alloca' 'output_difference_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_33"   --->   Operation 1623 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_25, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1624 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights1, i32 666, i32 17, i32 1"   --->   Operation 1625 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1626 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights1"   --->   Operation 1627 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_2, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1628 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%empty_63 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights2, i32 666, i32 17, i32 1"   --->   Operation 1629 'specmemcore' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1630 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights2"   --->   Operation 1631 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_27, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1632 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%empty_64 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %weights3, i32 666, i32 17, i32 1"   --->   Operation 1633 'specmemcore' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1634 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights3"   --->   Operation 1635 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_38, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1636 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%empty_65 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases1, i32 666, i32 17, i32 1"   --->   Operation 1637 'specmemcore' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1638 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases1"   --->   Operation 1639 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_29, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1640 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%empty_66 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases2, i32 666, i32 17, i32 1"   --->   Operation 1641 'specmemcore' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1642 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases2"   --->   Operation 1643 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_30, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1644 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%empty_67 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %biases3, i32 666, i32 17, i32 1"   --->   Operation 1645 'specmemcore' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1646 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases3"   --->   Operation 1647 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1648 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%empty_68 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %training_data, i32 666, i32 17, i32 1"   --->   Operation 1649 'specmemcore' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1650 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_data"   --->   Operation 1651 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_19, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1652 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%empty_69 = specmemcore i32 @_ssdm_op_SpecMemCore, i64 %training_targets, i32 666, i32 17, i32 1"   --->   Operation 1653 'specmemcore' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_23, i32 0, i32 0, void @empty_36, i32 4294967295, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1654 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1655 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_targets"   --->   Operation 1655 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_0, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36"   --->   Operation 1656 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%activations1 = alloca i64 1" [../CCode_backprop/backprop.c:260]   --->   Operation 1657 'alloca' 'activations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1658 [1/1] (0.00ns)   --->   "%activations2 = alloca i64 1" [../CCode_backprop/backprop.c:261]   --->   Operation 1658 'alloca' 'activations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%dactivations1 = alloca i64 1" [../CCode_backprop/backprop.c:263]   --->   Operation 1659 'alloca' 'dactivations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%dactivations2 = alloca i64 1" [../CCode_backprop/backprop.c:264]   --->   Operation 1660 'alloca' 'dactivations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%delta_weights1 = alloca i64 1" [../CCode_backprop/backprop.c:269]   --->   Operation 1661 'alloca' 'delta_weights1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%delta_weights2 = alloca i64 1" [../CCode_backprop/backprop.c:270]   --->   Operation 1662 'alloca' 'delta_weights2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 1663 [1/1] (0.00ns)   --->   "%delta_weights3 = alloca i64 1" [../CCode_backprop/backprop.c:271]   --->   Operation 1663 'alloca' 'delta_weights3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%oracle_activations1 = alloca i64 1" [../CCode_backprop/backprop.c:272]   --->   Operation 1664 'alloca' 'oracle_activations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%oracle_activations2 = alloca i64 1" [../CCode_backprop/backprop.c:273]   --->   Operation 1665 'alloca' 'oracle_activations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 1666 'getelementptr' 'activations1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%activations1_addr_1 = getelementptr i64 %activations1, i64 0, i64 1" [../CCode_backprop/backprop.c:55]   --->   Operation 1667 'getelementptr' 'activations1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%activations1_addr_2 = getelementptr i64 %activations1, i64 0, i64 2" [../CCode_backprop/backprop.c:55]   --->   Operation 1668 'getelementptr' 'activations1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%activations1_addr_3 = getelementptr i64 %activations1, i64 0, i64 3" [../CCode_backprop/backprop.c:55]   --->   Operation 1669 'getelementptr' 'activations1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%activations1_addr_4 = getelementptr i64 %activations1, i64 0, i64 4" [../CCode_backprop/backprop.c:55]   --->   Operation 1670 'getelementptr' 'activations1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (0.00ns)   --->   "%activations1_addr_5 = getelementptr i64 %activations1, i64 0, i64 5" [../CCode_backprop/backprop.c:55]   --->   Operation 1671 'getelementptr' 'activations1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%activations1_addr_6 = getelementptr i64 %activations1, i64 0, i64 6" [../CCode_backprop/backprop.c:55]   --->   Operation 1672 'getelementptr' 'activations1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%activations1_addr_7 = getelementptr i64 %activations1, i64 0, i64 7" [../CCode_backprop/backprop.c:55]   --->   Operation 1673 'getelementptr' 'activations1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%activations1_addr_8 = getelementptr i64 %activations1, i64 0, i64 8" [../CCode_backprop/backprop.c:55]   --->   Operation 1674 'getelementptr' 'activations1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%activations1_addr_9 = getelementptr i64 %activations1, i64 0, i64 9" [../CCode_backprop/backprop.c:55]   --->   Operation 1675 'getelementptr' 'activations1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%activations1_addr_10 = getelementptr i64 %activations1, i64 0, i64 10" [../CCode_backprop/backprop.c:55]   --->   Operation 1676 'getelementptr' 'activations1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%activations1_addr_11 = getelementptr i64 %activations1, i64 0, i64 11" [../CCode_backprop/backprop.c:55]   --->   Operation 1677 'getelementptr' 'activations1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%activations1_addr_12 = getelementptr i64 %activations1, i64 0, i64 12" [../CCode_backprop/backprop.c:55]   --->   Operation 1678 'getelementptr' 'activations1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%activations1_addr_13 = getelementptr i64 %activations1, i64 0, i64 13" [../CCode_backprop/backprop.c:55]   --->   Operation 1679 'getelementptr' 'activations1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%activations1_addr_14 = getelementptr i64 %activations1, i64 0, i64 14" [../CCode_backprop/backprop.c:55]   --->   Operation 1680 'getelementptr' 'activations1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%activations1_addr_15 = getelementptr i64 %activations1, i64 0, i64 15" [../CCode_backprop/backprop.c:55]   --->   Operation 1681 'getelementptr' 'activations1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%activations1_addr_16 = getelementptr i64 %activations1, i64 0, i64 16" [../CCode_backprop/backprop.c:55]   --->   Operation 1682 'getelementptr' 'activations1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%activations1_addr_17 = getelementptr i64 %activations1, i64 0, i64 17" [../CCode_backprop/backprop.c:55]   --->   Operation 1683 'getelementptr' 'activations1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (0.00ns)   --->   "%activations1_addr_18 = getelementptr i64 %activations1, i64 0, i64 18" [../CCode_backprop/backprop.c:55]   --->   Operation 1684 'getelementptr' 'activations1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%activations1_addr_19 = getelementptr i64 %activations1, i64 0, i64 19" [../CCode_backprop/backprop.c:55]   --->   Operation 1685 'getelementptr' 'activations1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%activations1_addr_20 = getelementptr i64 %activations1, i64 0, i64 20" [../CCode_backprop/backprop.c:55]   --->   Operation 1686 'getelementptr' 'activations1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%activations1_addr_21 = getelementptr i64 %activations1, i64 0, i64 21" [../CCode_backprop/backprop.c:55]   --->   Operation 1687 'getelementptr' 'activations1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%activations1_addr_22 = getelementptr i64 %activations1, i64 0, i64 22" [../CCode_backprop/backprop.c:55]   --->   Operation 1688 'getelementptr' 'activations1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%activations1_addr_23 = getelementptr i64 %activations1, i64 0, i64 23" [../CCode_backprop/backprop.c:55]   --->   Operation 1689 'getelementptr' 'activations1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%activations1_addr_24 = getelementptr i64 %activations1, i64 0, i64 24" [../CCode_backprop/backprop.c:55]   --->   Operation 1690 'getelementptr' 'activations1_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%activations1_addr_25 = getelementptr i64 %activations1, i64 0, i64 25" [../CCode_backprop/backprop.c:55]   --->   Operation 1691 'getelementptr' 'activations1_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%activations1_addr_26 = getelementptr i64 %activations1, i64 0, i64 26" [../CCode_backprop/backprop.c:55]   --->   Operation 1692 'getelementptr' 'activations1_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%activations1_addr_27 = getelementptr i64 %activations1, i64 0, i64 27" [../CCode_backprop/backprop.c:55]   --->   Operation 1693 'getelementptr' 'activations1_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%activations1_addr_28 = getelementptr i64 %activations1, i64 0, i64 28" [../CCode_backprop/backprop.c:55]   --->   Operation 1694 'getelementptr' 'activations1_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%activations1_addr_29 = getelementptr i64 %activations1, i64 0, i64 29" [../CCode_backprop/backprop.c:55]   --->   Operation 1695 'getelementptr' 'activations1_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%activations1_addr_30 = getelementptr i64 %activations1, i64 0, i64 30" [../CCode_backprop/backprop.c:55]   --->   Operation 1696 'getelementptr' 'activations1_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%activations1_addr_31 = getelementptr i64 %activations1, i64 0, i64 31" [../CCode_backprop/backprop.c:55]   --->   Operation 1697 'getelementptr' 'activations1_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%activations1_addr_32 = getelementptr i64 %activations1, i64 0, i64 32" [../CCode_backprop/backprop.c:55]   --->   Operation 1698 'getelementptr' 'activations1_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%activations1_addr_33 = getelementptr i64 %activations1, i64 0, i64 33" [../CCode_backprop/backprop.c:55]   --->   Operation 1699 'getelementptr' 'activations1_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%activations1_addr_34 = getelementptr i64 %activations1, i64 0, i64 34" [../CCode_backprop/backprop.c:55]   --->   Operation 1700 'getelementptr' 'activations1_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (0.00ns)   --->   "%activations1_addr_35 = getelementptr i64 %activations1, i64 0, i64 35" [../CCode_backprop/backprop.c:55]   --->   Operation 1701 'getelementptr' 'activations1_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%activations1_addr_36 = getelementptr i64 %activations1, i64 0, i64 36" [../CCode_backprop/backprop.c:55]   --->   Operation 1702 'getelementptr' 'activations1_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%activations1_addr_37 = getelementptr i64 %activations1, i64 0, i64 37" [../CCode_backprop/backprop.c:55]   --->   Operation 1703 'getelementptr' 'activations1_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%activations1_addr_38 = getelementptr i64 %activations1, i64 0, i64 38" [../CCode_backprop/backprop.c:55]   --->   Operation 1704 'getelementptr' 'activations1_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%activations1_addr_39 = getelementptr i64 %activations1, i64 0, i64 39" [../CCode_backprop/backprop.c:55]   --->   Operation 1705 'getelementptr' 'activations1_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%activations1_addr_40 = getelementptr i64 %activations1, i64 0, i64 40" [../CCode_backprop/backprop.c:55]   --->   Operation 1706 'getelementptr' 'activations1_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%activations1_addr_41 = getelementptr i64 %activations1, i64 0, i64 41" [../CCode_backprop/backprop.c:55]   --->   Operation 1707 'getelementptr' 'activations1_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%activations1_addr_42 = getelementptr i64 %activations1, i64 0, i64 42" [../CCode_backprop/backprop.c:55]   --->   Operation 1708 'getelementptr' 'activations1_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%activations1_addr_43 = getelementptr i64 %activations1, i64 0, i64 43" [../CCode_backprop/backprop.c:55]   --->   Operation 1709 'getelementptr' 'activations1_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%activations1_addr_44 = getelementptr i64 %activations1, i64 0, i64 44" [../CCode_backprop/backprop.c:55]   --->   Operation 1710 'getelementptr' 'activations1_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%activations1_addr_45 = getelementptr i64 %activations1, i64 0, i64 45" [../CCode_backprop/backprop.c:55]   --->   Operation 1711 'getelementptr' 'activations1_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%activations1_addr_46 = getelementptr i64 %activations1, i64 0, i64 46" [../CCode_backprop/backprop.c:55]   --->   Operation 1712 'getelementptr' 'activations1_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%activations1_addr_47 = getelementptr i64 %activations1, i64 0, i64 47" [../CCode_backprop/backprop.c:55]   --->   Operation 1713 'getelementptr' 'activations1_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%activations1_addr_48 = getelementptr i64 %activations1, i64 0, i64 48" [../CCode_backprop/backprop.c:55]   --->   Operation 1714 'getelementptr' 'activations1_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%activations1_addr_49 = getelementptr i64 %activations1, i64 0, i64 49" [../CCode_backprop/backprop.c:55]   --->   Operation 1715 'getelementptr' 'activations1_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%activations1_addr_50 = getelementptr i64 %activations1, i64 0, i64 50" [../CCode_backprop/backprop.c:55]   --->   Operation 1716 'getelementptr' 'activations1_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%activations1_addr_51 = getelementptr i64 %activations1, i64 0, i64 51" [../CCode_backprop/backprop.c:55]   --->   Operation 1717 'getelementptr' 'activations1_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%activations1_addr_52 = getelementptr i64 %activations1, i64 0, i64 52" [../CCode_backprop/backprop.c:55]   --->   Operation 1718 'getelementptr' 'activations1_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%activations1_addr_53 = getelementptr i64 %activations1, i64 0, i64 53" [../CCode_backprop/backprop.c:55]   --->   Operation 1719 'getelementptr' 'activations1_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%activations1_addr_54 = getelementptr i64 %activations1, i64 0, i64 54" [../CCode_backprop/backprop.c:55]   --->   Operation 1720 'getelementptr' 'activations1_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%activations1_addr_55 = getelementptr i64 %activations1, i64 0, i64 55" [../CCode_backprop/backprop.c:55]   --->   Operation 1721 'getelementptr' 'activations1_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%activations1_addr_56 = getelementptr i64 %activations1, i64 0, i64 56" [../CCode_backprop/backprop.c:55]   --->   Operation 1722 'getelementptr' 'activations1_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%activations1_addr_57 = getelementptr i64 %activations1, i64 0, i64 57" [../CCode_backprop/backprop.c:55]   --->   Operation 1723 'getelementptr' 'activations1_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%activations1_addr_58 = getelementptr i64 %activations1, i64 0, i64 58" [../CCode_backprop/backprop.c:55]   --->   Operation 1724 'getelementptr' 'activations1_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%activations1_addr_59 = getelementptr i64 %activations1, i64 0, i64 59" [../CCode_backprop/backprop.c:55]   --->   Operation 1725 'getelementptr' 'activations1_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%activations1_addr_60 = getelementptr i64 %activations1, i64 0, i64 60" [../CCode_backprop/backprop.c:55]   --->   Operation 1726 'getelementptr' 'activations1_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%activations1_addr_61 = getelementptr i64 %activations1, i64 0, i64 61" [../CCode_backprop/backprop.c:55]   --->   Operation 1727 'getelementptr' 'activations1_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%activations1_addr_62 = getelementptr i64 %activations1, i64 0, i64 62" [../CCode_backprop/backprop.c:55]   --->   Operation 1728 'getelementptr' 'activations1_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%activations1_addr_63 = getelementptr i64 %activations1, i64 0, i64 63" [../CCode_backprop/backprop.c:55]   --->   Operation 1729 'getelementptr' 'activations1_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%activations2_addr_4 = getelementptr i64 %activations2, i64 0, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 1730 'getelementptr' 'activations2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%activations2_addr_6 = getelementptr i64 %activations2, i64 0, i64 1" [../CCode_backprop/backprop.c:69]   --->   Operation 1731 'getelementptr' 'activations2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%activations2_addr_7 = getelementptr i64 %activations2, i64 0, i64 2" [../CCode_backprop/backprop.c:69]   --->   Operation 1732 'getelementptr' 'activations2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%activations2_addr_8 = getelementptr i64 %activations2, i64 0, i64 3" [../CCode_backprop/backprop.c:69]   --->   Operation 1733 'getelementptr' 'activations2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%activations2_addr_9 = getelementptr i64 %activations2, i64 0, i64 4" [../CCode_backprop/backprop.c:69]   --->   Operation 1734 'getelementptr' 'activations2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%activations2_addr_10 = getelementptr i64 %activations2, i64 0, i64 5" [../CCode_backprop/backprop.c:69]   --->   Operation 1735 'getelementptr' 'activations2_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%activations2_addr_11 = getelementptr i64 %activations2, i64 0, i64 6" [../CCode_backprop/backprop.c:69]   --->   Operation 1736 'getelementptr' 'activations2_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%activations2_addr_12 = getelementptr i64 %activations2, i64 0, i64 7" [../CCode_backprop/backprop.c:69]   --->   Operation 1737 'getelementptr' 'activations2_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (0.00ns)   --->   "%activations2_addr_13 = getelementptr i64 %activations2, i64 0, i64 8" [../CCode_backprop/backprop.c:69]   --->   Operation 1738 'getelementptr' 'activations2_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%activations2_addr_14 = getelementptr i64 %activations2, i64 0, i64 9" [../CCode_backprop/backprop.c:69]   --->   Operation 1739 'getelementptr' 'activations2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%activations2_addr_15 = getelementptr i64 %activations2, i64 0, i64 10" [../CCode_backprop/backprop.c:69]   --->   Operation 1740 'getelementptr' 'activations2_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%activations2_addr_16 = getelementptr i64 %activations2, i64 0, i64 11" [../CCode_backprop/backprop.c:69]   --->   Operation 1741 'getelementptr' 'activations2_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (0.00ns)   --->   "%activations2_addr_17 = getelementptr i64 %activations2, i64 0, i64 12" [../CCode_backprop/backprop.c:69]   --->   Operation 1742 'getelementptr' 'activations2_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%activations2_addr_18 = getelementptr i64 %activations2, i64 0, i64 13" [../CCode_backprop/backprop.c:69]   --->   Operation 1743 'getelementptr' 'activations2_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%activations2_addr_19 = getelementptr i64 %activations2, i64 0, i64 14" [../CCode_backprop/backprop.c:69]   --->   Operation 1744 'getelementptr' 'activations2_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns)   --->   "%activations2_addr_20 = getelementptr i64 %activations2, i64 0, i64 15" [../CCode_backprop/backprop.c:69]   --->   Operation 1745 'getelementptr' 'activations2_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%activations2_addr_21 = getelementptr i64 %activations2, i64 0, i64 16" [../CCode_backprop/backprop.c:69]   --->   Operation 1746 'getelementptr' 'activations2_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%activations2_addr_22 = getelementptr i64 %activations2, i64 0, i64 17" [../CCode_backprop/backprop.c:69]   --->   Operation 1747 'getelementptr' 'activations2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (0.00ns)   --->   "%activations2_addr_23 = getelementptr i64 %activations2, i64 0, i64 18" [../CCode_backprop/backprop.c:69]   --->   Operation 1748 'getelementptr' 'activations2_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%activations2_addr_24 = getelementptr i64 %activations2, i64 0, i64 19" [../CCode_backprop/backprop.c:69]   --->   Operation 1749 'getelementptr' 'activations2_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%activations2_addr_25 = getelementptr i64 %activations2, i64 0, i64 20" [../CCode_backprop/backprop.c:69]   --->   Operation 1750 'getelementptr' 'activations2_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%activations2_addr_26 = getelementptr i64 %activations2, i64 0, i64 21" [../CCode_backprop/backprop.c:69]   --->   Operation 1751 'getelementptr' 'activations2_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%activations2_addr_27 = getelementptr i64 %activations2, i64 0, i64 22" [../CCode_backprop/backprop.c:69]   --->   Operation 1752 'getelementptr' 'activations2_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%activations2_addr_28 = getelementptr i64 %activations2, i64 0, i64 23" [../CCode_backprop/backprop.c:69]   --->   Operation 1753 'getelementptr' 'activations2_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%activations2_addr_29 = getelementptr i64 %activations2, i64 0, i64 24" [../CCode_backprop/backprop.c:69]   --->   Operation 1754 'getelementptr' 'activations2_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%activations2_addr_30 = getelementptr i64 %activations2, i64 0, i64 25" [../CCode_backprop/backprop.c:69]   --->   Operation 1755 'getelementptr' 'activations2_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%activations2_addr_31 = getelementptr i64 %activations2, i64 0, i64 26" [../CCode_backprop/backprop.c:69]   --->   Operation 1756 'getelementptr' 'activations2_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%activations2_addr_32 = getelementptr i64 %activations2, i64 0, i64 27" [../CCode_backprop/backprop.c:69]   --->   Operation 1757 'getelementptr' 'activations2_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%activations2_addr_33 = getelementptr i64 %activations2, i64 0, i64 28" [../CCode_backprop/backprop.c:69]   --->   Operation 1758 'getelementptr' 'activations2_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%activations2_addr_34 = getelementptr i64 %activations2, i64 0, i64 29" [../CCode_backprop/backprop.c:69]   --->   Operation 1759 'getelementptr' 'activations2_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%activations2_addr_35 = getelementptr i64 %activations2, i64 0, i64 30" [../CCode_backprop/backprop.c:69]   --->   Operation 1760 'getelementptr' 'activations2_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%activations2_addr_36 = getelementptr i64 %activations2, i64 0, i64 31" [../CCode_backprop/backprop.c:69]   --->   Operation 1761 'getelementptr' 'activations2_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (0.00ns)   --->   "%activations2_addr_37 = getelementptr i64 %activations2, i64 0, i64 32" [../CCode_backprop/backprop.c:69]   --->   Operation 1762 'getelementptr' 'activations2_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%activations2_addr_38 = getelementptr i64 %activations2, i64 0, i64 33" [../CCode_backprop/backprop.c:69]   --->   Operation 1763 'getelementptr' 'activations2_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%activations2_addr_39 = getelementptr i64 %activations2, i64 0, i64 34" [../CCode_backprop/backprop.c:69]   --->   Operation 1764 'getelementptr' 'activations2_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%activations2_addr_40 = getelementptr i64 %activations2, i64 0, i64 35" [../CCode_backprop/backprop.c:69]   --->   Operation 1765 'getelementptr' 'activations2_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%activations2_addr_41 = getelementptr i64 %activations2, i64 0, i64 36" [../CCode_backprop/backprop.c:69]   --->   Operation 1766 'getelementptr' 'activations2_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%activations2_addr_42 = getelementptr i64 %activations2, i64 0, i64 37" [../CCode_backprop/backprop.c:69]   --->   Operation 1767 'getelementptr' 'activations2_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%activations2_addr_43 = getelementptr i64 %activations2, i64 0, i64 38" [../CCode_backprop/backprop.c:69]   --->   Operation 1768 'getelementptr' 'activations2_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%activations2_addr_44 = getelementptr i64 %activations2, i64 0, i64 39" [../CCode_backprop/backprop.c:69]   --->   Operation 1769 'getelementptr' 'activations2_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%activations2_addr_45 = getelementptr i64 %activations2, i64 0, i64 40" [../CCode_backprop/backprop.c:69]   --->   Operation 1770 'getelementptr' 'activations2_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%activations2_addr_46 = getelementptr i64 %activations2, i64 0, i64 41" [../CCode_backprop/backprop.c:69]   --->   Operation 1771 'getelementptr' 'activations2_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%activations2_addr_47 = getelementptr i64 %activations2, i64 0, i64 42" [../CCode_backprop/backprop.c:69]   --->   Operation 1772 'getelementptr' 'activations2_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%activations2_addr_48 = getelementptr i64 %activations2, i64 0, i64 43" [../CCode_backprop/backprop.c:69]   --->   Operation 1773 'getelementptr' 'activations2_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%activations2_addr_49 = getelementptr i64 %activations2, i64 0, i64 44" [../CCode_backprop/backprop.c:69]   --->   Operation 1774 'getelementptr' 'activations2_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%activations2_addr_50 = getelementptr i64 %activations2, i64 0, i64 45" [../CCode_backprop/backprop.c:69]   --->   Operation 1775 'getelementptr' 'activations2_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%activations2_addr_51 = getelementptr i64 %activations2, i64 0, i64 46" [../CCode_backprop/backprop.c:69]   --->   Operation 1776 'getelementptr' 'activations2_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%activations2_addr_52 = getelementptr i64 %activations2, i64 0, i64 47" [../CCode_backprop/backprop.c:69]   --->   Operation 1777 'getelementptr' 'activations2_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%activations2_addr_53 = getelementptr i64 %activations2, i64 0, i64 48" [../CCode_backprop/backprop.c:69]   --->   Operation 1778 'getelementptr' 'activations2_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%activations2_addr_54 = getelementptr i64 %activations2, i64 0, i64 49" [../CCode_backprop/backprop.c:69]   --->   Operation 1779 'getelementptr' 'activations2_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%activations2_addr_55 = getelementptr i64 %activations2, i64 0, i64 50" [../CCode_backprop/backprop.c:69]   --->   Operation 1780 'getelementptr' 'activations2_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%activations2_addr_56 = getelementptr i64 %activations2, i64 0, i64 51" [../CCode_backprop/backprop.c:69]   --->   Operation 1781 'getelementptr' 'activations2_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%activations2_addr_57 = getelementptr i64 %activations2, i64 0, i64 52" [../CCode_backprop/backprop.c:69]   --->   Operation 1782 'getelementptr' 'activations2_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.00ns)   --->   "%activations2_addr_58 = getelementptr i64 %activations2, i64 0, i64 53" [../CCode_backprop/backprop.c:69]   --->   Operation 1783 'getelementptr' 'activations2_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%activations2_addr_59 = getelementptr i64 %activations2, i64 0, i64 54" [../CCode_backprop/backprop.c:69]   --->   Operation 1784 'getelementptr' 'activations2_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%activations2_addr_60 = getelementptr i64 %activations2, i64 0, i64 55" [../CCode_backprop/backprop.c:69]   --->   Operation 1785 'getelementptr' 'activations2_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%activations2_addr_61 = getelementptr i64 %activations2, i64 0, i64 56" [../CCode_backprop/backprop.c:69]   --->   Operation 1786 'getelementptr' 'activations2_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%activations2_addr_62 = getelementptr i64 %activations2, i64 0, i64 57" [../CCode_backprop/backprop.c:69]   --->   Operation 1787 'getelementptr' 'activations2_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%activations2_addr_63 = getelementptr i64 %activations2, i64 0, i64 58" [../CCode_backprop/backprop.c:69]   --->   Operation 1788 'getelementptr' 'activations2_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%activations2_addr_64 = getelementptr i64 %activations2, i64 0, i64 59" [../CCode_backprop/backprop.c:69]   --->   Operation 1789 'getelementptr' 'activations2_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%activations2_addr_65 = getelementptr i64 %activations2, i64 0, i64 60" [../CCode_backprop/backprop.c:69]   --->   Operation 1790 'getelementptr' 'activations2_addr_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%activations2_addr_66 = getelementptr i64 %activations2, i64 0, i64 61" [../CCode_backprop/backprop.c:69]   --->   Operation 1791 'getelementptr' 'activations2_addr_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%activations2_addr_67 = getelementptr i64 %activations2, i64 0, i64 62" [../CCode_backprop/backprop.c:69]   --->   Operation 1792 'getelementptr' 'activations2_addr_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%activations2_addr_68 = getelementptr i64 %activations2, i64 0, i64 63" [../CCode_backprop/backprop.c:69]   --->   Operation 1793 'getelementptr' 'activations2_addr_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_1 = getelementptr i64 %oracle_activations2, i64 0, i64 0" [../CCode_backprop/backprop.c:116]   --->   Operation 1794 'getelementptr' 'oracle_activations2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_2 = getelementptr i64 %oracle_activations2, i64 0, i64 1" [../CCode_backprop/backprop.c:116]   --->   Operation 1795 'getelementptr' 'oracle_activations2_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_3 = getelementptr i64 %oracle_activations2, i64 0, i64 2" [../CCode_backprop/backprop.c:116]   --->   Operation 1796 'getelementptr' 'oracle_activations2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_4 = getelementptr i64 %oracle_activations2, i64 0, i64 3" [../CCode_backprop/backprop.c:116]   --->   Operation 1797 'getelementptr' 'oracle_activations2_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_5 = getelementptr i64 %oracle_activations2, i64 0, i64 4" [../CCode_backprop/backprop.c:116]   --->   Operation 1798 'getelementptr' 'oracle_activations2_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_6 = getelementptr i64 %oracle_activations2, i64 0, i64 5" [../CCode_backprop/backprop.c:116]   --->   Operation 1799 'getelementptr' 'oracle_activations2_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_7 = getelementptr i64 %oracle_activations2, i64 0, i64 6" [../CCode_backprop/backprop.c:116]   --->   Operation 1800 'getelementptr' 'oracle_activations2_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_8 = getelementptr i64 %oracle_activations2, i64 0, i64 7" [../CCode_backprop/backprop.c:116]   --->   Operation 1801 'getelementptr' 'oracle_activations2_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_9 = getelementptr i64 %oracle_activations2, i64 0, i64 8" [../CCode_backprop/backprop.c:116]   --->   Operation 1802 'getelementptr' 'oracle_activations2_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_10 = getelementptr i64 %oracle_activations2, i64 0, i64 9" [../CCode_backprop/backprop.c:116]   --->   Operation 1803 'getelementptr' 'oracle_activations2_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_11 = getelementptr i64 %oracle_activations2, i64 0, i64 10" [../CCode_backprop/backprop.c:116]   --->   Operation 1804 'getelementptr' 'oracle_activations2_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_12 = getelementptr i64 %oracle_activations2, i64 0, i64 11" [../CCode_backprop/backprop.c:116]   --->   Operation 1805 'getelementptr' 'oracle_activations2_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_13 = getelementptr i64 %oracle_activations2, i64 0, i64 12" [../CCode_backprop/backprop.c:116]   --->   Operation 1806 'getelementptr' 'oracle_activations2_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_14 = getelementptr i64 %oracle_activations2, i64 0, i64 13" [../CCode_backprop/backprop.c:116]   --->   Operation 1807 'getelementptr' 'oracle_activations2_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_15 = getelementptr i64 %oracle_activations2, i64 0, i64 14" [../CCode_backprop/backprop.c:116]   --->   Operation 1808 'getelementptr' 'oracle_activations2_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_16 = getelementptr i64 %oracle_activations2, i64 0, i64 15" [../CCode_backprop/backprop.c:116]   --->   Operation 1809 'getelementptr' 'oracle_activations2_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_17 = getelementptr i64 %oracle_activations2, i64 0, i64 16" [../CCode_backprop/backprop.c:116]   --->   Operation 1810 'getelementptr' 'oracle_activations2_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_18 = getelementptr i64 %oracle_activations2, i64 0, i64 17" [../CCode_backprop/backprop.c:116]   --->   Operation 1811 'getelementptr' 'oracle_activations2_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_19 = getelementptr i64 %oracle_activations2, i64 0, i64 18" [../CCode_backprop/backprop.c:116]   --->   Operation 1812 'getelementptr' 'oracle_activations2_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_20 = getelementptr i64 %oracle_activations2, i64 0, i64 19" [../CCode_backprop/backprop.c:116]   --->   Operation 1813 'getelementptr' 'oracle_activations2_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_21 = getelementptr i64 %oracle_activations2, i64 0, i64 20" [../CCode_backprop/backprop.c:116]   --->   Operation 1814 'getelementptr' 'oracle_activations2_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_22 = getelementptr i64 %oracle_activations2, i64 0, i64 21" [../CCode_backprop/backprop.c:116]   --->   Operation 1815 'getelementptr' 'oracle_activations2_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_23 = getelementptr i64 %oracle_activations2, i64 0, i64 22" [../CCode_backprop/backprop.c:116]   --->   Operation 1816 'getelementptr' 'oracle_activations2_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_24 = getelementptr i64 %oracle_activations2, i64 0, i64 23" [../CCode_backprop/backprop.c:116]   --->   Operation 1817 'getelementptr' 'oracle_activations2_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_25 = getelementptr i64 %oracle_activations2, i64 0, i64 24" [../CCode_backprop/backprop.c:116]   --->   Operation 1818 'getelementptr' 'oracle_activations2_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_26 = getelementptr i64 %oracle_activations2, i64 0, i64 25" [../CCode_backprop/backprop.c:116]   --->   Operation 1819 'getelementptr' 'oracle_activations2_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_27 = getelementptr i64 %oracle_activations2, i64 0, i64 26" [../CCode_backprop/backprop.c:116]   --->   Operation 1820 'getelementptr' 'oracle_activations2_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_28 = getelementptr i64 %oracle_activations2, i64 0, i64 27" [../CCode_backprop/backprop.c:116]   --->   Operation 1821 'getelementptr' 'oracle_activations2_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_29 = getelementptr i64 %oracle_activations2, i64 0, i64 28" [../CCode_backprop/backprop.c:116]   --->   Operation 1822 'getelementptr' 'oracle_activations2_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_30 = getelementptr i64 %oracle_activations2, i64 0, i64 29" [../CCode_backprop/backprop.c:116]   --->   Operation 1823 'getelementptr' 'oracle_activations2_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_31 = getelementptr i64 %oracle_activations2, i64 0, i64 30" [../CCode_backprop/backprop.c:116]   --->   Operation 1824 'getelementptr' 'oracle_activations2_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_32 = getelementptr i64 %oracle_activations2, i64 0, i64 31" [../CCode_backprop/backprop.c:116]   --->   Operation 1825 'getelementptr' 'oracle_activations2_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_33 = getelementptr i64 %oracle_activations2, i64 0, i64 32" [../CCode_backprop/backprop.c:116]   --->   Operation 1826 'getelementptr' 'oracle_activations2_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_34 = getelementptr i64 %oracle_activations2, i64 0, i64 33" [../CCode_backprop/backprop.c:116]   --->   Operation 1827 'getelementptr' 'oracle_activations2_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_35 = getelementptr i64 %oracle_activations2, i64 0, i64 34" [../CCode_backprop/backprop.c:116]   --->   Operation 1828 'getelementptr' 'oracle_activations2_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_36 = getelementptr i64 %oracle_activations2, i64 0, i64 35" [../CCode_backprop/backprop.c:116]   --->   Operation 1829 'getelementptr' 'oracle_activations2_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_37 = getelementptr i64 %oracle_activations2, i64 0, i64 36" [../CCode_backprop/backprop.c:116]   --->   Operation 1830 'getelementptr' 'oracle_activations2_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_38 = getelementptr i64 %oracle_activations2, i64 0, i64 37" [../CCode_backprop/backprop.c:116]   --->   Operation 1831 'getelementptr' 'oracle_activations2_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_39 = getelementptr i64 %oracle_activations2, i64 0, i64 38" [../CCode_backprop/backprop.c:116]   --->   Operation 1832 'getelementptr' 'oracle_activations2_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_40 = getelementptr i64 %oracle_activations2, i64 0, i64 39" [../CCode_backprop/backprop.c:116]   --->   Operation 1833 'getelementptr' 'oracle_activations2_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_41 = getelementptr i64 %oracle_activations2, i64 0, i64 40" [../CCode_backprop/backprop.c:116]   --->   Operation 1834 'getelementptr' 'oracle_activations2_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_42 = getelementptr i64 %oracle_activations2, i64 0, i64 41" [../CCode_backprop/backprop.c:116]   --->   Operation 1835 'getelementptr' 'oracle_activations2_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_43 = getelementptr i64 %oracle_activations2, i64 0, i64 42" [../CCode_backprop/backprop.c:116]   --->   Operation 1836 'getelementptr' 'oracle_activations2_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_44 = getelementptr i64 %oracle_activations2, i64 0, i64 43" [../CCode_backprop/backprop.c:116]   --->   Operation 1837 'getelementptr' 'oracle_activations2_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_45 = getelementptr i64 %oracle_activations2, i64 0, i64 44" [../CCode_backprop/backprop.c:116]   --->   Operation 1838 'getelementptr' 'oracle_activations2_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_46 = getelementptr i64 %oracle_activations2, i64 0, i64 45" [../CCode_backprop/backprop.c:116]   --->   Operation 1839 'getelementptr' 'oracle_activations2_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_47 = getelementptr i64 %oracle_activations2, i64 0, i64 46" [../CCode_backprop/backprop.c:116]   --->   Operation 1840 'getelementptr' 'oracle_activations2_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_48 = getelementptr i64 %oracle_activations2, i64 0, i64 47" [../CCode_backprop/backprop.c:116]   --->   Operation 1841 'getelementptr' 'oracle_activations2_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_49 = getelementptr i64 %oracle_activations2, i64 0, i64 48" [../CCode_backprop/backprop.c:116]   --->   Operation 1842 'getelementptr' 'oracle_activations2_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_50 = getelementptr i64 %oracle_activations2, i64 0, i64 49" [../CCode_backprop/backprop.c:116]   --->   Operation 1843 'getelementptr' 'oracle_activations2_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_51 = getelementptr i64 %oracle_activations2, i64 0, i64 50" [../CCode_backprop/backprop.c:116]   --->   Operation 1844 'getelementptr' 'oracle_activations2_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_52 = getelementptr i64 %oracle_activations2, i64 0, i64 51" [../CCode_backprop/backprop.c:116]   --->   Operation 1845 'getelementptr' 'oracle_activations2_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_53 = getelementptr i64 %oracle_activations2, i64 0, i64 52" [../CCode_backprop/backprop.c:116]   --->   Operation 1846 'getelementptr' 'oracle_activations2_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_54 = getelementptr i64 %oracle_activations2, i64 0, i64 53" [../CCode_backprop/backprop.c:116]   --->   Operation 1847 'getelementptr' 'oracle_activations2_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_55 = getelementptr i64 %oracle_activations2, i64 0, i64 54" [../CCode_backprop/backprop.c:116]   --->   Operation 1848 'getelementptr' 'oracle_activations2_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_56 = getelementptr i64 %oracle_activations2, i64 0, i64 55" [../CCode_backprop/backprop.c:116]   --->   Operation 1849 'getelementptr' 'oracle_activations2_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_57 = getelementptr i64 %oracle_activations2, i64 0, i64 56" [../CCode_backprop/backprop.c:116]   --->   Operation 1850 'getelementptr' 'oracle_activations2_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_58 = getelementptr i64 %oracle_activations2, i64 0, i64 57" [../CCode_backprop/backprop.c:116]   --->   Operation 1851 'getelementptr' 'oracle_activations2_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_59 = getelementptr i64 %oracle_activations2, i64 0, i64 58" [../CCode_backprop/backprop.c:116]   --->   Operation 1852 'getelementptr' 'oracle_activations2_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_60 = getelementptr i64 %oracle_activations2, i64 0, i64 59" [../CCode_backprop/backprop.c:116]   --->   Operation 1853 'getelementptr' 'oracle_activations2_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_61 = getelementptr i64 %oracle_activations2, i64 0, i64 60" [../CCode_backprop/backprop.c:116]   --->   Operation 1854 'getelementptr' 'oracle_activations2_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_62 = getelementptr i64 %oracle_activations2, i64 0, i64 61" [../CCode_backprop/backprop.c:116]   --->   Operation 1855 'getelementptr' 'oracle_activations2_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_63 = getelementptr i64 %oracle_activations2, i64 0, i64 62" [../CCode_backprop/backprop.c:116]   --->   Operation 1856 'getelementptr' 'oracle_activations2_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_64 = getelementptr i64 %oracle_activations2, i64 0, i64 63" [../CCode_backprop/backprop.c:116]   --->   Operation 1857 'getelementptr' 'oracle_activations2_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_1 = getelementptr i64 %oracle_activations1, i64 0, i64 0" [../CCode_backprop/backprop.c:141]   --->   Operation 1858 'getelementptr' 'oracle_activations1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_2 = getelementptr i64 %oracle_activations1, i64 0, i64 1" [../CCode_backprop/backprop.c:141]   --->   Operation 1859 'getelementptr' 'oracle_activations1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_3 = getelementptr i64 %oracle_activations1, i64 0, i64 2" [../CCode_backprop/backprop.c:141]   --->   Operation 1860 'getelementptr' 'oracle_activations1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_4 = getelementptr i64 %oracle_activations1, i64 0, i64 3" [../CCode_backprop/backprop.c:141]   --->   Operation 1861 'getelementptr' 'oracle_activations1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_5 = getelementptr i64 %oracle_activations1, i64 0, i64 4" [../CCode_backprop/backprop.c:141]   --->   Operation 1862 'getelementptr' 'oracle_activations1_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_6 = getelementptr i64 %oracle_activations1, i64 0, i64 5" [../CCode_backprop/backprop.c:141]   --->   Operation 1863 'getelementptr' 'oracle_activations1_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_7 = getelementptr i64 %oracle_activations1, i64 0, i64 6" [../CCode_backprop/backprop.c:141]   --->   Operation 1864 'getelementptr' 'oracle_activations1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_8 = getelementptr i64 %oracle_activations1, i64 0, i64 7" [../CCode_backprop/backprop.c:141]   --->   Operation 1865 'getelementptr' 'oracle_activations1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_9 = getelementptr i64 %oracle_activations1, i64 0, i64 8" [../CCode_backprop/backprop.c:141]   --->   Operation 1866 'getelementptr' 'oracle_activations1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_10 = getelementptr i64 %oracle_activations1, i64 0, i64 9" [../CCode_backprop/backprop.c:141]   --->   Operation 1867 'getelementptr' 'oracle_activations1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_11 = getelementptr i64 %oracle_activations1, i64 0, i64 10" [../CCode_backprop/backprop.c:141]   --->   Operation 1868 'getelementptr' 'oracle_activations1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_12 = getelementptr i64 %oracle_activations1, i64 0, i64 11" [../CCode_backprop/backprop.c:141]   --->   Operation 1869 'getelementptr' 'oracle_activations1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_13 = getelementptr i64 %oracle_activations1, i64 0, i64 12" [../CCode_backprop/backprop.c:141]   --->   Operation 1870 'getelementptr' 'oracle_activations1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_14 = getelementptr i64 %oracle_activations1, i64 0, i64 13" [../CCode_backprop/backprop.c:141]   --->   Operation 1871 'getelementptr' 'oracle_activations1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_15 = getelementptr i64 %oracle_activations1, i64 0, i64 14" [../CCode_backprop/backprop.c:141]   --->   Operation 1872 'getelementptr' 'oracle_activations1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_16 = getelementptr i64 %oracle_activations1, i64 0, i64 15" [../CCode_backprop/backprop.c:141]   --->   Operation 1873 'getelementptr' 'oracle_activations1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_17 = getelementptr i64 %oracle_activations1, i64 0, i64 16" [../CCode_backprop/backprop.c:141]   --->   Operation 1874 'getelementptr' 'oracle_activations1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_18 = getelementptr i64 %oracle_activations1, i64 0, i64 17" [../CCode_backprop/backprop.c:141]   --->   Operation 1875 'getelementptr' 'oracle_activations1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_19 = getelementptr i64 %oracle_activations1, i64 0, i64 18" [../CCode_backprop/backprop.c:141]   --->   Operation 1876 'getelementptr' 'oracle_activations1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_20 = getelementptr i64 %oracle_activations1, i64 0, i64 19" [../CCode_backprop/backprop.c:141]   --->   Operation 1877 'getelementptr' 'oracle_activations1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_21 = getelementptr i64 %oracle_activations1, i64 0, i64 20" [../CCode_backprop/backprop.c:141]   --->   Operation 1878 'getelementptr' 'oracle_activations1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_22 = getelementptr i64 %oracle_activations1, i64 0, i64 21" [../CCode_backprop/backprop.c:141]   --->   Operation 1879 'getelementptr' 'oracle_activations1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_23 = getelementptr i64 %oracle_activations1, i64 0, i64 22" [../CCode_backprop/backprop.c:141]   --->   Operation 1880 'getelementptr' 'oracle_activations1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_24 = getelementptr i64 %oracle_activations1, i64 0, i64 23" [../CCode_backprop/backprop.c:141]   --->   Operation 1881 'getelementptr' 'oracle_activations1_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_25 = getelementptr i64 %oracle_activations1, i64 0, i64 24" [../CCode_backprop/backprop.c:141]   --->   Operation 1882 'getelementptr' 'oracle_activations1_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_26 = getelementptr i64 %oracle_activations1, i64 0, i64 25" [../CCode_backprop/backprop.c:141]   --->   Operation 1883 'getelementptr' 'oracle_activations1_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_27 = getelementptr i64 %oracle_activations1, i64 0, i64 26" [../CCode_backprop/backprop.c:141]   --->   Operation 1884 'getelementptr' 'oracle_activations1_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_28 = getelementptr i64 %oracle_activations1, i64 0, i64 27" [../CCode_backprop/backprop.c:141]   --->   Operation 1885 'getelementptr' 'oracle_activations1_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_29 = getelementptr i64 %oracle_activations1, i64 0, i64 28" [../CCode_backprop/backprop.c:141]   --->   Operation 1886 'getelementptr' 'oracle_activations1_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_30 = getelementptr i64 %oracle_activations1, i64 0, i64 29" [../CCode_backprop/backprop.c:141]   --->   Operation 1887 'getelementptr' 'oracle_activations1_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_31 = getelementptr i64 %oracle_activations1, i64 0, i64 30" [../CCode_backprop/backprop.c:141]   --->   Operation 1888 'getelementptr' 'oracle_activations1_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_32 = getelementptr i64 %oracle_activations1, i64 0, i64 31" [../CCode_backprop/backprop.c:141]   --->   Operation 1889 'getelementptr' 'oracle_activations1_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_33 = getelementptr i64 %oracle_activations1, i64 0, i64 32" [../CCode_backprop/backprop.c:141]   --->   Operation 1890 'getelementptr' 'oracle_activations1_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_34 = getelementptr i64 %oracle_activations1, i64 0, i64 33" [../CCode_backprop/backprop.c:141]   --->   Operation 1891 'getelementptr' 'oracle_activations1_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_35 = getelementptr i64 %oracle_activations1, i64 0, i64 34" [../CCode_backprop/backprop.c:141]   --->   Operation 1892 'getelementptr' 'oracle_activations1_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_36 = getelementptr i64 %oracle_activations1, i64 0, i64 35" [../CCode_backprop/backprop.c:141]   --->   Operation 1893 'getelementptr' 'oracle_activations1_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_37 = getelementptr i64 %oracle_activations1, i64 0, i64 36" [../CCode_backprop/backprop.c:141]   --->   Operation 1894 'getelementptr' 'oracle_activations1_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_38 = getelementptr i64 %oracle_activations1, i64 0, i64 37" [../CCode_backprop/backprop.c:141]   --->   Operation 1895 'getelementptr' 'oracle_activations1_addr_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_39 = getelementptr i64 %oracle_activations1, i64 0, i64 38" [../CCode_backprop/backprop.c:141]   --->   Operation 1896 'getelementptr' 'oracle_activations1_addr_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_40 = getelementptr i64 %oracle_activations1, i64 0, i64 39" [../CCode_backprop/backprop.c:141]   --->   Operation 1897 'getelementptr' 'oracle_activations1_addr_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_41 = getelementptr i64 %oracle_activations1, i64 0, i64 40" [../CCode_backprop/backprop.c:141]   --->   Operation 1898 'getelementptr' 'oracle_activations1_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_42 = getelementptr i64 %oracle_activations1, i64 0, i64 41" [../CCode_backprop/backprop.c:141]   --->   Operation 1899 'getelementptr' 'oracle_activations1_addr_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_43 = getelementptr i64 %oracle_activations1, i64 0, i64 42" [../CCode_backprop/backprop.c:141]   --->   Operation 1900 'getelementptr' 'oracle_activations1_addr_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_44 = getelementptr i64 %oracle_activations1, i64 0, i64 43" [../CCode_backprop/backprop.c:141]   --->   Operation 1901 'getelementptr' 'oracle_activations1_addr_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_45 = getelementptr i64 %oracle_activations1, i64 0, i64 44" [../CCode_backprop/backprop.c:141]   --->   Operation 1902 'getelementptr' 'oracle_activations1_addr_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_46 = getelementptr i64 %oracle_activations1, i64 0, i64 45" [../CCode_backprop/backprop.c:141]   --->   Operation 1903 'getelementptr' 'oracle_activations1_addr_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_47 = getelementptr i64 %oracle_activations1, i64 0, i64 46" [../CCode_backprop/backprop.c:141]   --->   Operation 1904 'getelementptr' 'oracle_activations1_addr_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_48 = getelementptr i64 %oracle_activations1, i64 0, i64 47" [../CCode_backprop/backprop.c:141]   --->   Operation 1905 'getelementptr' 'oracle_activations1_addr_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_49 = getelementptr i64 %oracle_activations1, i64 0, i64 48" [../CCode_backprop/backprop.c:141]   --->   Operation 1906 'getelementptr' 'oracle_activations1_addr_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_50 = getelementptr i64 %oracle_activations1, i64 0, i64 49" [../CCode_backprop/backprop.c:141]   --->   Operation 1907 'getelementptr' 'oracle_activations1_addr_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_51 = getelementptr i64 %oracle_activations1, i64 0, i64 50" [../CCode_backprop/backprop.c:141]   --->   Operation 1908 'getelementptr' 'oracle_activations1_addr_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_52 = getelementptr i64 %oracle_activations1, i64 0, i64 51" [../CCode_backprop/backprop.c:141]   --->   Operation 1909 'getelementptr' 'oracle_activations1_addr_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_53 = getelementptr i64 %oracle_activations1, i64 0, i64 52" [../CCode_backprop/backprop.c:141]   --->   Operation 1910 'getelementptr' 'oracle_activations1_addr_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_54 = getelementptr i64 %oracle_activations1, i64 0, i64 53" [../CCode_backprop/backprop.c:141]   --->   Operation 1911 'getelementptr' 'oracle_activations1_addr_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_55 = getelementptr i64 %oracle_activations1, i64 0, i64 54" [../CCode_backprop/backprop.c:141]   --->   Operation 1912 'getelementptr' 'oracle_activations1_addr_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_56 = getelementptr i64 %oracle_activations1, i64 0, i64 55" [../CCode_backprop/backprop.c:141]   --->   Operation 1913 'getelementptr' 'oracle_activations1_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_57 = getelementptr i64 %oracle_activations1, i64 0, i64 56" [../CCode_backprop/backprop.c:141]   --->   Operation 1914 'getelementptr' 'oracle_activations1_addr_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_58 = getelementptr i64 %oracle_activations1, i64 0, i64 57" [../CCode_backprop/backprop.c:141]   --->   Operation 1915 'getelementptr' 'oracle_activations1_addr_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_59 = getelementptr i64 %oracle_activations1, i64 0, i64 58" [../CCode_backprop/backprop.c:141]   --->   Operation 1916 'getelementptr' 'oracle_activations1_addr_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_60 = getelementptr i64 %oracle_activations1, i64 0, i64 59" [../CCode_backprop/backprop.c:141]   --->   Operation 1917 'getelementptr' 'oracle_activations1_addr_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_61 = getelementptr i64 %oracle_activations1, i64 0, i64 60" [../CCode_backprop/backprop.c:141]   --->   Operation 1918 'getelementptr' 'oracle_activations1_addr_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_62 = getelementptr i64 %oracle_activations1, i64 0, i64 61" [../CCode_backprop/backprop.c:141]   --->   Operation 1919 'getelementptr' 'oracle_activations1_addr_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_63 = getelementptr i64 %oracle_activations1, i64 0, i64 62" [../CCode_backprop/backprop.c:141]   --->   Operation 1920 'getelementptr' 'oracle_activations1_addr_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_64 = getelementptr i64 %oracle_activations1, i64 0, i64 63" [../CCode_backprop/backprop.c:141]   --->   Operation 1921 'getelementptr' 'oracle_activations1_addr_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (1.58ns)   --->   "%br_ln275 = br void" [../CCode_backprop/backprop.c:275]   --->   Operation 1922 'br' 'br_ln275' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 1923 [1/1] (0.00ns)   --->   "%activations3_2_0 = phi i64 <undef>, void, i64 %activations3_2_8, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:20]   --->   Operation 1923 'phi' 'activations3_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1924 [1/1] (0.00ns)   --->   "%activations3_1_0 = phi i64 <undef>, void, i64 %activations3_1_8, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:20]   --->   Operation 1924 'phi' 'activations3_1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1925 [1/1] (0.00ns)   --->   "%activations3_0_0 = phi i64 <undef>, void, i64 %activations3_0_8, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:20]   --->   Operation 1925 'phi' 'activations3_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1926 [1/1] (0.00ns)   --->   "%i = phi i8 0, void, i8 %add_ln275, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:275]   --->   Operation 1926 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i12 0, void, i12 %add_ln275_1, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:275]   --->   Operation 1927 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1928 [1/1] (1.91ns)   --->   "%add_ln275 = add i8 %i, i8 1" [../CCode_backprop/backprop.c:275]   --->   Operation 1928 'add' 'add_ln275' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (1.54ns)   --->   "%add_ln275_1 = add i12 %phi_mul1, i12 13" [../CCode_backprop/backprop.c:275]   --->   Operation 1929 'add' 'add_ln275_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (1.55ns)   --->   "%icmp_ln275 = icmp_eq  i8 %i, i8 163" [../CCode_backprop/backprop.c:275]   --->   Operation 1930 'icmp' 'icmp_ln275' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.00ns)   --->   "%empty_70 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 163, i64 163, i64 163"   --->   Operation 1931 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1932 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %.split52, void" [../CCode_backprop/backprop.c:275]   --->   Operation 1932 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %i" [../CCode_backprop/backprop.c:275]   --->   Operation 1933 'zext' 'zext_ln275' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 1934 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../CCode_backprop/backprop.c:258]   --->   Operation 1934 'specloopname' 'specloopname_ln258' <Predicate = (!icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 1935 [1/1] (1.58ns)   --->   "%br_ln276 = br void" [../CCode_backprop/backprop.c:276]   --->   Operation 1935 'br' 'br_ln276' <Predicate = (!icmp_ln275)> <Delay = 1.58>
ST_2 : Operation 1936 [1/1] (0.00ns)   --->   "%ret_ln299 = ret" [../CCode_backprop/backprop.c:299]   --->   Operation 1936 'ret' 'ret_ln299' <Predicate = (icmp_ln275)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.74>
ST_3 : Operation 1937 [1/1] (0.00ns)   --->   "%activations3_2_1 = phi i64 %activations3_2_0, void %.split52, i64 %select_ln279, void %.split_ifconv" [../CCode_backprop/backprop.c:20]   --->   Operation 1937 'phi' 'activations3_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [1/1] (0.00ns)   --->   "%activations3_1_1 = phi i64 %activations3_1_0, void %.split52, i64 %select_ln279_1, void %.split_ifconv" [../CCode_backprop/backprop.c:20]   --->   Operation 1938 'phi' 'activations3_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%activations3_0_1 = phi i64 %activations3_0_0, void %.split52, i64 %select_ln279_2, void %.split_ifconv" [../CCode_backprop/backprop.c:20]   --->   Operation 1939 'phi' 'activations3_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %.split52, i7 %add_ln276, void %.split_ifconv" [../CCode_backprop/backprop.c:276]   --->   Operation 1940 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [1/1] (1.87ns)   --->   "%add_ln276 = add i7 %j, i7 1" [../CCode_backprop/backprop.c:276]   --->   Operation 1941 'add' 'add_ln276' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1942 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (1.48ns)   --->   "%icmp_ln276 = icmp_eq  i7 %j, i7 64" [../CCode_backprop/backprop.c:276]   --->   Operation 1943 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 1944 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%br_ln276 = br i1 %icmp_ln276, void %.split_ifconv, void" [../CCode_backprop/backprop.c:276]   --->   Operation 1945 'br' 'br_ln276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%j_cast33 = zext i7 %j" [../CCode_backprop/backprop.c:276]   --->   Operation 1946 'zext' 'j_cast33' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [../CCode_backprop/backprop.c:258]   --->   Operation 1947 'specloopname' 'specloopname_ln258' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%activations1_addr_64 = getelementptr i64 %activations1, i64 0, i64 %j_cast33" [../CCode_backprop/backprop.c:277]   --->   Operation 1948 'getelementptr' 'activations1_addr_64' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (3.25ns)   --->   "%store_ln277 = store i64 0, i6 %activations1_addr_64" [../CCode_backprop/backprop.c:277]   --->   Operation 1949 'store' 'store_ln277' <Predicate = (!icmp_ln276)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 1950 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %j_cast33" [../CCode_backprop/backprop.c:278]   --->   Operation 1950 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_3 : Operation 1951 [1/1] (3.25ns)   --->   "%store_ln278 = store i64 0, i6 %activations2_addr" [../CCode_backprop/backprop.c:278]   --->   Operation 1951 'store' 'store_ln278' <Predicate = (!icmp_ln276)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 1952 [1/1] (1.48ns)   --->   "%icmp_ln279 = icmp_ult  i7 %j, i7 3" [../CCode_backprop/backprop.c:279]   --->   Operation 1952 'icmp' 'icmp_ln279' <Predicate = (!icmp_ln276)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i7 %j" [../CCode_backprop/backprop.c:280]   --->   Operation 1953 'trunc' 'trunc_ln280' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.95ns)   --->   "%icmp_ln280 = icmp_eq  i2 %trunc_ln280, i2 1" [../CCode_backprop/backprop.c:280]   --->   Operation 1954 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln276)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node select_ln279)   --->   "%select_ln280 = select i1 %icmp_ln280, i64 %activations3_2_1, i64 0" [../CCode_backprop/backprop.c:280]   --->   Operation 1955 'select' 'select_ln280' <Predicate = (!icmp_ln276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1956 [1/1] (0.95ns)   --->   "%icmp_ln280_1 = icmp_eq  i2 %trunc_ln280, i2 0" [../CCode_backprop/backprop.c:280]   --->   Operation 1956 'icmp' 'icmp_ln280_1' <Predicate = (!icmp_ln276)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node select_ln279)   --->   "%select_ln280_1 = select i1 %icmp_ln280_1, i64 %activations3_2_1, i64 %select_ln280" [../CCode_backprop/backprop.c:280]   --->   Operation 1957 'select' 'select_ln280_1' <Predicate = (!icmp_ln276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node select_ln279_1)   --->   "%select_ln280_2 = select i1 %icmp_ln280, i64 0, i64 %activations3_1_1" [../CCode_backprop/backprop.c:280]   --->   Operation 1958 'select' 'select_ln280_2' <Predicate = (!icmp_ln276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node select_ln279_1)   --->   "%select_ln280_3 = select i1 %icmp_ln280_1, i64 %activations3_1_1, i64 %select_ln280_2" [../CCode_backprop/backprop.c:280]   --->   Operation 1959 'select' 'select_ln280_3' <Predicate = (!icmp_ln276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node select_ln279_2)   --->   "%select_ln280_4 = select i1 %icmp_ln280_1, i64 0, i64 %activations3_0_1" [../CCode_backprop/backprop.c:280]   --->   Operation 1960 'select' 'select_ln280_4' <Predicate = (!icmp_ln276)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1961 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln279 = select i1 %icmp_ln279, i64 %select_ln280_1, i64 %activations3_2_1" [../CCode_backprop/backprop.c:279]   --->   Operation 1961 'select' 'select_ln279' <Predicate = (!icmp_ln276)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1962 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln279_1 = select i1 %icmp_ln279, i64 %select_ln280_3, i64 %activations3_1_1" [../CCode_backprop/backprop.c:279]   --->   Operation 1962 'select' 'select_ln279_1' <Predicate = (!icmp_ln276)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln279_2 = select i1 %icmp_ln279, i64 %select_ln280_4, i64 %activations3_0_1" [../CCode_backprop/backprop.c:279]   --->   Operation 1963 'select' 'select_ln279_2' <Predicate = (!icmp_ln276)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1964 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1964 'br' 'br_ln0' <Predicate = (!icmp_ln276)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %phi_mul1" [../CCode_backprop/backprop.c:35]   --->   Operation 1965 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln35" [../CCode_backprop/backprop.c:41]   --->   Operation 1966 'getelementptr' 'training_data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1967 [2/2] (3.25ns)   --->   "%training_data_load = load i12 %training_data_addr" [../CCode_backprop/backprop.c:41]   --->   Operation 1967 'load' 'training_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 1968 [1/2] (3.25ns)   --->   "%training_data_load = load i12 %training_data_addr" [../CCode_backprop/backprop.c:41]   --->   Operation 1968 'load' 'training_data_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_5 : Operation 1969 [1/1] (1.54ns)   --->   "%add_ln41_1 = add i12 %phi_mul1, i12 1" [../CCode_backprop/backprop.c:41]   --->   Operation 1969 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %add_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 1970 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1971 [1/1] (0.00ns)   --->   "%training_data_addr_13 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41" [../CCode_backprop/backprop.c:41]   --->   Operation 1971 'getelementptr' 'training_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1972 [2/2] (3.25ns)   --->   "%training_data_load_13 = load i12 %training_data_addr_13" [../CCode_backprop/backprop.c:41]   --->   Operation 1972 'load' 'training_data_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 6 <SV = 5> <Delay = 4.80>
ST_6 : Operation 1973 [1/2] (3.25ns)   --->   "%training_data_load_13 = load i12 %training_data_addr_13" [../CCode_backprop/backprop.c:41]   --->   Operation 1973 'load' 'training_data_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_6 : Operation 1974 [1/1] (0.00ns)   --->   "%bitcast_ln41_14 = bitcast i64 %training_data_load_13" [../CCode_backprop/backprop.c:41]   --->   Operation 1974 'bitcast' 'bitcast_ln41_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1975 [1/1] (1.54ns)   --->   "%add_ln41_13 = add i12 %phi_mul1, i12 2" [../CCode_backprop/backprop.c:41]   --->   Operation 1975 'add' 'add_ln41_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1976 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %add_ln41_13" [../CCode_backprop/backprop.c:41]   --->   Operation 1976 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1977 [1/1] (0.00ns)   --->   "%training_data_addr_2 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 1977 'getelementptr' 'training_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1978 [2/2] (3.25ns)   --->   "%training_data_load_2 = load i12 %training_data_addr_2" [../CCode_backprop/backprop.c:41]   --->   Operation 1978 'load' 'training_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 7 <SV = 6> <Delay = 4.80>
ST_7 : Operation 1979 [1/2] (3.25ns)   --->   "%training_data_load_2 = load i12 %training_data_addr_2" [../CCode_backprop/backprop.c:41]   --->   Operation 1979 'load' 'training_data_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_7 : Operation 1980 [1/1] (0.00ns)   --->   "%bitcast_ln41_15 = bitcast i64 %training_data_load_2" [../CCode_backprop/backprop.c:41]   --->   Operation 1980 'bitcast' 'bitcast_ln41_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1981 [1/1] (1.54ns)   --->   "%add_ln41_14 = add i12 %phi_mul1, i12 3" [../CCode_backprop/backprop.c:41]   --->   Operation 1981 'add' 'add_ln41_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1982 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i12 %add_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 1982 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1983 [1/1] (0.00ns)   --->   "%training_data_addr_3 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_2" [../CCode_backprop/backprop.c:41]   --->   Operation 1983 'getelementptr' 'training_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1984 [2/2] (3.25ns)   --->   "%training_data_load_3 = load i12 %training_data_addr_3" [../CCode_backprop/backprop.c:41]   --->   Operation 1984 'load' 'training_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 8 <SV = 7> <Delay = 4.80>
ST_8 : Operation 1985 [1/2] (3.25ns)   --->   "%training_data_load_3 = load i12 %training_data_addr_3" [../CCode_backprop/backprop.c:41]   --->   Operation 1985 'load' 'training_data_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_8 : Operation 1986 [1/1] (0.00ns)   --->   "%bitcast_ln41_16 = bitcast i64 %training_data_load_3" [../CCode_backprop/backprop.c:41]   --->   Operation 1986 'bitcast' 'bitcast_ln41_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1987 [1/1] (1.54ns)   --->   "%add_ln41_15 = add i12 %phi_mul1, i12 4" [../CCode_backprop/backprop.c:41]   --->   Operation 1987 'add' 'add_ln41_15' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i12 %add_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 1988 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1989 [1/1] (0.00ns)   --->   "%training_data_addr_4 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_3" [../CCode_backprop/backprop.c:41]   --->   Operation 1989 'getelementptr' 'training_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1990 [2/2] (3.25ns)   --->   "%training_data_load_4 = load i12 %training_data_addr_4" [../CCode_backprop/backprop.c:41]   --->   Operation 1990 'load' 'training_data_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 9 <SV = 8> <Delay = 4.80>
ST_9 : Operation 1991 [1/2] (3.25ns)   --->   "%training_data_load_4 = load i12 %training_data_addr_4" [../CCode_backprop/backprop.c:41]   --->   Operation 1991 'load' 'training_data_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_9 : Operation 1992 [1/1] (0.00ns)   --->   "%bitcast_ln41_17 = bitcast i64 %training_data_load_4" [../CCode_backprop/backprop.c:41]   --->   Operation 1992 'bitcast' 'bitcast_ln41_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1993 [1/1] (1.54ns)   --->   "%add_ln41_16 = add i12 %phi_mul1, i12 5" [../CCode_backprop/backprop.c:41]   --->   Operation 1993 'add' 'add_ln41_16' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i12 %add_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 1994 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1995 [1/1] (0.00ns)   --->   "%training_data_addr_5 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_4" [../CCode_backprop/backprop.c:41]   --->   Operation 1995 'getelementptr' 'training_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 1996 [2/2] (3.25ns)   --->   "%training_data_load_5 = load i12 %training_data_addr_5" [../CCode_backprop/backprop.c:41]   --->   Operation 1996 'load' 'training_data_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 10 <SV = 9> <Delay = 4.80>
ST_10 : Operation 1997 [1/2] (3.25ns)   --->   "%training_data_load_5 = load i12 %training_data_addr_5" [../CCode_backprop/backprop.c:41]   --->   Operation 1997 'load' 'training_data_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_10 : Operation 1998 [1/1] (0.00ns)   --->   "%bitcast_ln41_18 = bitcast i64 %training_data_load_5" [../CCode_backprop/backprop.c:41]   --->   Operation 1998 'bitcast' 'bitcast_ln41_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1999 [1/1] (1.54ns)   --->   "%add_ln41_17 = add i12 %phi_mul1, i12 6" [../CCode_backprop/backprop.c:41]   --->   Operation 1999 'add' 'add_ln41_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i12 %add_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2000 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2001 [1/1] (0.00ns)   --->   "%training_data_addr_6 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2001 'getelementptr' 'training_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 2002 [2/2] (3.25ns)   --->   "%training_data_load_6 = load i12 %training_data_addr_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2002 'load' 'training_data_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 11 <SV = 10> <Delay = 4.80>
ST_11 : Operation 2003 [1/2] (3.25ns)   --->   "%training_data_load_6 = load i12 %training_data_addr_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2003 'load' 'training_data_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_11 : Operation 2004 [1/1] (0.00ns)   --->   "%bitcast_ln41_19 = bitcast i64 %training_data_load_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2004 'bitcast' 'bitcast_ln41_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2005 [1/1] (1.54ns)   --->   "%add_ln41_18 = add i12 %phi_mul1, i12 7" [../CCode_backprop/backprop.c:41]   --->   Operation 2005 'add' 'add_ln41_18' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i12 %add_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2006 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2007 [1/1] (0.00ns)   --->   "%training_data_addr_7 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2007 'getelementptr' 'training_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 2008 [2/2] (3.25ns)   --->   "%training_data_load_7 = load i12 %training_data_addr_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2008 'load' 'training_data_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 12 <SV = 11> <Delay = 4.80>
ST_12 : Operation 2009 [1/2] (3.25ns)   --->   "%training_data_load_7 = load i12 %training_data_addr_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2009 'load' 'training_data_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_12 : Operation 2010 [1/1] (0.00ns)   --->   "%bitcast_ln41_20 = bitcast i64 %training_data_load_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2010 'bitcast' 'bitcast_ln41_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2011 [1/1] (1.54ns)   --->   "%add_ln41_19 = add i12 %phi_mul1, i12 8" [../CCode_backprop/backprop.c:41]   --->   Operation 2011 'add' 'add_ln41_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 2012 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i12 %add_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2012 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2013 [1/1] (0.00ns)   --->   "%training_data_addr_8 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2013 'getelementptr' 'training_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 2014 [2/2] (3.25ns)   --->   "%training_data_load_8 = load i12 %training_data_addr_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2014 'load' 'training_data_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 13 <SV = 12> <Delay = 4.80>
ST_13 : Operation 2015 [1/2] (3.25ns)   --->   "%training_data_load_8 = load i12 %training_data_addr_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2015 'load' 'training_data_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_13 : Operation 2016 [1/1] (0.00ns)   --->   "%bitcast_ln41_21 = bitcast i64 %training_data_load_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2016 'bitcast' 'bitcast_ln41_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2017 [1/1] (1.54ns)   --->   "%add_ln41_20 = add i12 %phi_mul1, i12 9" [../CCode_backprop/backprop.c:41]   --->   Operation 2017 'add' 'add_ln41_20' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2018 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i12 %add_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2018 'zext' 'zext_ln41_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2019 [1/1] (0.00ns)   --->   "%training_data_addr_9 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2019 'getelementptr' 'training_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 2020 [2/2] (3.25ns)   --->   "%training_data_load_9 = load i12 %training_data_addr_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2020 'load' 'training_data_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 14 <SV = 13> <Delay = 4.80>
ST_14 : Operation 2021 [1/2] (3.25ns)   --->   "%training_data_load_9 = load i12 %training_data_addr_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2021 'load' 'training_data_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_14 : Operation 2022 [1/1] (0.00ns)   --->   "%bitcast_ln41_22 = bitcast i64 %training_data_load_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2022 'bitcast' 'bitcast_ln41_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2023 [1/1] (1.54ns)   --->   "%add_ln41_21 = add i12 %phi_mul1, i12 10" [../CCode_backprop/backprop.c:41]   --->   Operation 2023 'add' 'add_ln41_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i12 %add_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2024 'zext' 'zext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2025 [1/1] (0.00ns)   --->   "%training_data_addr_10 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2025 'getelementptr' 'training_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 2026 [2/2] (3.25ns)   --->   "%training_data_load_10 = load i12 %training_data_addr_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2026 'load' 'training_data_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 15 <SV = 14> <Delay = 4.80>
ST_15 : Operation 2027 [1/2] (3.25ns)   --->   "%training_data_load_10 = load i12 %training_data_addr_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2027 'load' 'training_data_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_15 : Operation 2028 [1/1] (0.00ns)   --->   "%bitcast_ln41_23 = bitcast i64 %training_data_load_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2028 'bitcast' 'bitcast_ln41_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2029 [1/1] (1.54ns)   --->   "%add_ln41_22 = add i12 %phi_mul1, i12 11" [../CCode_backprop/backprop.c:41]   --->   Operation 2029 'add' 'add_ln41_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i12 %add_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2030 'zext' 'zext_ln41_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2031 [1/1] (0.00ns)   --->   "%training_data_addr_11 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2031 'getelementptr' 'training_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2032 [2/2] (3.25ns)   --->   "%training_data_load_11 = load i12 %training_data_addr_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2032 'load' 'training_data_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 16 <SV = 15> <Delay = 4.80>
ST_16 : Operation 2033 [1/2] (3.25ns)   --->   "%training_data_load_11 = load i12 %training_data_addr_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2033 'load' 'training_data_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_16 : Operation 2034 [1/1] (0.00ns)   --->   "%bitcast_ln41_24 = bitcast i64 %training_data_load_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2034 'bitcast' 'bitcast_ln41_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2035 [1/1] (1.54ns)   --->   "%add_ln41_23 = add i12 %phi_mul1, i12 12" [../CCode_backprop/backprop.c:41]   --->   Operation 2035 'add' 'add_ln41_23' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2036 [1/1] (0.00ns)   --->   "%zext_ln41_11 = zext i12 %add_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2036 'zext' 'zext_ln41_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2037 [1/1] (0.00ns)   --->   "%training_data_addr_12 = getelementptr i64 %training_data, i64 0, i64 %zext_ln41_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2037 'getelementptr' 'training_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2038 [2/2] (3.25ns)   --->   "%training_data_load_12 = load i12 %training_data_addr_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2038 'load' 'training_data_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 2039 [1/1] (0.00ns)   --->   "%bitcast_ln41_1 = bitcast i64 %training_data_load" [../CCode_backprop/backprop.c:41]   --->   Operation 2039 'bitcast' 'bitcast_ln41_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2040 [1/2] (3.25ns)   --->   "%training_data_load_12 = load i12 %training_data_addr_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2040 'load' 'training_data_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>
ST_17 : Operation 2041 [1/1] (0.00ns)   --->   "%bitcast_ln41_25 = bitcast i64 %training_data_load_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2041 'bitcast' 'bitcast_ln41_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2042 [1/1] (1.58ns)   --->   "%br_ln38 = br void" [../CCode_backprop/backprop.c:38]   --->   Operation 2042 'br' 'br_ln38' <Predicate = true> <Delay = 1.58>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 2043 [1/1] (0.00ns)   --->   "%j_6 = phi i7 %add_ln38, void %.split4, i7 0, void" [../CCode_backprop/backprop.c:38]   --->   Operation 2043 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2044 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %next_mul, void %.split4, i10 0, void"   --->   Operation 2044 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2045 [1/1] (1.87ns)   --->   "%add_ln38 = add i7 %j_6, i7 1" [../CCode_backprop/backprop.c:38]   --->   Operation 2045 'add' 'add_ln38' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2046 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2046 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2047 [1/1] (1.48ns)   --->   "%icmp_ln38 = icmp_eq  i7 %j_6, i7 64" [../CCode_backprop/backprop.c:38]   --->   Operation 2047 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2048 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 2048 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2049 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split4, void %.preheader3.preheader" [../CCode_backprop/backprop.c:38]   --->   Operation 2049 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln41_12 = zext i10 %phi_mul" [../CCode_backprop/backprop.c:41]   --->   Operation 2050 'zext' 'zext_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 2051 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2051 'getelementptr' 'weights1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_18 : Operation 2052 [2/2] (3.25ns)   --->   "%weights1_load = load i10 %weights1_addr" [../CCode_backprop/backprop.c:41]   --->   Operation 2052 'load' 'weights1_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 19 <SV = 18> <Delay = 4.98>
ST_19 : Operation 2053 [1/2] (3.25ns)   --->   "%weights1_load = load i10 %weights1_addr" [../CCode_backprop/backprop.c:41]   --->   Operation 2053 'load' 'weights1_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_19 : Operation 2054 [1/1] (1.73ns)   --->   "%add_ln41 = add i10 %phi_mul, i10 1" [../CCode_backprop/backprop.c:41]   --->   Operation 2054 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln41_13 = zext i10 %add_ln41" [../CCode_backprop/backprop.c:41]   --->   Operation 2055 'zext' 'zext_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 2056 [1/1] (0.00ns)   --->   "%weights1_addr_1 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_13" [../CCode_backprop/backprop.c:41]   --->   Operation 2056 'getelementptr' 'weights1_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_19 : Operation 2057 [2/2] (3.25ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2057 'load' 'weights1_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 20 <SV = 19> <Delay = 7.78>
ST_20 : Operation 2058 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i64 %weights1_load" [../CCode_backprop/backprop.c:41]   --->   Operation 2058 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 2059 [6/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2059 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2060 [1/2] (3.25ns)   --->   "%weights1_load_1 = load i10 %weights1_addr_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2060 'load' 'weights1_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_20 : Operation 2061 [1/1] (1.73ns)   --->   "%add_ln41_2 = add i10 %phi_mul, i10 2" [../CCode_backprop/backprop.c:41]   --->   Operation 2061 'add' 'add_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2062 [1/1] (0.00ns)   --->   "%zext_ln41_14 = zext i10 %add_ln41_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2062 'zext' 'zext_ln41_14' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 2063 [1/1] (0.00ns)   --->   "%weights1_addr_2 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2063 'getelementptr' 'weights1_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_20 : Operation 2064 [2/2] (3.25ns)   --->   "%weights1_load_2 = load i10 %weights1_addr_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2064 'load' 'weights1_load_2' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 21 <SV = 20> <Delay = 7.78>
ST_21 : Operation 2065 [5/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2065 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2066 [1/1] (0.00ns)   --->   "%bitcast_ln41_13 = bitcast i64 %weights1_load_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2066 'bitcast' 'bitcast_ln41_13' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 2067 [6/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2067 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2068 [1/2] (3.25ns)   --->   "%weights1_load_2 = load i10 %weights1_addr_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2068 'load' 'weights1_load_2' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_21 : Operation 2069 [1/1] (1.73ns)   --->   "%add_ln41_3 = add i10 %phi_mul, i10 3" [../CCode_backprop/backprop.c:41]   --->   Operation 2069 'add' 'add_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln41_15 = zext i10 %add_ln41_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2070 'zext' 'zext_ln41_15' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 2071 [1/1] (0.00ns)   --->   "%weights1_addr_3 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2071 'getelementptr' 'weights1_addr_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_21 : Operation 2072 [2/2] (3.25ns)   --->   "%weights1_load_3 = load i10 %weights1_addr_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2072 'load' 'weights1_load_3' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 22 <SV = 21> <Delay = 7.78>
ST_22 : Operation 2073 [4/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2073 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2074 [5/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2074 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2075 [1/1] (0.00ns)   --->   "%bitcast_ln41_2 = bitcast i64 %weights1_load_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2075 'bitcast' 'bitcast_ln41_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 2076 [6/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2076 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2077 [1/2] (3.25ns)   --->   "%weights1_load_3 = load i10 %weights1_addr_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2077 'load' 'weights1_load_3' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_22 : Operation 2078 [1/1] (1.73ns)   --->   "%add_ln41_4 = add i10 %phi_mul, i10 4" [../CCode_backprop/backprop.c:41]   --->   Operation 2078 'add' 'add_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2079 [1/1] (0.00ns)   --->   "%zext_ln41_16 = zext i10 %add_ln41_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2079 'zext' 'zext_ln41_16' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 2080 [1/1] (0.00ns)   --->   "%weights1_addr_4 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2080 'getelementptr' 'weights1_addr_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_22 : Operation 2081 [2/2] (3.25ns)   --->   "%weights1_load_4 = load i10 %weights1_addr_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2081 'load' 'weights1_load_4' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 23 <SV = 22> <Delay = 7.78>
ST_23 : Operation 2082 [3/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2082 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2083 [4/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2083 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2084 [5/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2084 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2085 [1/1] (0.00ns)   --->   "%bitcast_ln41_3 = bitcast i64 %weights1_load_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2085 'bitcast' 'bitcast_ln41_3' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 2086 [6/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2086 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2087 [1/2] (3.25ns)   --->   "%weights1_load_4 = load i10 %weights1_addr_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2087 'load' 'weights1_load_4' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_23 : Operation 2088 [1/1] (1.73ns)   --->   "%add_ln41_5 = add i10 %phi_mul, i10 5" [../CCode_backprop/backprop.c:41]   --->   Operation 2088 'add' 'add_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln41_17 = zext i10 %add_ln41_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2089 'zext' 'zext_ln41_17' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 2090 [1/1] (0.00ns)   --->   "%weights1_addr_5 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2090 'getelementptr' 'weights1_addr_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_23 : Operation 2091 [2/2] (3.25ns)   --->   "%weights1_load_5 = load i10 %weights1_addr_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2091 'load' 'weights1_load_5' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 24 <SV = 23> <Delay = 7.78>
ST_24 : Operation 2092 [2/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2092 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2093 [3/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2093 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2094 [4/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2094 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2095 [5/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2095 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2096 [1/1] (0.00ns)   --->   "%bitcast_ln41_4 = bitcast i64 %weights1_load_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2096 'bitcast' 'bitcast_ln41_4' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 2097 [6/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2097 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2098 [1/2] (3.25ns)   --->   "%weights1_load_5 = load i10 %weights1_addr_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2098 'load' 'weights1_load_5' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_24 : Operation 2099 [1/1] (1.73ns)   --->   "%add_ln41_6 = add i10 %phi_mul, i10 6" [../CCode_backprop/backprop.c:41]   --->   Operation 2099 'add' 'add_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln41_18 = zext i10 %add_ln41_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2100 'zext' 'zext_ln41_18' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 2101 [1/1] (0.00ns)   --->   "%weights1_addr_6 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2101 'getelementptr' 'weights1_addr_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_24 : Operation 2102 [2/2] (3.25ns)   --->   "%weights1_load_6 = load i10 %weights1_addr_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2102 'load' 'weights1_load_6' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 25 <SV = 24> <Delay = 7.78>
ST_25 : Operation 2103 [1/6] (7.78ns)   --->   "%mul6_i = dmul i64 %bitcast_ln41, i64 %bitcast_ln41_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2103 'dmul' 'mul6_i' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2104 [2/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2104 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2105 [3/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2105 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2106 [4/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2106 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2107 [5/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2107 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2108 [1/1] (0.00ns)   --->   "%bitcast_ln41_5 = bitcast i64 %weights1_load_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2108 'bitcast' 'bitcast_ln41_5' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 2109 [6/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2109 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2110 [1/2] (3.25ns)   --->   "%weights1_load_6 = load i10 %weights1_addr_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2110 'load' 'weights1_load_6' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_25 : Operation 2111 [1/1] (1.73ns)   --->   "%add_ln41_7 = add i10 %phi_mul, i10 7" [../CCode_backprop/backprop.c:41]   --->   Operation 2111 'add' 'add_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln41_19 = zext i10 %add_ln41_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2112 'zext' 'zext_ln41_19' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 2113 [1/1] (0.00ns)   --->   "%weights1_addr_7 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2113 'getelementptr' 'weights1_addr_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_25 : Operation 2114 [2/2] (3.25ns)   --->   "%weights1_load_7 = load i10 %weights1_addr_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2114 'load' 'weights1_load_7' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 26 <SV = 25> <Delay = 8.23>
ST_26 : Operation 2115 [5/5] (8.23ns)   --->   "%add9_i = dadd i64 %mul6_i, i64 0" [../CCode_backprop/backprop.c:41]   --->   Operation 2115 'dadd' 'add9_i' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2116 [1/6] (7.78ns)   --->   "%mul6_i_1 = dmul i64 %bitcast_ln41_13, i64 %bitcast_ln41_14" [../CCode_backprop/backprop.c:41]   --->   Operation 2116 'dmul' 'mul6_i_1' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2117 [2/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2117 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2118 [3/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2118 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2119 [4/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2119 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2120 [5/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2120 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2121 [1/1] (0.00ns)   --->   "%bitcast_ln41_6 = bitcast i64 %weights1_load_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2121 'bitcast' 'bitcast_ln41_6' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 2122 [6/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2122 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2123 [1/2] (3.25ns)   --->   "%weights1_load_7 = load i10 %weights1_addr_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2123 'load' 'weights1_load_7' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_26 : Operation 2124 [1/1] (1.73ns)   --->   "%add_ln41_8 = add i10 %phi_mul, i10 8" [../CCode_backprop/backprop.c:41]   --->   Operation 2124 'add' 'add_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2125 [1/1] (0.00ns)   --->   "%zext_ln41_20 = zext i10 %add_ln41_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2125 'zext' 'zext_ln41_20' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 2126 [1/1] (0.00ns)   --->   "%weights1_addr_8 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2126 'getelementptr' 'weights1_addr_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_26 : Operation 2127 [2/2] (3.25ns)   --->   "%weights1_load_8 = load i10 %weights1_addr_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2127 'load' 'weights1_load_8' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 27 <SV = 26> <Delay = 8.23>
ST_27 : Operation 2128 [4/5] (8.23ns)   --->   "%add9_i = dadd i64 %mul6_i, i64 0" [../CCode_backprop/backprop.c:41]   --->   Operation 2128 'dadd' 'add9_i' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2129 [1/6] (7.78ns)   --->   "%mul6_i_2 = dmul i64 %bitcast_ln41_2, i64 %bitcast_ln41_15" [../CCode_backprop/backprop.c:41]   --->   Operation 2129 'dmul' 'mul6_i_2' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2130 [2/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2130 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2131 [3/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2131 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2132 [4/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2132 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2133 [5/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2133 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2134 [1/1] (0.00ns)   --->   "%bitcast_ln41_7 = bitcast i64 %weights1_load_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2134 'bitcast' 'bitcast_ln41_7' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 2135 [6/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2135 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2136 [1/2] (3.25ns)   --->   "%weights1_load_8 = load i10 %weights1_addr_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2136 'load' 'weights1_load_8' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_27 : Operation 2137 [1/1] (1.73ns)   --->   "%add_ln41_9 = add i10 %phi_mul, i10 9" [../CCode_backprop/backprop.c:41]   --->   Operation 2137 'add' 'add_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln41_21 = zext i10 %add_ln41_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2138 'zext' 'zext_ln41_21' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 2139 [1/1] (0.00ns)   --->   "%weights1_addr_9 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2139 'getelementptr' 'weights1_addr_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_27 : Operation 2140 [2/2] (3.25ns)   --->   "%weights1_load_9 = load i10 %weights1_addr_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2140 'load' 'weights1_load_9' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 28 <SV = 27> <Delay = 8.23>
ST_28 : Operation 2141 [3/5] (8.23ns)   --->   "%add9_i = dadd i64 %mul6_i, i64 0" [../CCode_backprop/backprop.c:41]   --->   Operation 2141 'dadd' 'add9_i' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2142 [1/6] (7.78ns)   --->   "%mul6_i_3 = dmul i64 %bitcast_ln41_3, i64 %bitcast_ln41_16" [../CCode_backprop/backprop.c:41]   --->   Operation 2142 'dmul' 'mul6_i_3' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2143 [2/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2143 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2144 [3/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2144 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2145 [4/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2145 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2146 [5/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2146 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2147 [1/1] (0.00ns)   --->   "%bitcast_ln41_8 = bitcast i64 %weights1_load_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2147 'bitcast' 'bitcast_ln41_8' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 2148 [6/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2148 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2149 [1/2] (3.25ns)   --->   "%weights1_load_9 = load i10 %weights1_addr_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2149 'load' 'weights1_load_9' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_28 : Operation 2150 [1/1] (1.73ns)   --->   "%add_ln41_10 = add i10 %phi_mul, i10 10" [../CCode_backprop/backprop.c:41]   --->   Operation 2150 'add' 'add_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln41_22 = zext i10 %add_ln41_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2151 'zext' 'zext_ln41_22' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 2152 [1/1] (0.00ns)   --->   "%weights1_addr_10 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2152 'getelementptr' 'weights1_addr_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_28 : Operation 2153 [2/2] (3.25ns)   --->   "%weights1_load_10 = load i10 %weights1_addr_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2153 'load' 'weights1_load_10' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 29 <SV = 28> <Delay = 8.23>
ST_29 : Operation 2154 [2/5] (8.23ns)   --->   "%add9_i = dadd i64 %mul6_i, i64 0" [../CCode_backprop/backprop.c:41]   --->   Operation 2154 'dadd' 'add9_i' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2155 [1/6] (7.78ns)   --->   "%mul6_i_4 = dmul i64 %bitcast_ln41_4, i64 %bitcast_ln41_17" [../CCode_backprop/backprop.c:41]   --->   Operation 2155 'dmul' 'mul6_i_4' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2156 [2/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2156 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2157 [3/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2157 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2158 [4/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2158 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2159 [5/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2159 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2160 [1/1] (0.00ns)   --->   "%bitcast_ln41_9 = bitcast i64 %weights1_load_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2160 'bitcast' 'bitcast_ln41_9' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 2161 [6/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2161 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2162 [1/2] (3.25ns)   --->   "%weights1_load_10 = load i10 %weights1_addr_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2162 'load' 'weights1_load_10' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_29 : Operation 2163 [1/1] (1.73ns)   --->   "%add_ln41_11 = add i10 %phi_mul, i10 11" [../CCode_backprop/backprop.c:41]   --->   Operation 2163 'add' 'add_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln41_23 = zext i10 %add_ln41_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2164 'zext' 'zext_ln41_23' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 2165 [1/1] (0.00ns)   --->   "%weights1_addr_11 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2165 'getelementptr' 'weights1_addr_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_29 : Operation 2166 [2/2] (3.25ns)   --->   "%weights1_load_11 = load i10 %weights1_addr_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2166 'load' 'weights1_load_11' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 30 <SV = 29> <Delay = 8.23>
ST_30 : Operation 2167 [1/1] (1.73ns)   --->   "%next_mul = add i10 %phi_mul, i10 13"   --->   Operation 2167 'add' 'next_mul' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2168 [1/5] (8.23ns)   --->   "%add9_i = dadd i64 %mul6_i, i64 0" [../CCode_backprop/backprop.c:41]   --->   Operation 2168 'dadd' 'add9_i' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2169 [1/6] (7.78ns)   --->   "%mul6_i_5 = dmul i64 %bitcast_ln41_5, i64 %bitcast_ln41_18" [../CCode_backprop/backprop.c:41]   --->   Operation 2169 'dmul' 'mul6_i_5' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2170 [2/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2170 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2171 [3/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2171 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2172 [4/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2172 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2173 [5/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2173 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2174 [1/1] (0.00ns)   --->   "%bitcast_ln41_10 = bitcast i64 %weights1_load_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2174 'bitcast' 'bitcast_ln41_10' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2175 [6/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2175 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2176 [1/2] (3.25ns)   --->   "%weights1_load_11 = load i10 %weights1_addr_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2176 'load' 'weights1_load_11' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>
ST_30 : Operation 2177 [1/1] (1.73ns)   --->   "%add_ln41_12 = add i10 %phi_mul, i10 12" [../CCode_backprop/backprop.c:41]   --->   Operation 2177 'add' 'add_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2178 [1/1] (0.00ns)   --->   "%zext_ln41_24 = zext i10 %add_ln41_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2178 'zext' 'zext_ln41_24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2179 [1/1] (0.00ns)   --->   "%weights1_addr_12 = getelementptr i64 %weights1, i64 0, i64 %zext_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2179 'getelementptr' 'weights1_addr_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_30 : Operation 2180 [2/2] (3.25ns)   --->   "%weights1_load_12 = load i10 %weights1_addr_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2180 'load' 'weights1_load_12' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 31 <SV = 30> <Delay = 8.23>
ST_31 : Operation 2181 [5/5] (8.23ns)   --->   "%add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2181 'dadd' 'add9_i_1' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2182 [1/6] (7.78ns)   --->   "%mul6_i_6 = dmul i64 %bitcast_ln41_6, i64 %bitcast_ln41_19" [../CCode_backprop/backprop.c:41]   --->   Operation 2182 'dmul' 'mul6_i_6' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2183 [2/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2183 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2184 [3/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2184 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2185 [4/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2185 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2186 [5/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2186 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2187 [1/1] (0.00ns)   --->   "%bitcast_ln41_11 = bitcast i64 %weights1_load_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2187 'bitcast' 'bitcast_ln41_11' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_31 : Operation 2188 [6/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2188 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2189 [1/2] (3.25ns)   --->   "%weights1_load_12 = load i10 %weights1_addr_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2189 'load' 'weights1_load_12' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 832> <RAM>

State 32 <SV = 31> <Delay = 8.23>
ST_32 : Operation 2190 [4/5] (8.23ns)   --->   "%add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2190 'dadd' 'add9_i_1' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2191 [1/6] (7.78ns)   --->   "%mul6_i_7 = dmul i64 %bitcast_ln41_7, i64 %bitcast_ln41_20" [../CCode_backprop/backprop.c:41]   --->   Operation 2191 'dmul' 'mul6_i_7' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2192 [2/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2192 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2193 [3/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2193 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2194 [4/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2194 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2195 [5/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2195 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2196 [1/1] (0.00ns)   --->   "%bitcast_ln41_12 = bitcast i64 %weights1_load_12" [../CCode_backprop/backprop.c:41]   --->   Operation 2196 'bitcast' 'bitcast_ln41_12' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 2197 [6/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2197 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.23>
ST_33 : Operation 2198 [3/5] (8.23ns)   --->   "%add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2198 'dadd' 'add9_i_1' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2199 [1/6] (7.78ns)   --->   "%mul6_i_8 = dmul i64 %bitcast_ln41_8, i64 %bitcast_ln41_21" [../CCode_backprop/backprop.c:41]   --->   Operation 2199 'dmul' 'mul6_i_8' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2200 [2/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2200 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2201 [3/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2201 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2202 [4/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2202 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2203 [5/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2203 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.23>
ST_34 : Operation 2204 [2/5] (8.23ns)   --->   "%add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2204 'dadd' 'add9_i_1' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2205 [1/6] (7.78ns)   --->   "%mul6_i_9 = dmul i64 %bitcast_ln41_9, i64 %bitcast_ln41_22" [../CCode_backprop/backprop.c:41]   --->   Operation 2205 'dmul' 'mul6_i_9' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2206 [2/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2206 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2207 [3/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2207 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2208 [4/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2208 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.23>
ST_35 : Operation 2209 [1/5] (8.23ns)   --->   "%add9_i_1 = dadd i64 %add9_i, i64 %mul6_i_1" [../CCode_backprop/backprop.c:41]   --->   Operation 2209 'dadd' 'add9_i_1' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2210 [1/6] (7.78ns)   --->   "%mul6_i_s = dmul i64 %bitcast_ln41_10, i64 %bitcast_ln41_23" [../CCode_backprop/backprop.c:41]   --->   Operation 2210 'dmul' 'mul6_i_s' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2211 [2/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2211 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2212 [3/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2212 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.23>
ST_36 : Operation 2213 [5/5] (8.23ns)   --->   "%add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2213 'dadd' 'add9_i_2' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2214 [1/6] (7.78ns)   --->   "%mul6_i_10 = dmul i64 %bitcast_ln41_11, i64 %bitcast_ln41_24" [../CCode_backprop/backprop.c:41]   --->   Operation 2214 'dmul' 'mul6_i_10' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2215 [2/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2215 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.23>
ST_37 : Operation 2216 [4/5] (8.23ns)   --->   "%add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2216 'dadd' 'add9_i_2' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2217 [1/6] (7.78ns)   --->   "%mul6_i_11 = dmul i64 %bitcast_ln41_12, i64 %bitcast_ln41_25" [../CCode_backprop/backprop.c:41]   --->   Operation 2217 'dmul' 'mul6_i_11' <Predicate = (!icmp_ln38)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.23>
ST_38 : Operation 2218 [3/5] (8.23ns)   --->   "%add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2218 'dadd' 'add9_i_2' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.23>
ST_39 : Operation 2219 [2/5] (8.23ns)   --->   "%add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2219 'dadd' 'add9_i_2' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.23>
ST_40 : Operation 2220 [1/5] (8.23ns)   --->   "%add9_i_2 = dadd i64 %add9_i_1, i64 %mul6_i_2" [../CCode_backprop/backprop.c:41]   --->   Operation 2220 'dadd' 'add9_i_2' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.23>
ST_41 : Operation 2221 [5/5] (8.23ns)   --->   "%add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2221 'dadd' 'add9_i_3' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.23>
ST_42 : Operation 2222 [4/5] (8.23ns)   --->   "%add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2222 'dadd' 'add9_i_3' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.23>
ST_43 : Operation 2223 [3/5] (8.23ns)   --->   "%add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2223 'dadd' 'add9_i_3' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.23>
ST_44 : Operation 2224 [2/5] (8.23ns)   --->   "%add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2224 'dadd' 'add9_i_3' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 2225 [1/5] (8.23ns)   --->   "%add9_i_3 = dadd i64 %add9_i_2, i64 %mul6_i_3" [../CCode_backprop/backprop.c:41]   --->   Operation 2225 'dadd' 'add9_i_3' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.23>
ST_46 : Operation 2226 [5/5] (8.23ns)   --->   "%add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2226 'dadd' 'add9_i_4' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.23>
ST_47 : Operation 2227 [4/5] (8.23ns)   --->   "%add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2227 'dadd' 'add9_i_4' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.23>
ST_48 : Operation 2228 [3/5] (8.23ns)   --->   "%add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2228 'dadd' 'add9_i_4' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.23>
ST_49 : Operation 2229 [2/5] (8.23ns)   --->   "%add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2229 'dadd' 'add9_i_4' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 8.23>
ST_50 : Operation 2230 [1/5] (8.23ns)   --->   "%add9_i_4 = dadd i64 %add9_i_3, i64 %mul6_i_4" [../CCode_backprop/backprop.c:41]   --->   Operation 2230 'dadd' 'add9_i_4' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 8.23>
ST_51 : Operation 2231 [5/5] (8.23ns)   --->   "%add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2231 'dadd' 'add9_i_5' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 8.23>
ST_52 : Operation 2232 [4/5] (8.23ns)   --->   "%add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2232 'dadd' 'add9_i_5' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 8.23>
ST_53 : Operation 2233 [3/5] (8.23ns)   --->   "%add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2233 'dadd' 'add9_i_5' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 8.23>
ST_54 : Operation 2234 [2/5] (8.23ns)   --->   "%add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2234 'dadd' 'add9_i_5' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 8.23>
ST_55 : Operation 2235 [1/5] (8.23ns)   --->   "%add9_i_5 = dadd i64 %add9_i_4, i64 %mul6_i_5" [../CCode_backprop/backprop.c:41]   --->   Operation 2235 'dadd' 'add9_i_5' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 8.23>
ST_56 : Operation 2236 [5/5] (8.23ns)   --->   "%add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2236 'dadd' 'add9_i_6' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 8.23>
ST_57 : Operation 2237 [4/5] (8.23ns)   --->   "%add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2237 'dadd' 'add9_i_6' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 8.23>
ST_58 : Operation 2238 [3/5] (8.23ns)   --->   "%add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2238 'dadd' 'add9_i_6' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 8.23>
ST_59 : Operation 2239 [2/5] (8.23ns)   --->   "%add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2239 'dadd' 'add9_i_6' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 8.23>
ST_60 : Operation 2240 [1/5] (8.23ns)   --->   "%add9_i_6 = dadd i64 %add9_i_5, i64 %mul6_i_6" [../CCode_backprop/backprop.c:41]   --->   Operation 2240 'dadd' 'add9_i_6' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 8.23>
ST_61 : Operation 2241 [5/5] (8.23ns)   --->   "%add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2241 'dadd' 'add9_i_7' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 8.23>
ST_62 : Operation 2242 [4/5] (8.23ns)   --->   "%add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2242 'dadd' 'add9_i_7' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 8.23>
ST_63 : Operation 2243 [3/5] (8.23ns)   --->   "%add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2243 'dadd' 'add9_i_7' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 8.23>
ST_64 : Operation 2244 [2/5] (8.23ns)   --->   "%add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2244 'dadd' 'add9_i_7' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 8.23>
ST_65 : Operation 2245 [1/5] (8.23ns)   --->   "%add9_i_7 = dadd i64 %add9_i_6, i64 %mul6_i_7" [../CCode_backprop/backprop.c:41]   --->   Operation 2245 'dadd' 'add9_i_7' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 8.23>
ST_66 : Operation 2246 [5/5] (8.23ns)   --->   "%add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2246 'dadd' 'add9_i_8' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 8.23>
ST_67 : Operation 2247 [4/5] (8.23ns)   --->   "%add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2247 'dadd' 'add9_i_8' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 8.23>
ST_68 : Operation 2248 [3/5] (8.23ns)   --->   "%add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2248 'dadd' 'add9_i_8' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 8.23>
ST_69 : Operation 2249 [2/5] (8.23ns)   --->   "%add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2249 'dadd' 'add9_i_8' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 8.23>
ST_70 : Operation 2250 [1/5] (8.23ns)   --->   "%add9_i_8 = dadd i64 %add9_i_7, i64 %mul6_i_8" [../CCode_backprop/backprop.c:41]   --->   Operation 2250 'dadd' 'add9_i_8' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 8.23>
ST_71 : Operation 2251 [5/5] (8.23ns)   --->   "%add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2251 'dadd' 'add9_i_9' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 8.23>
ST_72 : Operation 2252 [4/5] (8.23ns)   --->   "%add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2252 'dadd' 'add9_i_9' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 8.23>
ST_73 : Operation 2253 [3/5] (8.23ns)   --->   "%add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2253 'dadd' 'add9_i_9' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 8.23>
ST_74 : Operation 2254 [2/5] (8.23ns)   --->   "%add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2254 'dadd' 'add9_i_9' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 8.23>
ST_75 : Operation 2255 [1/5] (8.23ns)   --->   "%add9_i_9 = dadd i64 %add9_i_8, i64 %mul6_i_9" [../CCode_backprop/backprop.c:41]   --->   Operation 2255 'dadd' 'add9_i_9' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.23>
ST_76 : Operation 2256 [5/5] (8.23ns)   --->   "%add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s" [../CCode_backprop/backprop.c:41]   --->   Operation 2256 'dadd' 'add9_i_s' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 8.23>
ST_77 : Operation 2257 [4/5] (8.23ns)   --->   "%add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s" [../CCode_backprop/backprop.c:41]   --->   Operation 2257 'dadd' 'add9_i_s' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 8.23>
ST_78 : Operation 2258 [3/5] (8.23ns)   --->   "%add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s" [../CCode_backprop/backprop.c:41]   --->   Operation 2258 'dadd' 'add9_i_s' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 8.23>
ST_79 : Operation 2259 [2/5] (8.23ns)   --->   "%add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s" [../CCode_backprop/backprop.c:41]   --->   Operation 2259 'dadd' 'add9_i_s' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 8.23>
ST_80 : Operation 2260 [1/5] (8.23ns)   --->   "%add9_i_s = dadd i64 %add9_i_9, i64 %mul6_i_s" [../CCode_backprop/backprop.c:41]   --->   Operation 2260 'dadd' 'add9_i_s' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 8.23>
ST_81 : Operation 2261 [5/5] (8.23ns)   --->   "%add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2261 'dadd' 'add9_i_10' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 8.23>
ST_82 : Operation 2262 [4/5] (8.23ns)   --->   "%add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2262 'dadd' 'add9_i_10' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 8.23>
ST_83 : Operation 2263 [3/5] (8.23ns)   --->   "%add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2263 'dadd' 'add9_i_10' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 8.23>
ST_84 : Operation 2264 [2/5] (8.23ns)   --->   "%add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2264 'dadd' 'add9_i_10' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 8.23>
ST_85 : Operation 2265 [1/5] (8.23ns)   --->   "%add9_i_10 = dadd i64 %add9_i_s, i64 %mul6_i_10" [../CCode_backprop/backprop.c:41]   --->   Operation 2265 'dadd' 'add9_i_10' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 8.23>
ST_86 : Operation 2266 [5/5] (8.23ns)   --->   "%add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2266 'dadd' 'add9_i_11' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 8.23>
ST_87 : Operation 2267 [4/5] (8.23ns)   --->   "%add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2267 'dadd' 'add9_i_11' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.23>
ST_88 : Operation 2268 [3/5] (8.23ns)   --->   "%add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2268 'dadd' 'add9_i_11' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 8.23>
ST_89 : Operation 2269 [2/5] (8.23ns)   --->   "%add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2269 'dadd' 'add9_i_11' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 8.23>
ST_90 : Operation 2270 [1/5] (8.23ns)   --->   "%add9_i_11 = dadd i64 %add9_i_10, i64 %mul6_i_11" [../CCode_backprop/backprop.c:41]   --->   Operation 2270 'dadd' 'add9_i_11' <Predicate = (!icmp_ln38)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.25>
ST_91 : Operation 2271 [1/1] (0.00ns)   --->   "%j_6_cast34 = zext i7 %j_6" [../CCode_backprop/backprop.c:38]   --->   Operation 2271 'zext' 'j_6_cast34' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_91 : Operation 2272 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [../CCode_backprop/backprop.c:37]   --->   Operation 2272 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_91 : Operation 2273 [1/1] (0.00ns)   --->   "%activations1_addr_65 = getelementptr i64 %activations1, i64 0, i64 %j_6_cast34" [../CCode_backprop/backprop.c:39]   --->   Operation 2273 'getelementptr' 'activations1_addr_65' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_91 : Operation 2274 [1/1] (3.25ns)   --->   "%store_ln41 = store i64 %add9_i_11, i6 %activations1_addr_65" [../CCode_backprop/backprop.c:41]   --->   Operation 2274 'store' 'store_ln41' <Predicate = (!icmp_ln38)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_91 : Operation 2275 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2275 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 92 <SV = 18> <Delay = 1.58>
ST_92 : Operation 2276 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 2276 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 93 <SV = 19> <Delay = 3.25>
ST_93 : Operation 2277 [1/1] (0.00ns)   --->   "%i_12 = phi i7 %add_ln28, void %.split6, i7 0, void %.preheader3.preheader" [../CCode_backprop/backprop.c:28]   --->   Operation 2277 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2278 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %i_12, i7 1" [../CCode_backprop/backprop.c:28]   --->   Operation 2278 'add' 'add_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2279 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2279 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2280 [1/1] (1.48ns)   --->   "%icmp_ln28 = icmp_eq  i7 %i_12, i7 64" [../CCode_backprop/backprop.c:28]   --->   Operation 2280 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 2281 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 2281 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2282 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split6, void %matrix_vector_product_with_bias_input_layer.exit.preheader" [../CCode_backprop/backprop.c:28]   --->   Operation 2282 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 2283 [1/1] (0.00ns)   --->   "%i_12_cast = zext i7 %i_12" [../CCode_backprop/backprop.c:28]   --->   Operation 2283 'zext' 'i_12_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 2284 [1/1] (0.00ns)   --->   "%activations1_addr_66 = getelementptr i64 %activations1, i64 0, i64 %i_12_cast" [../CCode_backprop/backprop.c:29]   --->   Operation 2284 'getelementptr' 'activations1_addr_66' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 2285 [2/2] (3.25ns)   --->   "%activations1_load_64 = load i6 %activations1_addr_66" [../CCode_backprop/backprop.c:29]   --->   Operation 2285 'load' 'activations1_load_64' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_93 : Operation 2286 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %i_12_cast" [../CCode_backprop/backprop.c:29]   --->   Operation 2286 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_93 : Operation 2287 [2/2] (3.25ns)   --->   "%biases1_load = load i6 %biases1_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 2287 'load' 'biases1_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 94 <SV = 20> <Delay = 3.25>
ST_94 : Operation 2288 [1/2] (3.25ns)   --->   "%activations1_load_64 = load i6 %activations1_addr_66" [../CCode_backprop/backprop.c:29]   --->   Operation 2288 'load' 'activations1_load_64' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_94 : Operation 2289 [1/2] (3.25ns)   --->   "%biases1_load = load i6 %biases1_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 2289 'load' 'biases1_load' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 95 <SV = 21> <Delay = 8.23>
ST_95 : Operation 2290 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %biases1_load" [../CCode_backprop/backprop.c:29]   --->   Operation 2290 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_95 : Operation 2291 [5/5] (8.23ns)   --->   "%add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29" [../CCode_backprop/backprop.c:29]   --->   Operation 2291 'dadd' 'add_i_i' <Predicate = (!icmp_ln28)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 22> <Delay = 8.23>
ST_96 : Operation 2292 [4/5] (8.23ns)   --->   "%add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29" [../CCode_backprop/backprop.c:29]   --->   Operation 2292 'dadd' 'add_i_i' <Predicate = (!icmp_ln28)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 23> <Delay = 8.23>
ST_97 : Operation 2293 [3/5] (8.23ns)   --->   "%add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29" [../CCode_backprop/backprop.c:29]   --->   Operation 2293 'dadd' 'add_i_i' <Predicate = (!icmp_ln28)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 24> <Delay = 8.23>
ST_98 : Operation 2294 [2/5] (8.23ns)   --->   "%add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29" [../CCode_backprop/backprop.c:29]   --->   Operation 2294 'dadd' 'add_i_i' <Predicate = (!icmp_ln28)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 25> <Delay = 8.23>
ST_99 : Operation 2295 [1/5] (8.23ns)   --->   "%add_i_i = dadd i64 %activations1_load_64, i64 %bitcast_ln29" [../CCode_backprop/backprop.c:29]   --->   Operation 2295 'dadd' 'add_i_i' <Predicate = (!icmp_ln28)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 26> <Delay = 3.25>
ST_100 : Operation 2296 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [../CCode_backprop/backprop.c:27]   --->   Operation 2296 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_100 : Operation 2297 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %add_i_i, i6 %activations1_addr_66" [../CCode_backprop/backprop.c:29]   --->   Operation 2297 'store' 'store_ln29' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_100 : Operation 2298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 2298 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 101 <SV = 20> <Delay = 1.58>
ST_101 : Operation 2299 [1/1] (1.58ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_input_layer.exit"   --->   Operation 2299 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 102 <SV = 21> <Delay = 3.25>
ST_102 : Operation 2300 [1/1] (0.00ns)   --->   "%i_13 = phi i7 %add_ln18, void %.split8, i7 0, void %matrix_vector_product_with_bias_input_layer.exit.preheader" [../CCode_backprop/backprop.c:18]   --->   Operation 2300 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2301 [1/1] (1.87ns)   --->   "%add_ln18 = add i7 %i_13, i7 1" [../CCode_backprop/backprop.c:18]   --->   Operation 2301 'add' 'add_ln18' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2302 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2302 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2303 [1/1] (1.48ns)   --->   "%icmp_ln18 = icmp_eq  i7 %i_13, i7 64" [../CCode_backprop/backprop.c:18]   --->   Operation 2303 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 2304 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 2304 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2305 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split8, void %RELU.exit.preheader" [../CCode_backprop/backprop.c:18]   --->   Operation 2305 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 2306 [1/1] (0.00ns)   --->   "%i_13_cast = zext i7 %i_13" [../CCode_backprop/backprop.c:18]   --->   Operation 2306 'zext' 'i_13_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_102 : Operation 2307 [1/1] (0.00ns)   --->   "%activations1_addr_67 = getelementptr i64 %activations1, i64 0, i64 %i_13_cast" [../CCode_backprop/backprop.c:19]   --->   Operation 2307 'getelementptr' 'activations1_addr_67' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_102 : Operation 2308 [2/2] (3.25ns)   --->   "%activations1_load_65 = load i6 %activations1_addr_67" [../CCode_backprop/backprop.c:19]   --->   Operation 2308 'load' 'activations1_load_65' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 103 <SV = 22> <Delay = 4.24>
ST_103 : Operation 2309 [1/2] (3.25ns)   --->   "%activations1_load_65 = load i6 %activations1_addr_67" [../CCode_backprop/backprop.c:19]   --->   Operation 2309 'load' 'activations1_load_65' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_103 : Operation 2310 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i64 %activations1_load_65" [../CCode_backprop/backprop.c:20]   --->   Operation 2310 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_103 : Operation 2311 [1/1] (0.99ns)   --->   "%xor_ln20 = xor i64 %bitcast_ln20, i64 9223372036854775808" [../CCode_backprop/backprop.c:20]   --->   Operation 2311 'xor' 'xor_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 23> <Delay = 9.17>
ST_104 : Operation 2312 [5/5] (8.23ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_65" [../CCode_backprop/backprop.c:19]   --->   Operation 2312 'dsub' 'sub_i' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 2313 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i64 %xor_ln20" [../CCode_backprop/backprop.c:20]   --->   Operation 2313 'bitcast' 'bitcast_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_104 : Operation 2314 [15/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2314 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 24> <Delay = 9.17>
ST_105 : Operation 2315 [4/5] (8.23ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_65" [../CCode_backprop/backprop.c:19]   --->   Operation 2315 'dsub' 'sub_i' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 2316 [14/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2316 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 25> <Delay = 9.17>
ST_106 : Operation 2317 [3/5] (8.23ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_65" [../CCode_backprop/backprop.c:19]   --->   Operation 2317 'dsub' 'sub_i' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 2318 [13/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2318 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 107 <SV = 26> <Delay = 9.17>
ST_107 : Operation 2319 [2/5] (8.23ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_65" [../CCode_backprop/backprop.c:19]   --->   Operation 2319 'dsub' 'sub_i' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 2320 [12/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2320 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 108 <SV = 27> <Delay = 9.17>
ST_108 : Operation 2321 [1/5] (8.23ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_65" [../CCode_backprop/backprop.c:19]   --->   Operation 2321 'dsub' 'sub_i' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 2322 [11/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2322 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 109 <SV = 28> <Delay = 9.17>
ST_109 : Operation 2323 [6/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2323 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 2324 [10/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2324 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 29> <Delay = 9.17>
ST_110 : Operation 2325 [5/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2325 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 2326 [9/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2326 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 30> <Delay = 9.17>
ST_111 : Operation 2327 [4/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2327 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 2328 [8/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2328 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 31> <Delay = 9.17>
ST_112 : Operation 2329 [3/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2329 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 2330 [7/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2330 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 32> <Delay = 9.17>
ST_113 : Operation 2331 [2/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2331 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 2332 [6/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2332 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 33> <Delay = 9.17>
ST_114 : Operation 2333 [1/6] (7.78ns)   --->   "%mul_i5 = dmul i64 %activations1_load_65, i64 %sub_i" [../CCode_backprop/backprop.c:19]   --->   Operation 2333 'dmul' 'mul_i5' <Predicate = (!icmp_ln18)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 2334 [5/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2334 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 115 <SV = 34> <Delay = 9.17>
ST_115 : Operation 2335 [1/1] (0.00ns)   --->   "%dactivations1_addr = getelementptr i64 %dactivations1, i64 0, i64 %i_13_cast" [../CCode_backprop/backprop.c:19]   --->   Operation 2335 'getelementptr' 'dactivations1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_115 : Operation 2336 [1/1] (3.25ns)   --->   "%store_ln19 = store i64 %mul_i5, i6 %dactivations1_addr" [../CCode_backprop/backprop.c:19]   --->   Operation 2336 'store' 'store_ln19' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_115 : Operation 2337 [4/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2337 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 116 <SV = 35> <Delay = 9.17>
ST_116 : Operation 2338 [3/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2338 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 36> <Delay = 9.17>
ST_117 : Operation 2339 [2/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2339 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 37> <Delay = 9.17>
ST_118 : Operation 2340 [1/15] (9.17ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 2340 'dexp' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 38> <Delay = 8.23>
ST_119 : Operation 2341 [5/5] (8.23ns)   --->   "%add_i6 = dadd i64 %tmp, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 2341 'dadd' 'add_i6' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 39> <Delay = 8.23>
ST_120 : Operation 2342 [4/5] (8.23ns)   --->   "%add_i6 = dadd i64 %tmp, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 2342 'dadd' 'add_i6' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 40> <Delay = 8.23>
ST_121 : Operation 2343 [3/5] (8.23ns)   --->   "%add_i6 = dadd i64 %tmp, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 2343 'dadd' 'add_i6' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 41> <Delay = 8.23>
ST_122 : Operation 2344 [2/5] (8.23ns)   --->   "%add_i6 = dadd i64 %tmp, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 2344 'dadd' 'add_i6' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 42> <Delay = 8.23>
ST_123 : Operation 2345 [1/5] (8.23ns)   --->   "%add_i6 = dadd i64 %tmp, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 2345 'dadd' 'add_i6' <Predicate = (!icmp_ln18)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 43> <Delay = 8.62>
ST_124 : Operation 2346 [31/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2346 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 44> <Delay = 8.62>
ST_125 : Operation 2347 [30/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2347 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 45> <Delay = 8.62>
ST_126 : Operation 2348 [29/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2348 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 46> <Delay = 8.62>
ST_127 : Operation 2349 [28/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2349 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 47> <Delay = 8.62>
ST_128 : Operation 2350 [27/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2350 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 48> <Delay = 8.62>
ST_129 : Operation 2351 [26/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2351 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 49> <Delay = 8.62>
ST_130 : Operation 2352 [25/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2352 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 50> <Delay = 8.62>
ST_131 : Operation 2353 [24/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2353 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 51> <Delay = 8.62>
ST_132 : Operation 2354 [23/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2354 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 52> <Delay = 8.62>
ST_133 : Operation 2355 [22/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2355 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 53> <Delay = 8.62>
ST_134 : Operation 2356 [21/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2356 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 54> <Delay = 8.62>
ST_135 : Operation 2357 [20/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2357 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 55> <Delay = 8.62>
ST_136 : Operation 2358 [19/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2358 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 56> <Delay = 8.62>
ST_137 : Operation 2359 [18/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2359 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 57> <Delay = 8.62>
ST_138 : Operation 2360 [17/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2360 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 58> <Delay = 8.62>
ST_139 : Operation 2361 [16/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2361 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 59> <Delay = 8.62>
ST_140 : Operation 2362 [15/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2362 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 60> <Delay = 8.62>
ST_141 : Operation 2363 [14/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2363 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 61> <Delay = 8.62>
ST_142 : Operation 2364 [13/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2364 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 62> <Delay = 8.62>
ST_143 : Operation 2365 [12/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2365 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 63> <Delay = 8.62>
ST_144 : Operation 2366 [11/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2366 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 64> <Delay = 8.62>
ST_145 : Operation 2367 [10/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2367 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 65> <Delay = 8.62>
ST_146 : Operation 2368 [9/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2368 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 66> <Delay = 8.62>
ST_147 : Operation 2369 [8/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2369 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 67> <Delay = 8.62>
ST_148 : Operation 2370 [7/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2370 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 68> <Delay = 8.62>
ST_149 : Operation 2371 [6/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2371 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 69> <Delay = 8.62>
ST_150 : Operation 2372 [5/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2372 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 70> <Delay = 8.62>
ST_151 : Operation 2373 [4/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2373 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 71> <Delay = 8.62>
ST_152 : Operation 2374 [3/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2374 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 72> <Delay = 8.62>
ST_153 : Operation 2375 [2/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2375 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 73> <Delay = 8.62>
ST_154 : Operation 2376 [1/31] (8.62ns)   --->   "%div_i = ddiv i64 1, i64 %add_i6" [../CCode_backprop/backprop.c:20]   --->   Operation 2376 'ddiv' 'div_i' <Predicate = (!icmp_ln18)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 74> <Delay = 3.25>
ST_155 : Operation 2377 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../CCode_backprop/backprop.c:17]   --->   Operation 2377 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_155 : Operation 2378 [1/1] (3.25ns)   --->   "%store_ln20 = store i64 %div_i, i6 %activations1_addr_67" [../CCode_backprop/backprop.c:20]   --->   Operation 2378 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_155 : Operation 2379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_input_layer.exit"   --->   Operation 2379 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 156 <SV = 22> <Delay = 3.25>
ST_156 : Operation 2380 [2/2] (3.25ns)   --->   "%activations1_load = load i6 %activations1_addr" [../CCode_backprop/backprop.c:55]   --->   Operation 2380 'load' 'activations1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_156 : Operation 2381 [2/2] (3.25ns)   --->   "%activations1_load_1 = load i6 %activations1_addr_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2381 'load' 'activations1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 157 <SV = 23> <Delay = 3.25>
ST_157 : Operation 2382 [1/2] (3.25ns)   --->   "%activations1_load = load i6 %activations1_addr" [../CCode_backprop/backprop.c:55]   --->   Operation 2382 'load' 'activations1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_157 : Operation 2383 [1/2] (3.25ns)   --->   "%activations1_load_1 = load i6 %activations1_addr_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2383 'load' 'activations1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_157 : Operation 2384 [2/2] (3.25ns)   --->   "%activations1_load_2 = load i6 %activations1_addr_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2384 'load' 'activations1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_157 : Operation 2385 [2/2] (3.25ns)   --->   "%activations1_load_3 = load i6 %activations1_addr_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2385 'load' 'activations1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 158 <SV = 24> <Delay = 3.25>
ST_158 : Operation 2386 [1/2] (3.25ns)   --->   "%activations1_load_2 = load i6 %activations1_addr_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2386 'load' 'activations1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_158 : Operation 2387 [1/2] (3.25ns)   --->   "%activations1_load_3 = load i6 %activations1_addr_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2387 'load' 'activations1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_158 : Operation 2388 [2/2] (3.25ns)   --->   "%activations1_load_4 = load i6 %activations1_addr_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2388 'load' 'activations1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_158 : Operation 2389 [2/2] (3.25ns)   --->   "%activations1_load_5 = load i6 %activations1_addr_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2389 'load' 'activations1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 159 <SV = 25> <Delay = 3.25>
ST_159 : Operation 2390 [1/2] (3.25ns)   --->   "%activations1_load_4 = load i6 %activations1_addr_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2390 'load' 'activations1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_159 : Operation 2391 [1/2] (3.25ns)   --->   "%activations1_load_5 = load i6 %activations1_addr_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2391 'load' 'activations1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_159 : Operation 2392 [2/2] (3.25ns)   --->   "%activations1_load_6 = load i6 %activations1_addr_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2392 'load' 'activations1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_159 : Operation 2393 [2/2] (3.25ns)   --->   "%activations1_load_7 = load i6 %activations1_addr_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2393 'load' 'activations1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 160 <SV = 26> <Delay = 3.25>
ST_160 : Operation 2394 [1/2] (3.25ns)   --->   "%activations1_load_6 = load i6 %activations1_addr_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2394 'load' 'activations1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_160 : Operation 2395 [1/2] (3.25ns)   --->   "%activations1_load_7 = load i6 %activations1_addr_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2395 'load' 'activations1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_160 : Operation 2396 [2/2] (3.25ns)   --->   "%activations1_load_8 = load i6 %activations1_addr_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2396 'load' 'activations1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_160 : Operation 2397 [2/2] (3.25ns)   --->   "%activations1_load_9 = load i6 %activations1_addr_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2397 'load' 'activations1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 161 <SV = 27> <Delay = 3.25>
ST_161 : Operation 2398 [1/2] (3.25ns)   --->   "%activations1_load_8 = load i6 %activations1_addr_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2398 'load' 'activations1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_161 : Operation 2399 [1/2] (3.25ns)   --->   "%activations1_load_9 = load i6 %activations1_addr_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2399 'load' 'activations1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_161 : Operation 2400 [2/2] (3.25ns)   --->   "%activations1_load_10 = load i6 %activations1_addr_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2400 'load' 'activations1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_161 : Operation 2401 [2/2] (3.25ns)   --->   "%activations1_load_11 = load i6 %activations1_addr_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2401 'load' 'activations1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 162 <SV = 28> <Delay = 3.25>
ST_162 : Operation 2402 [1/2] (3.25ns)   --->   "%activations1_load_10 = load i6 %activations1_addr_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2402 'load' 'activations1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_162 : Operation 2403 [1/2] (3.25ns)   --->   "%activations1_load_11 = load i6 %activations1_addr_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2403 'load' 'activations1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_162 : Operation 2404 [2/2] (3.25ns)   --->   "%activations1_load_12 = load i6 %activations1_addr_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2404 'load' 'activations1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_162 : Operation 2405 [2/2] (3.25ns)   --->   "%activations1_load_13 = load i6 %activations1_addr_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2405 'load' 'activations1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 163 <SV = 29> <Delay = 3.25>
ST_163 : Operation 2406 [1/2] (3.25ns)   --->   "%activations1_load_12 = load i6 %activations1_addr_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2406 'load' 'activations1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_163 : Operation 2407 [1/2] (3.25ns)   --->   "%activations1_load_13 = load i6 %activations1_addr_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2407 'load' 'activations1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_163 : Operation 2408 [2/2] (3.25ns)   --->   "%activations1_load_14 = load i6 %activations1_addr_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2408 'load' 'activations1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_163 : Operation 2409 [2/2] (3.25ns)   --->   "%activations1_load_15 = load i6 %activations1_addr_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2409 'load' 'activations1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 164 <SV = 30> <Delay = 3.25>
ST_164 : Operation 2410 [1/2] (3.25ns)   --->   "%activations1_load_14 = load i6 %activations1_addr_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2410 'load' 'activations1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_164 : Operation 2411 [1/2] (3.25ns)   --->   "%activations1_load_15 = load i6 %activations1_addr_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2411 'load' 'activations1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_164 : Operation 2412 [2/2] (3.25ns)   --->   "%activations1_load_16 = load i6 %activations1_addr_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2412 'load' 'activations1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_164 : Operation 2413 [2/2] (3.25ns)   --->   "%activations1_load_17 = load i6 %activations1_addr_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2413 'load' 'activations1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 165 <SV = 31> <Delay = 3.25>
ST_165 : Operation 2414 [1/2] (3.25ns)   --->   "%activations1_load_16 = load i6 %activations1_addr_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2414 'load' 'activations1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_165 : Operation 2415 [1/2] (3.25ns)   --->   "%activations1_load_17 = load i6 %activations1_addr_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2415 'load' 'activations1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_165 : Operation 2416 [2/2] (3.25ns)   --->   "%activations1_load_18 = load i6 %activations1_addr_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2416 'load' 'activations1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_165 : Operation 2417 [2/2] (3.25ns)   --->   "%activations1_load_19 = load i6 %activations1_addr_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2417 'load' 'activations1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 166 <SV = 32> <Delay = 3.25>
ST_166 : Operation 2418 [1/2] (3.25ns)   --->   "%activations1_load_18 = load i6 %activations1_addr_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2418 'load' 'activations1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_166 : Operation 2419 [1/2] (3.25ns)   --->   "%activations1_load_19 = load i6 %activations1_addr_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2419 'load' 'activations1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_166 : Operation 2420 [2/2] (3.25ns)   --->   "%activations1_load_20 = load i6 %activations1_addr_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2420 'load' 'activations1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_166 : Operation 2421 [2/2] (3.25ns)   --->   "%activations1_load_21 = load i6 %activations1_addr_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2421 'load' 'activations1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 167 <SV = 33> <Delay = 3.25>
ST_167 : Operation 2422 [1/2] (3.25ns)   --->   "%activations1_load_20 = load i6 %activations1_addr_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2422 'load' 'activations1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_167 : Operation 2423 [1/2] (3.25ns)   --->   "%activations1_load_21 = load i6 %activations1_addr_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2423 'load' 'activations1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_167 : Operation 2424 [2/2] (3.25ns)   --->   "%activations1_load_22 = load i6 %activations1_addr_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2424 'load' 'activations1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_167 : Operation 2425 [2/2] (3.25ns)   --->   "%activations1_load_23 = load i6 %activations1_addr_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2425 'load' 'activations1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 168 <SV = 34> <Delay = 3.25>
ST_168 : Operation 2426 [1/2] (3.25ns)   --->   "%activations1_load_22 = load i6 %activations1_addr_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2426 'load' 'activations1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_168 : Operation 2427 [1/2] (3.25ns)   --->   "%activations1_load_23 = load i6 %activations1_addr_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2427 'load' 'activations1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_168 : Operation 2428 [2/2] (3.25ns)   --->   "%activations1_load_24 = load i6 %activations1_addr_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2428 'load' 'activations1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_168 : Operation 2429 [2/2] (3.25ns)   --->   "%activations1_load_25 = load i6 %activations1_addr_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2429 'load' 'activations1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 169 <SV = 35> <Delay = 3.25>
ST_169 : Operation 2430 [1/2] (3.25ns)   --->   "%activations1_load_24 = load i6 %activations1_addr_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2430 'load' 'activations1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_169 : Operation 2431 [1/2] (3.25ns)   --->   "%activations1_load_25 = load i6 %activations1_addr_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2431 'load' 'activations1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_169 : Operation 2432 [2/2] (3.25ns)   --->   "%activations1_load_26 = load i6 %activations1_addr_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2432 'load' 'activations1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_169 : Operation 2433 [2/2] (3.25ns)   --->   "%activations1_load_27 = load i6 %activations1_addr_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2433 'load' 'activations1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 170 <SV = 36> <Delay = 3.25>
ST_170 : Operation 2434 [1/2] (3.25ns)   --->   "%activations1_load_26 = load i6 %activations1_addr_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2434 'load' 'activations1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 2435 [1/2] (3.25ns)   --->   "%activations1_load_27 = load i6 %activations1_addr_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2435 'load' 'activations1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 2436 [2/2] (3.25ns)   --->   "%activations1_load_28 = load i6 %activations1_addr_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2436 'load' 'activations1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_170 : Operation 2437 [2/2] (3.25ns)   --->   "%activations1_load_29 = load i6 %activations1_addr_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2437 'load' 'activations1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 171 <SV = 37> <Delay = 3.25>
ST_171 : Operation 2438 [1/2] (3.25ns)   --->   "%activations1_load_28 = load i6 %activations1_addr_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2438 'load' 'activations1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_171 : Operation 2439 [1/2] (3.25ns)   --->   "%activations1_load_29 = load i6 %activations1_addr_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2439 'load' 'activations1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_171 : Operation 2440 [2/2] (3.25ns)   --->   "%activations1_load_30 = load i6 %activations1_addr_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2440 'load' 'activations1_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_171 : Operation 2441 [2/2] (3.25ns)   --->   "%activations1_load_31 = load i6 %activations1_addr_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2441 'load' 'activations1_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 172 <SV = 38> <Delay = 3.25>
ST_172 : Operation 2442 [1/2] (3.25ns)   --->   "%activations1_load_30 = load i6 %activations1_addr_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2442 'load' 'activations1_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_172 : Operation 2443 [1/2] (3.25ns)   --->   "%activations1_load_31 = load i6 %activations1_addr_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2443 'load' 'activations1_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_172 : Operation 2444 [2/2] (3.25ns)   --->   "%activations1_load_32 = load i6 %activations1_addr_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2444 'load' 'activations1_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_172 : Operation 2445 [2/2] (3.25ns)   --->   "%activations1_load_33 = load i6 %activations1_addr_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2445 'load' 'activations1_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 173 <SV = 39> <Delay = 3.25>
ST_173 : Operation 2446 [1/2] (3.25ns)   --->   "%activations1_load_32 = load i6 %activations1_addr_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2446 'load' 'activations1_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_173 : Operation 2447 [1/2] (3.25ns)   --->   "%activations1_load_33 = load i6 %activations1_addr_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2447 'load' 'activations1_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_173 : Operation 2448 [2/2] (3.25ns)   --->   "%activations1_load_34 = load i6 %activations1_addr_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2448 'load' 'activations1_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_173 : Operation 2449 [2/2] (3.25ns)   --->   "%activations1_load_35 = load i6 %activations1_addr_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2449 'load' 'activations1_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 174 <SV = 40> <Delay = 3.25>
ST_174 : Operation 2450 [1/2] (3.25ns)   --->   "%activations1_load_34 = load i6 %activations1_addr_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2450 'load' 'activations1_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_174 : Operation 2451 [1/2] (3.25ns)   --->   "%activations1_load_35 = load i6 %activations1_addr_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2451 'load' 'activations1_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_174 : Operation 2452 [2/2] (3.25ns)   --->   "%activations1_load_36 = load i6 %activations1_addr_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2452 'load' 'activations1_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_174 : Operation 2453 [2/2] (3.25ns)   --->   "%activations1_load_37 = load i6 %activations1_addr_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2453 'load' 'activations1_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 175 <SV = 41> <Delay = 3.25>
ST_175 : Operation 2454 [1/2] (3.25ns)   --->   "%activations1_load_36 = load i6 %activations1_addr_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2454 'load' 'activations1_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_175 : Operation 2455 [1/2] (3.25ns)   --->   "%activations1_load_37 = load i6 %activations1_addr_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2455 'load' 'activations1_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_175 : Operation 2456 [2/2] (3.25ns)   --->   "%activations1_load_38 = load i6 %activations1_addr_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2456 'load' 'activations1_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_175 : Operation 2457 [2/2] (3.25ns)   --->   "%activations1_load_39 = load i6 %activations1_addr_39" [../CCode_backprop/backprop.c:55]   --->   Operation 2457 'load' 'activations1_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 176 <SV = 42> <Delay = 3.25>
ST_176 : Operation 2458 [1/2] (3.25ns)   --->   "%activations1_load_38 = load i6 %activations1_addr_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2458 'load' 'activations1_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_176 : Operation 2459 [1/2] (3.25ns)   --->   "%activations1_load_39 = load i6 %activations1_addr_39" [../CCode_backprop/backprop.c:55]   --->   Operation 2459 'load' 'activations1_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_176 : Operation 2460 [2/2] (3.25ns)   --->   "%activations1_load_40 = load i6 %activations1_addr_40" [../CCode_backprop/backprop.c:55]   --->   Operation 2460 'load' 'activations1_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_176 : Operation 2461 [2/2] (3.25ns)   --->   "%activations1_load_41 = load i6 %activations1_addr_41" [../CCode_backprop/backprop.c:55]   --->   Operation 2461 'load' 'activations1_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 177 <SV = 43> <Delay = 3.25>
ST_177 : Operation 2462 [1/2] (3.25ns)   --->   "%activations1_load_40 = load i6 %activations1_addr_40" [../CCode_backprop/backprop.c:55]   --->   Operation 2462 'load' 'activations1_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_177 : Operation 2463 [1/2] (3.25ns)   --->   "%activations1_load_41 = load i6 %activations1_addr_41" [../CCode_backprop/backprop.c:55]   --->   Operation 2463 'load' 'activations1_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_177 : Operation 2464 [2/2] (3.25ns)   --->   "%activations1_load_42 = load i6 %activations1_addr_42" [../CCode_backprop/backprop.c:55]   --->   Operation 2464 'load' 'activations1_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_177 : Operation 2465 [2/2] (3.25ns)   --->   "%activations1_load_43 = load i6 %activations1_addr_43" [../CCode_backprop/backprop.c:55]   --->   Operation 2465 'load' 'activations1_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 178 <SV = 44> <Delay = 3.25>
ST_178 : Operation 2466 [1/2] (3.25ns)   --->   "%activations1_load_42 = load i6 %activations1_addr_42" [../CCode_backprop/backprop.c:55]   --->   Operation 2466 'load' 'activations1_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_178 : Operation 2467 [1/2] (3.25ns)   --->   "%activations1_load_43 = load i6 %activations1_addr_43" [../CCode_backprop/backprop.c:55]   --->   Operation 2467 'load' 'activations1_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_178 : Operation 2468 [2/2] (3.25ns)   --->   "%activations1_load_44 = load i6 %activations1_addr_44" [../CCode_backprop/backprop.c:55]   --->   Operation 2468 'load' 'activations1_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_178 : Operation 2469 [2/2] (3.25ns)   --->   "%activations1_load_45 = load i6 %activations1_addr_45" [../CCode_backprop/backprop.c:55]   --->   Operation 2469 'load' 'activations1_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 179 <SV = 45> <Delay = 3.25>
ST_179 : Operation 2470 [1/2] (3.25ns)   --->   "%activations1_load_44 = load i6 %activations1_addr_44" [../CCode_backprop/backprop.c:55]   --->   Operation 2470 'load' 'activations1_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_179 : Operation 2471 [1/2] (3.25ns)   --->   "%activations1_load_45 = load i6 %activations1_addr_45" [../CCode_backprop/backprop.c:55]   --->   Operation 2471 'load' 'activations1_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_179 : Operation 2472 [2/2] (3.25ns)   --->   "%activations1_load_46 = load i6 %activations1_addr_46" [../CCode_backprop/backprop.c:55]   --->   Operation 2472 'load' 'activations1_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_179 : Operation 2473 [2/2] (3.25ns)   --->   "%activations1_load_47 = load i6 %activations1_addr_47" [../CCode_backprop/backprop.c:55]   --->   Operation 2473 'load' 'activations1_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 180 <SV = 46> <Delay = 3.25>
ST_180 : Operation 2474 [1/2] (3.25ns)   --->   "%activations1_load_46 = load i6 %activations1_addr_46" [../CCode_backprop/backprop.c:55]   --->   Operation 2474 'load' 'activations1_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_180 : Operation 2475 [1/2] (3.25ns)   --->   "%activations1_load_47 = load i6 %activations1_addr_47" [../CCode_backprop/backprop.c:55]   --->   Operation 2475 'load' 'activations1_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_180 : Operation 2476 [2/2] (3.25ns)   --->   "%activations1_load_48 = load i6 %activations1_addr_48" [../CCode_backprop/backprop.c:55]   --->   Operation 2476 'load' 'activations1_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_180 : Operation 2477 [2/2] (3.25ns)   --->   "%activations1_load_49 = load i6 %activations1_addr_49" [../CCode_backprop/backprop.c:55]   --->   Operation 2477 'load' 'activations1_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 181 <SV = 47> <Delay = 3.25>
ST_181 : Operation 2478 [1/2] (3.25ns)   --->   "%activations1_load_48 = load i6 %activations1_addr_48" [../CCode_backprop/backprop.c:55]   --->   Operation 2478 'load' 'activations1_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_181 : Operation 2479 [1/2] (3.25ns)   --->   "%activations1_load_49 = load i6 %activations1_addr_49" [../CCode_backprop/backprop.c:55]   --->   Operation 2479 'load' 'activations1_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_181 : Operation 2480 [2/2] (3.25ns)   --->   "%activations1_load_50 = load i6 %activations1_addr_50" [../CCode_backprop/backprop.c:55]   --->   Operation 2480 'load' 'activations1_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_181 : Operation 2481 [2/2] (3.25ns)   --->   "%activations1_load_51 = load i6 %activations1_addr_51" [../CCode_backprop/backprop.c:55]   --->   Operation 2481 'load' 'activations1_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 182 <SV = 48> <Delay = 3.25>
ST_182 : Operation 2482 [1/2] (3.25ns)   --->   "%activations1_load_50 = load i6 %activations1_addr_50" [../CCode_backprop/backprop.c:55]   --->   Operation 2482 'load' 'activations1_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_182 : Operation 2483 [1/2] (3.25ns)   --->   "%activations1_load_51 = load i6 %activations1_addr_51" [../CCode_backprop/backprop.c:55]   --->   Operation 2483 'load' 'activations1_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_182 : Operation 2484 [2/2] (3.25ns)   --->   "%activations1_load_52 = load i6 %activations1_addr_52" [../CCode_backprop/backprop.c:55]   --->   Operation 2484 'load' 'activations1_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_182 : Operation 2485 [2/2] (3.25ns)   --->   "%activations1_load_53 = load i6 %activations1_addr_53" [../CCode_backprop/backprop.c:55]   --->   Operation 2485 'load' 'activations1_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 183 <SV = 49> <Delay = 3.25>
ST_183 : Operation 2486 [1/2] (3.25ns)   --->   "%activations1_load_52 = load i6 %activations1_addr_52" [../CCode_backprop/backprop.c:55]   --->   Operation 2486 'load' 'activations1_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_183 : Operation 2487 [1/2] (3.25ns)   --->   "%activations1_load_53 = load i6 %activations1_addr_53" [../CCode_backprop/backprop.c:55]   --->   Operation 2487 'load' 'activations1_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_183 : Operation 2488 [2/2] (3.25ns)   --->   "%activations1_load_54 = load i6 %activations1_addr_54" [../CCode_backprop/backprop.c:55]   --->   Operation 2488 'load' 'activations1_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_183 : Operation 2489 [2/2] (3.25ns)   --->   "%activations1_load_55 = load i6 %activations1_addr_55" [../CCode_backprop/backprop.c:55]   --->   Operation 2489 'load' 'activations1_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 184 <SV = 50> <Delay = 3.25>
ST_184 : Operation 2490 [1/2] (3.25ns)   --->   "%activations1_load_54 = load i6 %activations1_addr_54" [../CCode_backprop/backprop.c:55]   --->   Operation 2490 'load' 'activations1_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_184 : Operation 2491 [1/2] (3.25ns)   --->   "%activations1_load_55 = load i6 %activations1_addr_55" [../CCode_backprop/backprop.c:55]   --->   Operation 2491 'load' 'activations1_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_184 : Operation 2492 [2/2] (3.25ns)   --->   "%activations1_load_56 = load i6 %activations1_addr_56" [../CCode_backprop/backprop.c:55]   --->   Operation 2492 'load' 'activations1_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_184 : Operation 2493 [2/2] (3.25ns)   --->   "%activations1_load_57 = load i6 %activations1_addr_57" [../CCode_backprop/backprop.c:55]   --->   Operation 2493 'load' 'activations1_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 185 <SV = 51> <Delay = 3.25>
ST_185 : Operation 2494 [1/2] (3.25ns)   --->   "%activations1_load_56 = load i6 %activations1_addr_56" [../CCode_backprop/backprop.c:55]   --->   Operation 2494 'load' 'activations1_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_185 : Operation 2495 [1/2] (3.25ns)   --->   "%activations1_load_57 = load i6 %activations1_addr_57" [../CCode_backprop/backprop.c:55]   --->   Operation 2495 'load' 'activations1_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_185 : Operation 2496 [2/2] (3.25ns)   --->   "%activations1_load_58 = load i6 %activations1_addr_58" [../CCode_backprop/backprop.c:55]   --->   Operation 2496 'load' 'activations1_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_185 : Operation 2497 [2/2] (3.25ns)   --->   "%activations1_load_59 = load i6 %activations1_addr_59" [../CCode_backprop/backprop.c:55]   --->   Operation 2497 'load' 'activations1_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 186 <SV = 52> <Delay = 3.25>
ST_186 : Operation 2498 [1/2] (3.25ns)   --->   "%activations1_load_58 = load i6 %activations1_addr_58" [../CCode_backprop/backprop.c:55]   --->   Operation 2498 'load' 'activations1_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 2499 [1/2] (3.25ns)   --->   "%activations1_load_59 = load i6 %activations1_addr_59" [../CCode_backprop/backprop.c:55]   --->   Operation 2499 'load' 'activations1_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 2500 [2/2] (3.25ns)   --->   "%activations1_load_60 = load i6 %activations1_addr_60" [../CCode_backprop/backprop.c:55]   --->   Operation 2500 'load' 'activations1_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_186 : Operation 2501 [2/2] (3.25ns)   --->   "%activations1_load_61 = load i6 %activations1_addr_61" [../CCode_backprop/backprop.c:55]   --->   Operation 2501 'load' 'activations1_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 187 <SV = 53> <Delay = 3.25>
ST_187 : Operation 2502 [1/2] (3.25ns)   --->   "%activations1_load_60 = load i6 %activations1_addr_60" [../CCode_backprop/backprop.c:55]   --->   Operation 2502 'load' 'activations1_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_187 : Operation 2503 [1/2] (3.25ns)   --->   "%activations1_load_61 = load i6 %activations1_addr_61" [../CCode_backprop/backprop.c:55]   --->   Operation 2503 'load' 'activations1_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_187 : Operation 2504 [2/2] (3.25ns)   --->   "%activations1_load_62 = load i6 %activations1_addr_62" [../CCode_backprop/backprop.c:55]   --->   Operation 2504 'load' 'activations1_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_187 : Operation 2505 [2/2] (3.25ns)   --->   "%activations1_load_63 = load i6 %activations1_addr_63" [../CCode_backprop/backprop.c:55]   --->   Operation 2505 'load' 'activations1_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 188 <SV = 54> <Delay = 3.25>
ST_188 : Operation 2506 [1/2] (3.25ns)   --->   "%activations1_load_62 = load i6 %activations1_addr_62" [../CCode_backprop/backprop.c:55]   --->   Operation 2506 'load' 'activations1_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_188 : Operation 2507 [1/2] (3.25ns)   --->   "%activations1_load_63 = load i6 %activations1_addr_63" [../CCode_backprop/backprop.c:55]   --->   Operation 2507 'load' 'activations1_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_188 : Operation 2508 [1/1] (1.58ns)   --->   "%br_ln0 = br void %RELU.exit"   --->   Operation 2508 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 189 <SV = 55> <Delay = 3.25>
ST_189 : Operation 2509 [1/1] (0.00ns)   --->   "%i_14 = phi i7 %add_ln52, void %.split12, i7 0, void %RELU.exit.preheader" [../CCode_backprop/backprop.c:52]   --->   Operation 2509 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2510 [1/1] (1.87ns)   --->   "%add_ln52 = add i7 %i_14, i7 1" [../CCode_backprop/backprop.c:52]   --->   Operation 2510 'add' 'add_ln52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2511 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 2511 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2512 [1/1] (1.48ns)   --->   "%icmp_ln52 = icmp_eq  i7 %i_14, i7 64" [../CCode_backprop/backprop.c:52]   --->   Operation 2512 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 2513 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 2513 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2514 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split12, void %.preheader2.preheader" [../CCode_backprop/backprop.c:52]   --->   Operation 2514 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 2515 [1/1] (0.00ns)   --->   "%empty_76 = trunc i7 %i_14" [../CCode_backprop/backprop.c:52]   --->   Operation 2515 'trunc' 'empty_76' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_189 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_76, i6 0" [../CCode_backprop/backprop.c:52]   --->   Operation 2516 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_189 : Operation 2517 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i12 %tmp_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2517 'zext' 'zext_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_189 : Operation 2518 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln55" [../CCode_backprop/backprop.c:55]   --->   Operation 2518 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_189 : Operation 2519 [2/2] (3.25ns)   --->   "%weights2_load = load i12 %weights2_addr" [../CCode_backprop/backprop.c:55]   --->   Operation 2519 'load' 'weights2_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 190 <SV = 56> <Delay = 3.25>
ST_190 : Operation 2520 [1/2] (3.25ns)   --->   "%weights2_load = load i12 %weights2_addr" [../CCode_backprop/backprop.c:55]   --->   Operation 2520 'load' 'weights2_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_190 : Operation 2521 [1/1] (0.00ns)   --->   "%or_ln55 = or i12 %tmp_10, i12 1" [../CCode_backprop/backprop.c:55]   --->   Operation 2521 'or' 'or_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_190 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i12 %or_ln55" [../CCode_backprop/backprop.c:55]   --->   Operation 2522 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_190 : Operation 2523 [1/1] (0.00ns)   --->   "%weights2_addr_1 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2523 'getelementptr' 'weights2_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_190 : Operation 2524 [2/2] (3.25ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2524 'load' 'weights2_load_1' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 191 <SV = 57> <Delay = 7.78>
ST_191 : Operation 2525 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %weights2_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2525 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_191 : Operation 2526 [6/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2526 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2527 [1/2] (3.25ns)   --->   "%weights2_load_1 = load i12 %weights2_addr_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2527 'load' 'weights2_load_1' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_191 : Operation 2528 [1/1] (0.00ns)   --->   "%or_ln55_1 = or i12 %tmp_10, i12 2" [../CCode_backprop/backprop.c:55]   --->   Operation 2528 'or' 'or_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_191 : Operation 2529 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i12 %or_ln55_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2529 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_191 : Operation 2530 [1/1] (0.00ns)   --->   "%weights2_addr_2 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2530 'getelementptr' 'weights2_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_191 : Operation 2531 [2/2] (3.25ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2531 'load' 'weights2_load_2' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 192 <SV = 58> <Delay = 7.78>
ST_192 : Operation 2532 [5/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2532 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2533 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %weights2_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2533 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_192 : Operation 2534 [6/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2534 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2535 [1/2] (3.25ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2535 'load' 'weights2_load_2' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_192 : Operation 2536 [1/1] (0.00ns)   --->   "%or_ln55_2 = or i12 %tmp_10, i12 3" [../CCode_backprop/backprop.c:55]   --->   Operation 2536 'or' 'or_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_192 : Operation 2537 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i12 %or_ln55_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2537 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_192 : Operation 2538 [1/1] (0.00ns)   --->   "%weights2_addr_3 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2538 'getelementptr' 'weights2_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_192 : Operation 2539 [2/2] (3.25ns)   --->   "%weights2_load_3 = load i12 %weights2_addr_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2539 'load' 'weights2_load_3' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 193 <SV = 59> <Delay = 7.78>
ST_193 : Operation 2540 [4/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2540 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2541 [5/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2541 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2542 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i64 %weights2_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2542 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_193 : Operation 2543 [6/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2543 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 2544 [1/2] (3.25ns)   --->   "%weights2_load_3 = load i12 %weights2_addr_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2544 'load' 'weights2_load_3' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_193 : Operation 2545 [1/1] (0.00ns)   --->   "%or_ln55_3 = or i12 %tmp_10, i12 4" [../CCode_backprop/backprop.c:55]   --->   Operation 2545 'or' 'or_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_193 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i12 %or_ln55_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2546 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_193 : Operation 2547 [1/1] (0.00ns)   --->   "%weights2_addr_4 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2547 'getelementptr' 'weights2_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_193 : Operation 2548 [2/2] (3.25ns)   --->   "%weights2_load_4 = load i12 %weights2_addr_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2548 'load' 'weights2_load_4' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 194 <SV = 60> <Delay = 7.78>
ST_194 : Operation 2549 [3/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2549 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2550 [4/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2550 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2551 [5/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2551 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2552 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i64 %weights2_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2552 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_194 : Operation 2553 [6/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2553 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 2554 [1/2] (3.25ns)   --->   "%weights2_load_4 = load i12 %weights2_addr_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2554 'load' 'weights2_load_4' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_194 : Operation 2555 [1/1] (0.00ns)   --->   "%or_ln55_4 = or i12 %tmp_10, i12 5" [../CCode_backprop/backprop.c:55]   --->   Operation 2555 'or' 'or_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_194 : Operation 2556 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i12 %or_ln55_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2556 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_194 : Operation 2557 [1/1] (0.00ns)   --->   "%weights2_addr_5 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2557 'getelementptr' 'weights2_addr_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_194 : Operation 2558 [2/2] (3.25ns)   --->   "%weights2_load_5 = load i12 %weights2_addr_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2558 'load' 'weights2_load_5' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 195 <SV = 61> <Delay = 7.78>
ST_195 : Operation 2559 [2/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2559 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2560 [3/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2560 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2561 [4/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2561 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2562 [5/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2562 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2563 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i64 %weights2_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2563 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_195 : Operation 2564 [6/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2564 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 2565 [1/2] (3.25ns)   --->   "%weights2_load_5 = load i12 %weights2_addr_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2565 'load' 'weights2_load_5' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_195 : Operation 2566 [1/1] (0.00ns)   --->   "%or_ln55_5 = or i12 %tmp_10, i12 6" [../CCode_backprop/backprop.c:55]   --->   Operation 2566 'or' 'or_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_195 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i12 %or_ln55_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2567 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_195 : Operation 2568 [1/1] (0.00ns)   --->   "%weights2_addr_6 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2568 'getelementptr' 'weights2_addr_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_195 : Operation 2569 [2/2] (3.25ns)   --->   "%weights2_load_6 = load i12 %weights2_addr_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2569 'load' 'weights2_load_6' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 196 <SV = 62> <Delay = 7.78>
ST_196 : Operation 2570 [1/6] (7.78ns)   --->   "%mul6_i1 = dmul i64 %bitcast_ln55, i64 %activations1_load" [../CCode_backprop/backprop.c:55]   --->   Operation 2570 'dmul' 'mul6_i1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2571 [2/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2571 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2572 [3/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2572 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2573 [4/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2573 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2574 [5/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2574 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2575 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i64 %weights2_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2575 'bitcast' 'bitcast_ln55_5' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_196 : Operation 2576 [6/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2576 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 2577 [1/2] (3.25ns)   --->   "%weights2_load_6 = load i12 %weights2_addr_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2577 'load' 'weights2_load_6' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_196 : Operation 2578 [1/1] (0.00ns)   --->   "%or_ln55_6 = or i12 %tmp_10, i12 7" [../CCode_backprop/backprop.c:55]   --->   Operation 2578 'or' 'or_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_196 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i12 %or_ln55_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2579 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_196 : Operation 2580 [1/1] (0.00ns)   --->   "%weights2_addr_7 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2580 'getelementptr' 'weights2_addr_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_196 : Operation 2581 [2/2] (3.25ns)   --->   "%weights2_load_7 = load i12 %weights2_addr_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2581 'load' 'weights2_load_7' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 197 <SV = 63> <Delay = 8.23>
ST_197 : Operation 2582 [5/5] (8.23ns)   --->   "%add9_i1 = dadd i64 %mul6_i1, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 2582 'dadd' 'add9_i1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2583 [1/6] (7.78ns)   --->   "%mul6_i1_1 = dmul i64 %bitcast_ln55_1, i64 %activations1_load_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2583 'dmul' 'mul6_i1_1' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2584 [2/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2584 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2585 [3/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2585 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2586 [4/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2586 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2587 [5/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2587 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2588 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i64 %weights2_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2588 'bitcast' 'bitcast_ln55_6' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_197 : Operation 2589 [6/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2589 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2590 [1/2] (3.25ns)   --->   "%weights2_load_7 = load i12 %weights2_addr_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2590 'load' 'weights2_load_7' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_197 : Operation 2591 [1/1] (0.00ns)   --->   "%or_ln55_7 = or i12 %tmp_10, i12 8" [../CCode_backprop/backprop.c:55]   --->   Operation 2591 'or' 'or_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_197 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i12 %or_ln55_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2592 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_197 : Operation 2593 [1/1] (0.00ns)   --->   "%weights2_addr_8 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2593 'getelementptr' 'weights2_addr_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_197 : Operation 2594 [2/2] (3.25ns)   --->   "%weights2_load_8 = load i12 %weights2_addr_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2594 'load' 'weights2_load_8' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 198 <SV = 64> <Delay = 8.23>
ST_198 : Operation 2595 [4/5] (8.23ns)   --->   "%add9_i1 = dadd i64 %mul6_i1, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 2595 'dadd' 'add9_i1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2596 [1/6] (7.78ns)   --->   "%mul6_i1_2 = dmul i64 %bitcast_ln55_2, i64 %activations1_load_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2596 'dmul' 'mul6_i1_2' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2597 [2/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2597 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2598 [3/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2598 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2599 [4/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2599 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2600 [5/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2600 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2601 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i64 %weights2_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2601 'bitcast' 'bitcast_ln55_7' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_198 : Operation 2602 [6/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2602 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2603 [1/2] (3.25ns)   --->   "%weights2_load_8 = load i12 %weights2_addr_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2603 'load' 'weights2_load_8' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_198 : Operation 2604 [1/1] (0.00ns)   --->   "%or_ln55_8 = or i12 %tmp_10, i12 9" [../CCode_backprop/backprop.c:55]   --->   Operation 2604 'or' 'or_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_198 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i12 %or_ln55_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2605 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_198 : Operation 2606 [1/1] (0.00ns)   --->   "%weights2_addr_9 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2606 'getelementptr' 'weights2_addr_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_198 : Operation 2607 [2/2] (3.25ns)   --->   "%weights2_load_9 = load i12 %weights2_addr_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2607 'load' 'weights2_load_9' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 199 <SV = 65> <Delay = 8.23>
ST_199 : Operation 2608 [3/5] (8.23ns)   --->   "%add9_i1 = dadd i64 %mul6_i1, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 2608 'dadd' 'add9_i1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2609 [1/6] (7.78ns)   --->   "%mul6_i1_3 = dmul i64 %bitcast_ln55_3, i64 %activations1_load_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2609 'dmul' 'mul6_i1_3' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2610 [2/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2610 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2611 [3/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2611 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2612 [4/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2612 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2613 [5/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2613 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2614 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i64 %weights2_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2614 'bitcast' 'bitcast_ln55_8' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_199 : Operation 2615 [6/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2615 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 2616 [1/2] (3.25ns)   --->   "%weights2_load_9 = load i12 %weights2_addr_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2616 'load' 'weights2_load_9' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_199 : Operation 2617 [1/1] (0.00ns)   --->   "%or_ln55_9 = or i12 %tmp_10, i12 10" [../CCode_backprop/backprop.c:55]   --->   Operation 2617 'or' 'or_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_199 : Operation 2618 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i12 %or_ln55_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2618 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_199 : Operation 2619 [1/1] (0.00ns)   --->   "%weights2_addr_10 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2619 'getelementptr' 'weights2_addr_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_199 : Operation 2620 [2/2] (3.25ns)   --->   "%weights2_load_10 = load i12 %weights2_addr_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2620 'load' 'weights2_load_10' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 200 <SV = 66> <Delay = 8.23>
ST_200 : Operation 2621 [2/5] (8.23ns)   --->   "%add9_i1 = dadd i64 %mul6_i1, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 2621 'dadd' 'add9_i1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2622 [1/6] (7.78ns)   --->   "%mul6_i1_4 = dmul i64 %bitcast_ln55_4, i64 %activations1_load_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2622 'dmul' 'mul6_i1_4' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2623 [2/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2623 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2624 [3/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2624 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2625 [4/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2625 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2626 [5/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2626 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2627 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i64 %weights2_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2627 'bitcast' 'bitcast_ln55_9' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_200 : Operation 2628 [6/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2628 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 2629 [1/2] (3.25ns)   --->   "%weights2_load_10 = load i12 %weights2_addr_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2629 'load' 'weights2_load_10' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_200 : Operation 2630 [1/1] (0.00ns)   --->   "%or_ln55_10 = or i12 %tmp_10, i12 11" [../CCode_backprop/backprop.c:55]   --->   Operation 2630 'or' 'or_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_200 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i12 %or_ln55_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2631 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_200 : Operation 2632 [1/1] (0.00ns)   --->   "%weights2_addr_11 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2632 'getelementptr' 'weights2_addr_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_200 : Operation 2633 [2/2] (3.25ns)   --->   "%weights2_load_11 = load i12 %weights2_addr_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2633 'load' 'weights2_load_11' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 201 <SV = 67> <Delay = 8.23>
ST_201 : Operation 2634 [1/5] (8.23ns)   --->   "%add9_i1 = dadd i64 %mul6_i1, i64 0" [../CCode_backprop/backprop.c:55]   --->   Operation 2634 'dadd' 'add9_i1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2635 [1/6] (7.78ns)   --->   "%mul6_i1_5 = dmul i64 %bitcast_ln55_5, i64 %activations1_load_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2635 'dmul' 'mul6_i1_5' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2636 [2/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2636 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2637 [3/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2637 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2638 [4/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2638 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2639 [5/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2639 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2640 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i64 %weights2_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2640 'bitcast' 'bitcast_ln55_10' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 2641 [6/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2641 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 2642 [1/2] (3.25ns)   --->   "%weights2_load_11 = load i12 %weights2_addr_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2642 'load' 'weights2_load_11' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_201 : Operation 2643 [1/1] (0.00ns)   --->   "%or_ln55_11 = or i12 %tmp_10, i12 12" [../CCode_backprop/backprop.c:55]   --->   Operation 2643 'or' 'or_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i12 %or_ln55_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2644 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 2645 [1/1] (0.00ns)   --->   "%weights2_addr_12 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2645 'getelementptr' 'weights2_addr_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_201 : Operation 2646 [2/2] (3.25ns)   --->   "%weights2_load_12 = load i12 %weights2_addr_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2646 'load' 'weights2_load_12' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 202 <SV = 68> <Delay = 8.23>
ST_202 : Operation 2647 [5/5] (8.23ns)   --->   "%add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2647 'dadd' 'add9_i1_1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2648 [1/6] (7.78ns)   --->   "%mul6_i1_6 = dmul i64 %bitcast_ln55_6, i64 %activations1_load_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2648 'dmul' 'mul6_i1_6' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2649 [2/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2649 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2650 [3/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2650 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2651 [4/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2651 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2652 [5/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2652 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2653 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i64 %weights2_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2653 'bitcast' 'bitcast_ln55_11' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_202 : Operation 2654 [6/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2654 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 2655 [1/2] (3.25ns)   --->   "%weights2_load_12 = load i12 %weights2_addr_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2655 'load' 'weights2_load_12' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_202 : Operation 2656 [1/1] (0.00ns)   --->   "%or_ln55_12 = or i12 %tmp_10, i12 13" [../CCode_backprop/backprop.c:55]   --->   Operation 2656 'or' 'or_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_202 : Operation 2657 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i12 %or_ln55_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2657 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_202 : Operation 2658 [1/1] (0.00ns)   --->   "%weights2_addr_13 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2658 'getelementptr' 'weights2_addr_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_202 : Operation 2659 [2/2] (3.25ns)   --->   "%weights2_load_13 = load i12 %weights2_addr_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2659 'load' 'weights2_load_13' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 203 <SV = 69> <Delay = 8.23>
ST_203 : Operation 2660 [4/5] (8.23ns)   --->   "%add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2660 'dadd' 'add9_i1_1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2661 [1/6] (7.78ns)   --->   "%mul6_i1_7 = dmul i64 %bitcast_ln55_7, i64 %activations1_load_7" [../CCode_backprop/backprop.c:55]   --->   Operation 2661 'dmul' 'mul6_i1_7' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2662 [2/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2662 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2663 [3/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2663 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2664 [4/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2664 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2665 [5/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2665 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2666 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i64 %weights2_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2666 'bitcast' 'bitcast_ln55_12' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_203 : Operation 2667 [6/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2667 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 2668 [1/2] (3.25ns)   --->   "%weights2_load_13 = load i12 %weights2_addr_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2668 'load' 'weights2_load_13' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_203 : Operation 2669 [1/1] (0.00ns)   --->   "%or_ln55_13 = or i12 %tmp_10, i12 14" [../CCode_backprop/backprop.c:55]   --->   Operation 2669 'or' 'or_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_203 : Operation 2670 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i12 %or_ln55_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2670 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_203 : Operation 2671 [1/1] (0.00ns)   --->   "%weights2_addr_14 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2671 'getelementptr' 'weights2_addr_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_203 : Operation 2672 [2/2] (3.25ns)   --->   "%weights2_load_14 = load i12 %weights2_addr_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2672 'load' 'weights2_load_14' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 204 <SV = 70> <Delay = 8.23>
ST_204 : Operation 2673 [3/5] (8.23ns)   --->   "%add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2673 'dadd' 'add9_i1_1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2674 [1/6] (7.78ns)   --->   "%mul6_i1_8 = dmul i64 %bitcast_ln55_8, i64 %activations1_load_8" [../CCode_backprop/backprop.c:55]   --->   Operation 2674 'dmul' 'mul6_i1_8' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2675 [2/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2675 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2676 [3/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2676 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2677 [4/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2677 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2678 [5/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2678 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2679 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i64 %weights2_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2679 'bitcast' 'bitcast_ln55_13' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 2680 [6/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2680 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 2681 [1/2] (3.25ns)   --->   "%weights2_load_14 = load i12 %weights2_addr_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2681 'load' 'weights2_load_14' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_204 : Operation 2682 [1/1] (0.00ns)   --->   "%or_ln55_14 = or i12 %tmp_10, i12 15" [../CCode_backprop/backprop.c:55]   --->   Operation 2682 'or' 'or_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 2683 [1/1] (0.00ns)   --->   "%zext_ln55_15 = zext i12 %or_ln55_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2683 'zext' 'zext_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 2684 [1/1] (0.00ns)   --->   "%weights2_addr_15 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2684 'getelementptr' 'weights2_addr_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_204 : Operation 2685 [2/2] (3.25ns)   --->   "%weights2_load_15 = load i12 %weights2_addr_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2685 'load' 'weights2_load_15' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 205 <SV = 71> <Delay = 8.23>
ST_205 : Operation 2686 [2/5] (8.23ns)   --->   "%add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2686 'dadd' 'add9_i1_1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2687 [1/6] (7.78ns)   --->   "%mul6_i1_9 = dmul i64 %bitcast_ln55_9, i64 %activations1_load_9" [../CCode_backprop/backprop.c:55]   --->   Operation 2687 'dmul' 'mul6_i1_9' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2688 [2/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2688 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2689 [3/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2689 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2690 [4/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2690 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2691 [5/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2691 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2692 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i64 %weights2_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2692 'bitcast' 'bitcast_ln55_14' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_205 : Operation 2693 [6/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2693 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 2694 [1/2] (3.25ns)   --->   "%weights2_load_15 = load i12 %weights2_addr_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2694 'load' 'weights2_load_15' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_205 : Operation 2695 [1/1] (0.00ns)   --->   "%or_ln55_15 = or i12 %tmp_10, i12 16" [../CCode_backprop/backprop.c:55]   --->   Operation 2695 'or' 'or_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_205 : Operation 2696 [1/1] (0.00ns)   --->   "%zext_ln55_16 = zext i12 %or_ln55_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2696 'zext' 'zext_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_205 : Operation 2697 [1/1] (0.00ns)   --->   "%weights2_addr_16 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2697 'getelementptr' 'weights2_addr_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_205 : Operation 2698 [2/2] (3.25ns)   --->   "%weights2_load_16 = load i12 %weights2_addr_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2698 'load' 'weights2_load_16' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 206 <SV = 72> <Delay = 8.23>
ST_206 : Operation 2699 [1/5] (8.23ns)   --->   "%add9_i1_1 = dadd i64 %add9_i1, i64 %mul6_i1_1" [../CCode_backprop/backprop.c:55]   --->   Operation 2699 'dadd' 'add9_i1_1' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2700 [1/6] (7.78ns)   --->   "%mul6_i1_s = dmul i64 %bitcast_ln55_10, i64 %activations1_load_10" [../CCode_backprop/backprop.c:55]   --->   Operation 2700 'dmul' 'mul6_i1_s' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2701 [2/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2701 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2702 [3/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2702 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2703 [4/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2703 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2704 [5/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2704 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2705 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i64 %weights2_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2705 'bitcast' 'bitcast_ln55_15' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_206 : Operation 2706 [6/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2706 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 2707 [1/2] (3.25ns)   --->   "%weights2_load_16 = load i12 %weights2_addr_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2707 'load' 'weights2_load_16' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_206 : Operation 2708 [1/1] (0.00ns)   --->   "%or_ln55_16 = or i12 %tmp_10, i12 17" [../CCode_backprop/backprop.c:55]   --->   Operation 2708 'or' 'or_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_206 : Operation 2709 [1/1] (0.00ns)   --->   "%zext_ln55_17 = zext i12 %or_ln55_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2709 'zext' 'zext_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_206 : Operation 2710 [1/1] (0.00ns)   --->   "%weights2_addr_17 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2710 'getelementptr' 'weights2_addr_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_206 : Operation 2711 [2/2] (3.25ns)   --->   "%weights2_load_17 = load i12 %weights2_addr_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2711 'load' 'weights2_load_17' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 207 <SV = 73> <Delay = 8.23>
ST_207 : Operation 2712 [5/5] (8.23ns)   --->   "%add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2712 'dadd' 'add9_i1_2' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2713 [1/6] (7.78ns)   --->   "%mul6_i1_10 = dmul i64 %bitcast_ln55_11, i64 %activations1_load_11" [../CCode_backprop/backprop.c:55]   --->   Operation 2713 'dmul' 'mul6_i1_10' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2714 [2/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2714 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2715 [3/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2715 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2716 [4/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2716 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2717 [5/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2717 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2718 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i64 %weights2_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2718 'bitcast' 'bitcast_ln55_16' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_207 : Operation 2719 [6/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2719 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 2720 [1/2] (3.25ns)   --->   "%weights2_load_17 = load i12 %weights2_addr_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2720 'load' 'weights2_load_17' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_207 : Operation 2721 [1/1] (0.00ns)   --->   "%or_ln55_17 = or i12 %tmp_10, i12 18" [../CCode_backprop/backprop.c:55]   --->   Operation 2721 'or' 'or_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_207 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln55_18 = zext i12 %or_ln55_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2722 'zext' 'zext_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_207 : Operation 2723 [1/1] (0.00ns)   --->   "%weights2_addr_18 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2723 'getelementptr' 'weights2_addr_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_207 : Operation 2724 [2/2] (3.25ns)   --->   "%weights2_load_18 = load i12 %weights2_addr_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2724 'load' 'weights2_load_18' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 208 <SV = 74> <Delay = 8.23>
ST_208 : Operation 2725 [4/5] (8.23ns)   --->   "%add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2725 'dadd' 'add9_i1_2' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2726 [1/6] (7.78ns)   --->   "%mul6_i1_11 = dmul i64 %bitcast_ln55_12, i64 %activations1_load_12" [../CCode_backprop/backprop.c:55]   --->   Operation 2726 'dmul' 'mul6_i1_11' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2727 [2/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2727 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2728 [3/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2728 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2729 [4/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2729 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2730 [5/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2730 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2731 [1/1] (0.00ns)   --->   "%bitcast_ln55_17 = bitcast i64 %weights2_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2731 'bitcast' 'bitcast_ln55_17' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_208 : Operation 2732 [6/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2732 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 2733 [1/2] (3.25ns)   --->   "%weights2_load_18 = load i12 %weights2_addr_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2733 'load' 'weights2_load_18' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_208 : Operation 2734 [1/1] (0.00ns)   --->   "%or_ln55_18 = or i12 %tmp_10, i12 19" [../CCode_backprop/backprop.c:55]   --->   Operation 2734 'or' 'or_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_208 : Operation 2735 [1/1] (0.00ns)   --->   "%zext_ln55_19 = zext i12 %or_ln55_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2735 'zext' 'zext_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_208 : Operation 2736 [1/1] (0.00ns)   --->   "%weights2_addr_19 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2736 'getelementptr' 'weights2_addr_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_208 : Operation 2737 [2/2] (3.25ns)   --->   "%weights2_load_19 = load i12 %weights2_addr_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2737 'load' 'weights2_load_19' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 209 <SV = 75> <Delay = 8.23>
ST_209 : Operation 2738 [3/5] (8.23ns)   --->   "%add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2738 'dadd' 'add9_i1_2' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2739 [1/6] (7.78ns)   --->   "%mul6_i1_12 = dmul i64 %bitcast_ln55_13, i64 %activations1_load_13" [../CCode_backprop/backprop.c:55]   --->   Operation 2739 'dmul' 'mul6_i1_12' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2740 [2/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2740 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2741 [3/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2741 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2742 [4/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2742 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2743 [5/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2743 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2744 [1/1] (0.00ns)   --->   "%bitcast_ln55_18 = bitcast i64 %weights2_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2744 'bitcast' 'bitcast_ln55_18' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_209 : Operation 2745 [6/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2745 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 2746 [1/2] (3.25ns)   --->   "%weights2_load_19 = load i12 %weights2_addr_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2746 'load' 'weights2_load_19' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_209 : Operation 2747 [1/1] (0.00ns)   --->   "%or_ln55_19 = or i12 %tmp_10, i12 20" [../CCode_backprop/backprop.c:55]   --->   Operation 2747 'or' 'or_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_209 : Operation 2748 [1/1] (0.00ns)   --->   "%zext_ln55_20 = zext i12 %or_ln55_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2748 'zext' 'zext_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_209 : Operation 2749 [1/1] (0.00ns)   --->   "%weights2_addr_20 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2749 'getelementptr' 'weights2_addr_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_209 : Operation 2750 [2/2] (3.25ns)   --->   "%weights2_load_20 = load i12 %weights2_addr_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2750 'load' 'weights2_load_20' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 210 <SV = 76> <Delay = 8.23>
ST_210 : Operation 2751 [2/5] (8.23ns)   --->   "%add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2751 'dadd' 'add9_i1_2' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2752 [1/6] (7.78ns)   --->   "%mul6_i1_13 = dmul i64 %bitcast_ln55_14, i64 %activations1_load_14" [../CCode_backprop/backprop.c:55]   --->   Operation 2752 'dmul' 'mul6_i1_13' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2753 [2/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2753 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2754 [3/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2754 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2755 [4/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2755 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2756 [5/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2756 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2757 [1/1] (0.00ns)   --->   "%bitcast_ln55_19 = bitcast i64 %weights2_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2757 'bitcast' 'bitcast_ln55_19' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_210 : Operation 2758 [6/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2758 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 2759 [1/2] (3.25ns)   --->   "%weights2_load_20 = load i12 %weights2_addr_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2759 'load' 'weights2_load_20' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_210 : Operation 2760 [1/1] (0.00ns)   --->   "%or_ln55_20 = or i12 %tmp_10, i12 21" [../CCode_backprop/backprop.c:55]   --->   Operation 2760 'or' 'or_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_210 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln55_21 = zext i12 %or_ln55_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2761 'zext' 'zext_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_210 : Operation 2762 [1/1] (0.00ns)   --->   "%weights2_addr_21 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2762 'getelementptr' 'weights2_addr_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_210 : Operation 2763 [2/2] (3.25ns)   --->   "%weights2_load_21 = load i12 %weights2_addr_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2763 'load' 'weights2_load_21' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 211 <SV = 77> <Delay = 8.23>
ST_211 : Operation 2764 [1/5] (8.23ns)   --->   "%add9_i1_2 = dadd i64 %add9_i1_1, i64 %mul6_i1_2" [../CCode_backprop/backprop.c:55]   --->   Operation 2764 'dadd' 'add9_i1_2' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2765 [1/6] (7.78ns)   --->   "%mul6_i1_14 = dmul i64 %bitcast_ln55_15, i64 %activations1_load_15" [../CCode_backprop/backprop.c:55]   --->   Operation 2765 'dmul' 'mul6_i1_14' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2766 [2/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2766 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2767 [3/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2767 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2768 [4/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2768 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2769 [5/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2769 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2770 [1/1] (0.00ns)   --->   "%bitcast_ln55_20 = bitcast i64 %weights2_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2770 'bitcast' 'bitcast_ln55_20' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_211 : Operation 2771 [6/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2771 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 2772 [1/2] (3.25ns)   --->   "%weights2_load_21 = load i12 %weights2_addr_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2772 'load' 'weights2_load_21' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_211 : Operation 2773 [1/1] (0.00ns)   --->   "%or_ln55_21 = or i12 %tmp_10, i12 22" [../CCode_backprop/backprop.c:55]   --->   Operation 2773 'or' 'or_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_211 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln55_22 = zext i12 %or_ln55_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2774 'zext' 'zext_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_211 : Operation 2775 [1/1] (0.00ns)   --->   "%weights2_addr_22 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2775 'getelementptr' 'weights2_addr_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_211 : Operation 2776 [2/2] (3.25ns)   --->   "%weights2_load_22 = load i12 %weights2_addr_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2776 'load' 'weights2_load_22' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 212 <SV = 78> <Delay = 8.23>
ST_212 : Operation 2777 [5/5] (8.23ns)   --->   "%add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2777 'dadd' 'add9_i1_3' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2778 [1/6] (7.78ns)   --->   "%mul6_i1_15 = dmul i64 %bitcast_ln55_16, i64 %activations1_load_16" [../CCode_backprop/backprop.c:55]   --->   Operation 2778 'dmul' 'mul6_i1_15' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2779 [2/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2779 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2780 [3/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2780 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2781 [4/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2781 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2782 [5/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2782 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2783 [1/1] (0.00ns)   --->   "%bitcast_ln55_21 = bitcast i64 %weights2_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2783 'bitcast' 'bitcast_ln55_21' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 2784 [6/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2784 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 2785 [1/2] (3.25ns)   --->   "%weights2_load_22 = load i12 %weights2_addr_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2785 'load' 'weights2_load_22' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_212 : Operation 2786 [1/1] (0.00ns)   --->   "%or_ln55_22 = or i12 %tmp_10, i12 23" [../CCode_backprop/backprop.c:55]   --->   Operation 2786 'or' 'or_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln55_23 = zext i12 %or_ln55_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2787 'zext' 'zext_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 2788 [1/1] (0.00ns)   --->   "%weights2_addr_23 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2788 'getelementptr' 'weights2_addr_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_212 : Operation 2789 [2/2] (3.25ns)   --->   "%weights2_load_23 = load i12 %weights2_addr_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2789 'load' 'weights2_load_23' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 213 <SV = 79> <Delay = 8.23>
ST_213 : Operation 2790 [4/5] (8.23ns)   --->   "%add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2790 'dadd' 'add9_i1_3' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2791 [1/6] (7.78ns)   --->   "%mul6_i1_16 = dmul i64 %bitcast_ln55_17, i64 %activations1_load_17" [../CCode_backprop/backprop.c:55]   --->   Operation 2791 'dmul' 'mul6_i1_16' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2792 [2/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2792 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2793 [3/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2793 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2794 [4/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2794 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2795 [5/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2795 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2796 [1/1] (0.00ns)   --->   "%bitcast_ln55_22 = bitcast i64 %weights2_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2796 'bitcast' 'bitcast_ln55_22' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_213 : Operation 2797 [6/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2797 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 2798 [1/2] (3.25ns)   --->   "%weights2_load_23 = load i12 %weights2_addr_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2798 'load' 'weights2_load_23' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_213 : Operation 2799 [1/1] (0.00ns)   --->   "%or_ln55_23 = or i12 %tmp_10, i12 24" [../CCode_backprop/backprop.c:55]   --->   Operation 2799 'or' 'or_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_213 : Operation 2800 [1/1] (0.00ns)   --->   "%zext_ln55_24 = zext i12 %or_ln55_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2800 'zext' 'zext_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_213 : Operation 2801 [1/1] (0.00ns)   --->   "%weights2_addr_24 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2801 'getelementptr' 'weights2_addr_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_213 : Operation 2802 [2/2] (3.25ns)   --->   "%weights2_load_24 = load i12 %weights2_addr_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2802 'load' 'weights2_load_24' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 214 <SV = 80> <Delay = 8.23>
ST_214 : Operation 2803 [3/5] (8.23ns)   --->   "%add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2803 'dadd' 'add9_i1_3' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2804 [1/6] (7.78ns)   --->   "%mul6_i1_17 = dmul i64 %bitcast_ln55_18, i64 %activations1_load_18" [../CCode_backprop/backprop.c:55]   --->   Operation 2804 'dmul' 'mul6_i1_17' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2805 [2/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2805 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2806 [3/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2806 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2807 [4/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2807 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2808 [5/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2808 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2809 [1/1] (0.00ns)   --->   "%bitcast_ln55_23 = bitcast i64 %weights2_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2809 'bitcast' 'bitcast_ln55_23' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_214 : Operation 2810 [6/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2810 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 2811 [1/2] (3.25ns)   --->   "%weights2_load_24 = load i12 %weights2_addr_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2811 'load' 'weights2_load_24' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_214 : Operation 2812 [1/1] (0.00ns)   --->   "%or_ln55_24 = or i12 %tmp_10, i12 25" [../CCode_backprop/backprop.c:55]   --->   Operation 2812 'or' 'or_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_214 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln55_25 = zext i12 %or_ln55_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2813 'zext' 'zext_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_214 : Operation 2814 [1/1] (0.00ns)   --->   "%weights2_addr_25 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2814 'getelementptr' 'weights2_addr_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_214 : Operation 2815 [2/2] (3.25ns)   --->   "%weights2_load_25 = load i12 %weights2_addr_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2815 'load' 'weights2_load_25' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 215 <SV = 81> <Delay = 8.23>
ST_215 : Operation 2816 [2/5] (8.23ns)   --->   "%add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2816 'dadd' 'add9_i1_3' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2817 [1/6] (7.78ns)   --->   "%mul6_i1_18 = dmul i64 %bitcast_ln55_19, i64 %activations1_load_19" [../CCode_backprop/backprop.c:55]   --->   Operation 2817 'dmul' 'mul6_i1_18' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2818 [2/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2818 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2819 [3/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2819 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2820 [4/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2820 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2821 [5/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2821 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2822 [1/1] (0.00ns)   --->   "%bitcast_ln55_24 = bitcast i64 %weights2_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2822 'bitcast' 'bitcast_ln55_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_215 : Operation 2823 [6/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2823 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 2824 [1/2] (3.25ns)   --->   "%weights2_load_25 = load i12 %weights2_addr_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2824 'load' 'weights2_load_25' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_215 : Operation 2825 [1/1] (0.00ns)   --->   "%or_ln55_25 = or i12 %tmp_10, i12 26" [../CCode_backprop/backprop.c:55]   --->   Operation 2825 'or' 'or_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_215 : Operation 2826 [1/1] (0.00ns)   --->   "%zext_ln55_26 = zext i12 %or_ln55_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2826 'zext' 'zext_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_215 : Operation 2827 [1/1] (0.00ns)   --->   "%weights2_addr_26 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2827 'getelementptr' 'weights2_addr_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_215 : Operation 2828 [2/2] (3.25ns)   --->   "%weights2_load_26 = load i12 %weights2_addr_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2828 'load' 'weights2_load_26' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 216 <SV = 82> <Delay = 8.23>
ST_216 : Operation 2829 [1/5] (8.23ns)   --->   "%add9_i1_3 = dadd i64 %add9_i1_2, i64 %mul6_i1_3" [../CCode_backprop/backprop.c:55]   --->   Operation 2829 'dadd' 'add9_i1_3' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2830 [1/6] (7.78ns)   --->   "%mul6_i1_19 = dmul i64 %bitcast_ln55_20, i64 %activations1_load_20" [../CCode_backprop/backprop.c:55]   --->   Operation 2830 'dmul' 'mul6_i1_19' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2831 [2/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2831 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2832 [3/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2832 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2833 [4/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2833 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2834 [5/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2834 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2835 [1/1] (0.00ns)   --->   "%bitcast_ln55_25 = bitcast i64 %weights2_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2835 'bitcast' 'bitcast_ln55_25' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_216 : Operation 2836 [6/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2836 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 2837 [1/2] (3.25ns)   --->   "%weights2_load_26 = load i12 %weights2_addr_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2837 'load' 'weights2_load_26' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_216 : Operation 2838 [1/1] (0.00ns)   --->   "%or_ln55_26 = or i12 %tmp_10, i12 27" [../CCode_backprop/backprop.c:55]   --->   Operation 2838 'or' 'or_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_216 : Operation 2839 [1/1] (0.00ns)   --->   "%zext_ln55_27 = zext i12 %or_ln55_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2839 'zext' 'zext_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_216 : Operation 2840 [1/1] (0.00ns)   --->   "%weights2_addr_27 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2840 'getelementptr' 'weights2_addr_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_216 : Operation 2841 [2/2] (3.25ns)   --->   "%weights2_load_27 = load i12 %weights2_addr_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2841 'load' 'weights2_load_27' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 217 <SV = 83> <Delay = 8.23>
ST_217 : Operation 2842 [5/5] (8.23ns)   --->   "%add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2842 'dadd' 'add9_i1_4' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2843 [1/6] (7.78ns)   --->   "%mul6_i1_20 = dmul i64 %bitcast_ln55_21, i64 %activations1_load_21" [../CCode_backprop/backprop.c:55]   --->   Operation 2843 'dmul' 'mul6_i1_20' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2844 [2/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2844 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2845 [3/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2845 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2846 [4/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2846 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2847 [5/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2847 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2848 [1/1] (0.00ns)   --->   "%bitcast_ln55_26 = bitcast i64 %weights2_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2848 'bitcast' 'bitcast_ln55_26' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_217 : Operation 2849 [6/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2849 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 2850 [1/2] (3.25ns)   --->   "%weights2_load_27 = load i12 %weights2_addr_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2850 'load' 'weights2_load_27' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_217 : Operation 2851 [1/1] (0.00ns)   --->   "%or_ln55_27 = or i12 %tmp_10, i12 28" [../CCode_backprop/backprop.c:55]   --->   Operation 2851 'or' 'or_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_217 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln55_28 = zext i12 %or_ln55_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2852 'zext' 'zext_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_217 : Operation 2853 [1/1] (0.00ns)   --->   "%weights2_addr_28 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2853 'getelementptr' 'weights2_addr_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_217 : Operation 2854 [2/2] (3.25ns)   --->   "%weights2_load_28 = load i12 %weights2_addr_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2854 'load' 'weights2_load_28' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 218 <SV = 84> <Delay = 8.23>
ST_218 : Operation 2855 [4/5] (8.23ns)   --->   "%add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2855 'dadd' 'add9_i1_4' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2856 [1/6] (7.78ns)   --->   "%mul6_i1_21 = dmul i64 %bitcast_ln55_22, i64 %activations1_load_22" [../CCode_backprop/backprop.c:55]   --->   Operation 2856 'dmul' 'mul6_i1_21' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2857 [2/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2857 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2858 [3/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2858 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2859 [4/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2859 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2860 [5/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2860 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2861 [1/1] (0.00ns)   --->   "%bitcast_ln55_27 = bitcast i64 %weights2_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2861 'bitcast' 'bitcast_ln55_27' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_218 : Operation 2862 [6/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2862 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 2863 [1/2] (3.25ns)   --->   "%weights2_load_28 = load i12 %weights2_addr_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2863 'load' 'weights2_load_28' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_218 : Operation 2864 [1/1] (0.00ns)   --->   "%or_ln55_28 = or i12 %tmp_10, i12 29" [../CCode_backprop/backprop.c:55]   --->   Operation 2864 'or' 'or_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_218 : Operation 2865 [1/1] (0.00ns)   --->   "%zext_ln55_29 = zext i12 %or_ln55_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2865 'zext' 'zext_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_218 : Operation 2866 [1/1] (0.00ns)   --->   "%weights2_addr_29 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2866 'getelementptr' 'weights2_addr_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_218 : Operation 2867 [2/2] (3.25ns)   --->   "%weights2_load_29 = load i12 %weights2_addr_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2867 'load' 'weights2_load_29' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 219 <SV = 85> <Delay = 8.23>
ST_219 : Operation 2868 [3/5] (8.23ns)   --->   "%add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2868 'dadd' 'add9_i1_4' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2869 [1/6] (7.78ns)   --->   "%mul6_i1_22 = dmul i64 %bitcast_ln55_23, i64 %activations1_load_23" [../CCode_backprop/backprop.c:55]   --->   Operation 2869 'dmul' 'mul6_i1_22' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2870 [2/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2870 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2871 [3/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2871 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2872 [4/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2872 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2873 [5/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2873 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2874 [1/1] (0.00ns)   --->   "%bitcast_ln55_28 = bitcast i64 %weights2_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2874 'bitcast' 'bitcast_ln55_28' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_219 : Operation 2875 [6/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2875 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 2876 [1/2] (3.25ns)   --->   "%weights2_load_29 = load i12 %weights2_addr_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2876 'load' 'weights2_load_29' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_219 : Operation 2877 [1/1] (0.00ns)   --->   "%or_ln55_29 = or i12 %tmp_10, i12 30" [../CCode_backprop/backprop.c:55]   --->   Operation 2877 'or' 'or_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_219 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln55_30 = zext i12 %or_ln55_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2878 'zext' 'zext_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_219 : Operation 2879 [1/1] (0.00ns)   --->   "%weights2_addr_30 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2879 'getelementptr' 'weights2_addr_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_219 : Operation 2880 [2/2] (3.25ns)   --->   "%weights2_load_30 = load i12 %weights2_addr_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2880 'load' 'weights2_load_30' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 220 <SV = 86> <Delay = 8.23>
ST_220 : Operation 2881 [2/5] (8.23ns)   --->   "%add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2881 'dadd' 'add9_i1_4' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2882 [1/6] (7.78ns)   --->   "%mul6_i1_23 = dmul i64 %bitcast_ln55_24, i64 %activations1_load_24" [../CCode_backprop/backprop.c:55]   --->   Operation 2882 'dmul' 'mul6_i1_23' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2883 [2/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2883 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2884 [3/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2884 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2885 [4/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2885 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2886 [5/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2886 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2887 [1/1] (0.00ns)   --->   "%bitcast_ln55_29 = bitcast i64 %weights2_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2887 'bitcast' 'bitcast_ln55_29' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_220 : Operation 2888 [6/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2888 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 2889 [1/2] (3.25ns)   --->   "%weights2_load_30 = load i12 %weights2_addr_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2889 'load' 'weights2_load_30' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_220 : Operation 2890 [1/1] (0.00ns)   --->   "%or_ln55_30 = or i12 %tmp_10, i12 31" [../CCode_backprop/backprop.c:55]   --->   Operation 2890 'or' 'or_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_220 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln55_31 = zext i12 %or_ln55_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2891 'zext' 'zext_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_220 : Operation 2892 [1/1] (0.00ns)   --->   "%weights2_addr_31 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2892 'getelementptr' 'weights2_addr_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_220 : Operation 2893 [2/2] (3.25ns)   --->   "%weights2_load_31 = load i12 %weights2_addr_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2893 'load' 'weights2_load_31' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 221 <SV = 87> <Delay = 8.23>
ST_221 : Operation 2894 [1/5] (8.23ns)   --->   "%add9_i1_4 = dadd i64 %add9_i1_3, i64 %mul6_i1_4" [../CCode_backprop/backprop.c:55]   --->   Operation 2894 'dadd' 'add9_i1_4' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2895 [1/6] (7.78ns)   --->   "%mul6_i1_24 = dmul i64 %bitcast_ln55_25, i64 %activations1_load_25" [../CCode_backprop/backprop.c:55]   --->   Operation 2895 'dmul' 'mul6_i1_24' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2896 [2/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2896 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2897 [3/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2897 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2898 [4/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2898 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2899 [5/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2899 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2900 [1/1] (0.00ns)   --->   "%bitcast_ln55_30 = bitcast i64 %weights2_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2900 'bitcast' 'bitcast_ln55_30' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_221 : Operation 2901 [6/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2901 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 2902 [1/2] (3.25ns)   --->   "%weights2_load_31 = load i12 %weights2_addr_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2902 'load' 'weights2_load_31' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_221 : Operation 2903 [1/1] (0.00ns)   --->   "%or_ln55_31 = or i12 %tmp_10, i12 32" [../CCode_backprop/backprop.c:55]   --->   Operation 2903 'or' 'or_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_221 : Operation 2904 [1/1] (0.00ns)   --->   "%zext_ln55_32 = zext i12 %or_ln55_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2904 'zext' 'zext_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_221 : Operation 2905 [1/1] (0.00ns)   --->   "%weights2_addr_32 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2905 'getelementptr' 'weights2_addr_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_221 : Operation 2906 [2/2] (3.25ns)   --->   "%weights2_load_32 = load i12 %weights2_addr_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2906 'load' 'weights2_load_32' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 222 <SV = 88> <Delay = 8.23>
ST_222 : Operation 2907 [5/5] (8.23ns)   --->   "%add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2907 'dadd' 'add9_i1_5' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2908 [1/6] (7.78ns)   --->   "%mul6_i1_25 = dmul i64 %bitcast_ln55_26, i64 %activations1_load_26" [../CCode_backprop/backprop.c:55]   --->   Operation 2908 'dmul' 'mul6_i1_25' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2909 [2/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2909 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2910 [3/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2910 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2911 [4/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2911 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2912 [5/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2912 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2913 [1/1] (0.00ns)   --->   "%bitcast_ln55_31 = bitcast i64 %weights2_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2913 'bitcast' 'bitcast_ln55_31' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_222 : Operation 2914 [6/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2914 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 2915 [1/2] (3.25ns)   --->   "%weights2_load_32 = load i12 %weights2_addr_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2915 'load' 'weights2_load_32' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_222 : Operation 2916 [1/1] (0.00ns)   --->   "%or_ln55_32 = or i12 %tmp_10, i12 33" [../CCode_backprop/backprop.c:55]   --->   Operation 2916 'or' 'or_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_222 : Operation 2917 [1/1] (0.00ns)   --->   "%zext_ln55_33 = zext i12 %or_ln55_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2917 'zext' 'zext_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_222 : Operation 2918 [1/1] (0.00ns)   --->   "%weights2_addr_33 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2918 'getelementptr' 'weights2_addr_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_222 : Operation 2919 [2/2] (3.25ns)   --->   "%weights2_load_33 = load i12 %weights2_addr_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2919 'load' 'weights2_load_33' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 223 <SV = 89> <Delay = 8.23>
ST_223 : Operation 2920 [4/5] (8.23ns)   --->   "%add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2920 'dadd' 'add9_i1_5' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2921 [1/6] (7.78ns)   --->   "%mul6_i1_26 = dmul i64 %bitcast_ln55_27, i64 %activations1_load_27" [../CCode_backprop/backprop.c:55]   --->   Operation 2921 'dmul' 'mul6_i1_26' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2922 [2/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2922 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2923 [3/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2923 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2924 [4/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2924 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2925 [5/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2925 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2926 [1/1] (0.00ns)   --->   "%bitcast_ln55_32 = bitcast i64 %weights2_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2926 'bitcast' 'bitcast_ln55_32' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_223 : Operation 2927 [6/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2927 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 2928 [1/2] (3.25ns)   --->   "%weights2_load_33 = load i12 %weights2_addr_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2928 'load' 'weights2_load_33' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_223 : Operation 2929 [1/1] (0.00ns)   --->   "%or_ln55_33 = or i12 %tmp_10, i12 34" [../CCode_backprop/backprop.c:55]   --->   Operation 2929 'or' 'or_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_223 : Operation 2930 [1/1] (0.00ns)   --->   "%zext_ln55_34 = zext i12 %or_ln55_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2930 'zext' 'zext_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_223 : Operation 2931 [1/1] (0.00ns)   --->   "%weights2_addr_34 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2931 'getelementptr' 'weights2_addr_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_223 : Operation 2932 [2/2] (3.25ns)   --->   "%weights2_load_34 = load i12 %weights2_addr_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2932 'load' 'weights2_load_34' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 224 <SV = 90> <Delay = 8.23>
ST_224 : Operation 2933 [3/5] (8.23ns)   --->   "%add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2933 'dadd' 'add9_i1_5' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2934 [1/6] (7.78ns)   --->   "%mul6_i1_27 = dmul i64 %bitcast_ln55_28, i64 %activations1_load_28" [../CCode_backprop/backprop.c:55]   --->   Operation 2934 'dmul' 'mul6_i1_27' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2935 [2/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2935 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2936 [3/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2936 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2937 [4/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2937 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2938 [5/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2938 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2939 [1/1] (0.00ns)   --->   "%bitcast_ln55_33 = bitcast i64 %weights2_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2939 'bitcast' 'bitcast_ln55_33' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_224 : Operation 2940 [6/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2940 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 2941 [1/2] (3.25ns)   --->   "%weights2_load_34 = load i12 %weights2_addr_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2941 'load' 'weights2_load_34' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_224 : Operation 2942 [1/1] (0.00ns)   --->   "%or_ln55_34 = or i12 %tmp_10, i12 35" [../CCode_backprop/backprop.c:55]   --->   Operation 2942 'or' 'or_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_224 : Operation 2943 [1/1] (0.00ns)   --->   "%zext_ln55_35 = zext i12 %or_ln55_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2943 'zext' 'zext_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_224 : Operation 2944 [1/1] (0.00ns)   --->   "%weights2_addr_35 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2944 'getelementptr' 'weights2_addr_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_224 : Operation 2945 [2/2] (3.25ns)   --->   "%weights2_load_35 = load i12 %weights2_addr_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2945 'load' 'weights2_load_35' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 225 <SV = 91> <Delay = 8.23>
ST_225 : Operation 2946 [2/5] (8.23ns)   --->   "%add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2946 'dadd' 'add9_i1_5' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2947 [1/6] (7.78ns)   --->   "%mul6_i1_28 = dmul i64 %bitcast_ln55_29, i64 %activations1_load_29" [../CCode_backprop/backprop.c:55]   --->   Operation 2947 'dmul' 'mul6_i1_28' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2948 [2/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2948 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2949 [3/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2949 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2950 [4/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2950 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2951 [5/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2951 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2952 [1/1] (0.00ns)   --->   "%bitcast_ln55_34 = bitcast i64 %weights2_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2952 'bitcast' 'bitcast_ln55_34' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_225 : Operation 2953 [6/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2953 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 2954 [1/2] (3.25ns)   --->   "%weights2_load_35 = load i12 %weights2_addr_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2954 'load' 'weights2_load_35' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_225 : Operation 2955 [1/1] (0.00ns)   --->   "%or_ln55_35 = or i12 %tmp_10, i12 36" [../CCode_backprop/backprop.c:55]   --->   Operation 2955 'or' 'or_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_225 : Operation 2956 [1/1] (0.00ns)   --->   "%zext_ln55_36 = zext i12 %or_ln55_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2956 'zext' 'zext_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_225 : Operation 2957 [1/1] (0.00ns)   --->   "%weights2_addr_36 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2957 'getelementptr' 'weights2_addr_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_225 : Operation 2958 [2/2] (3.25ns)   --->   "%weights2_load_36 = load i12 %weights2_addr_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2958 'load' 'weights2_load_36' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 226 <SV = 92> <Delay = 8.23>
ST_226 : Operation 2959 [1/5] (8.23ns)   --->   "%add9_i1_5 = dadd i64 %add9_i1_4, i64 %mul6_i1_5" [../CCode_backprop/backprop.c:55]   --->   Operation 2959 'dadd' 'add9_i1_5' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2960 [1/6] (7.78ns)   --->   "%mul6_i1_29 = dmul i64 %bitcast_ln55_30, i64 %activations1_load_30" [../CCode_backprop/backprop.c:55]   --->   Operation 2960 'dmul' 'mul6_i1_29' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2961 [2/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2961 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2962 [3/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2962 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2963 [4/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2963 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2964 [5/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2964 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2965 [1/1] (0.00ns)   --->   "%bitcast_ln55_35 = bitcast i64 %weights2_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2965 'bitcast' 'bitcast_ln55_35' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_226 : Operation 2966 [6/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2966 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 2967 [1/2] (3.25ns)   --->   "%weights2_load_36 = load i12 %weights2_addr_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2967 'load' 'weights2_load_36' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_226 : Operation 2968 [1/1] (0.00ns)   --->   "%or_ln55_36 = or i12 %tmp_10, i12 37" [../CCode_backprop/backprop.c:55]   --->   Operation 2968 'or' 'or_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_226 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln55_37 = zext i12 %or_ln55_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2969 'zext' 'zext_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_226 : Operation 2970 [1/1] (0.00ns)   --->   "%weights2_addr_37 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2970 'getelementptr' 'weights2_addr_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_226 : Operation 2971 [2/2] (3.25ns)   --->   "%weights2_load_37 = load i12 %weights2_addr_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2971 'load' 'weights2_load_37' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 227 <SV = 93> <Delay = 8.23>
ST_227 : Operation 2972 [5/5] (8.23ns)   --->   "%add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2972 'dadd' 'add9_i1_6' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2973 [1/6] (7.78ns)   --->   "%mul6_i1_30 = dmul i64 %bitcast_ln55_31, i64 %activations1_load_31" [../CCode_backprop/backprop.c:55]   --->   Operation 2973 'dmul' 'mul6_i1_30' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2974 [2/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2974 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2975 [3/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2975 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2976 [4/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2976 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2977 [5/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2977 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2978 [1/1] (0.00ns)   --->   "%bitcast_ln55_36 = bitcast i64 %weights2_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2978 'bitcast' 'bitcast_ln55_36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_227 : Operation 2979 [6/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2979 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 2980 [1/2] (3.25ns)   --->   "%weights2_load_37 = load i12 %weights2_addr_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2980 'load' 'weights2_load_37' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_227 : Operation 2981 [1/1] (0.00ns)   --->   "%or_ln55_37 = or i12 %tmp_10, i12 38" [../CCode_backprop/backprop.c:55]   --->   Operation 2981 'or' 'or_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_227 : Operation 2982 [1/1] (0.00ns)   --->   "%zext_ln55_38 = zext i12 %or_ln55_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2982 'zext' 'zext_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_227 : Operation 2983 [1/1] (0.00ns)   --->   "%weights2_addr_38 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2983 'getelementptr' 'weights2_addr_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_227 : Operation 2984 [2/2] (3.25ns)   --->   "%weights2_load_38 = load i12 %weights2_addr_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2984 'load' 'weights2_load_38' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 228 <SV = 94> <Delay = 8.23>
ST_228 : Operation 2985 [4/5] (8.23ns)   --->   "%add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2985 'dadd' 'add9_i1_6' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2986 [1/6] (7.78ns)   --->   "%mul6_i1_31 = dmul i64 %bitcast_ln55_32, i64 %activations1_load_32" [../CCode_backprop/backprop.c:55]   --->   Operation 2986 'dmul' 'mul6_i1_31' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2987 [2/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2987 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2988 [3/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 2988 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2989 [4/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 2989 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2990 [5/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 2990 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2991 [1/1] (0.00ns)   --->   "%bitcast_ln55_37 = bitcast i64 %weights2_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2991 'bitcast' 'bitcast_ln55_37' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_228 : Operation 2992 [6/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 2992 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 2993 [1/2] (3.25ns)   --->   "%weights2_load_38 = load i12 %weights2_addr_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2993 'load' 'weights2_load_38' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_228 : Operation 2994 [1/1] (0.00ns)   --->   "%or_ln55_38 = or i12 %tmp_10, i12 39" [../CCode_backprop/backprop.c:55]   --->   Operation 2994 'or' 'or_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_228 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln55_39 = zext i12 %or_ln55_38" [../CCode_backprop/backprop.c:55]   --->   Operation 2995 'zext' 'zext_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_228 : Operation 2996 [1/1] (0.00ns)   --->   "%weights2_addr_39 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_39" [../CCode_backprop/backprop.c:55]   --->   Operation 2996 'getelementptr' 'weights2_addr_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_228 : Operation 2997 [2/2] (3.25ns)   --->   "%weights2_load_39 = load i12 %weights2_addr_39" [../CCode_backprop/backprop.c:55]   --->   Operation 2997 'load' 'weights2_load_39' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 229 <SV = 95> <Delay = 8.23>
ST_229 : Operation 2998 [3/5] (8.23ns)   --->   "%add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6" [../CCode_backprop/backprop.c:55]   --->   Operation 2998 'dadd' 'add9_i1_6' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 2999 [1/6] (7.78ns)   --->   "%mul6_i1_32 = dmul i64 %bitcast_ln55_33, i64 %activations1_load_33" [../CCode_backprop/backprop.c:55]   --->   Operation 2999 'dmul' 'mul6_i1_32' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3000 [2/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3000 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3001 [3/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3001 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3002 [4/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3002 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3003 [5/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3003 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3004 [1/1] (0.00ns)   --->   "%bitcast_ln55_38 = bitcast i64 %weights2_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3004 'bitcast' 'bitcast_ln55_38' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_229 : Operation 3005 [6/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3005 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 3006 [1/2] (3.25ns)   --->   "%weights2_load_39 = load i12 %weights2_addr_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3006 'load' 'weights2_load_39' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_229 : Operation 3007 [1/1] (0.00ns)   --->   "%or_ln55_39 = or i12 %tmp_10, i12 40" [../CCode_backprop/backprop.c:55]   --->   Operation 3007 'or' 'or_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_229 : Operation 3008 [1/1] (0.00ns)   --->   "%zext_ln55_40 = zext i12 %or_ln55_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3008 'zext' 'zext_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_229 : Operation 3009 [1/1] (0.00ns)   --->   "%weights2_addr_40 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3009 'getelementptr' 'weights2_addr_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_229 : Operation 3010 [2/2] (3.25ns)   --->   "%weights2_load_40 = load i12 %weights2_addr_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3010 'load' 'weights2_load_40' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 230 <SV = 96> <Delay = 8.23>
ST_230 : Operation 3011 [2/5] (8.23ns)   --->   "%add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6" [../CCode_backprop/backprop.c:55]   --->   Operation 3011 'dadd' 'add9_i1_6' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3012 [1/6] (7.78ns)   --->   "%mul6_i1_33 = dmul i64 %bitcast_ln55_34, i64 %activations1_load_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3012 'dmul' 'mul6_i1_33' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3013 [2/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3013 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3014 [3/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3014 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3015 [4/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3015 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3016 [5/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3016 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3017 [1/1] (0.00ns)   --->   "%bitcast_ln55_39 = bitcast i64 %weights2_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3017 'bitcast' 'bitcast_ln55_39' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_230 : Operation 3018 [6/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3018 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 3019 [1/2] (3.25ns)   --->   "%weights2_load_40 = load i12 %weights2_addr_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3019 'load' 'weights2_load_40' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_230 : Operation 3020 [1/1] (0.00ns)   --->   "%or_ln55_40 = or i12 %tmp_10, i12 41" [../CCode_backprop/backprop.c:55]   --->   Operation 3020 'or' 'or_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_230 : Operation 3021 [1/1] (0.00ns)   --->   "%zext_ln55_41 = zext i12 %or_ln55_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3021 'zext' 'zext_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_230 : Operation 3022 [1/1] (0.00ns)   --->   "%weights2_addr_41 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3022 'getelementptr' 'weights2_addr_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_230 : Operation 3023 [2/2] (3.25ns)   --->   "%weights2_load_41 = load i12 %weights2_addr_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3023 'load' 'weights2_load_41' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 231 <SV = 97> <Delay = 8.23>
ST_231 : Operation 3024 [1/5] (8.23ns)   --->   "%add9_i1_6 = dadd i64 %add9_i1_5, i64 %mul6_i1_6" [../CCode_backprop/backprop.c:55]   --->   Operation 3024 'dadd' 'add9_i1_6' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3025 [1/6] (7.78ns)   --->   "%mul6_i1_34 = dmul i64 %bitcast_ln55_35, i64 %activations1_load_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3025 'dmul' 'mul6_i1_34' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3026 [2/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3026 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3027 [3/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3027 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3028 [4/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3028 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3029 [5/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3029 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3030 [1/1] (0.00ns)   --->   "%bitcast_ln55_40 = bitcast i64 %weights2_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3030 'bitcast' 'bitcast_ln55_40' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_231 : Operation 3031 [6/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3031 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 3032 [1/2] (3.25ns)   --->   "%weights2_load_41 = load i12 %weights2_addr_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3032 'load' 'weights2_load_41' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_231 : Operation 3033 [1/1] (0.00ns)   --->   "%or_ln55_41 = or i12 %tmp_10, i12 42" [../CCode_backprop/backprop.c:55]   --->   Operation 3033 'or' 'or_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_231 : Operation 3034 [1/1] (0.00ns)   --->   "%zext_ln55_42 = zext i12 %or_ln55_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3034 'zext' 'zext_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_231 : Operation 3035 [1/1] (0.00ns)   --->   "%weights2_addr_42 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3035 'getelementptr' 'weights2_addr_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_231 : Operation 3036 [2/2] (3.25ns)   --->   "%weights2_load_42 = load i12 %weights2_addr_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3036 'load' 'weights2_load_42' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 232 <SV = 98> <Delay = 8.23>
ST_232 : Operation 3037 [5/5] (8.23ns)   --->   "%add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7" [../CCode_backprop/backprop.c:55]   --->   Operation 3037 'dadd' 'add9_i1_7' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3038 [1/6] (7.78ns)   --->   "%mul6_i1_35 = dmul i64 %bitcast_ln55_36, i64 %activations1_load_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3038 'dmul' 'mul6_i1_35' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3039 [2/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3039 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3040 [3/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3040 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3041 [4/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3041 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3042 [5/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3042 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3043 [1/1] (0.00ns)   --->   "%bitcast_ln55_41 = bitcast i64 %weights2_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3043 'bitcast' 'bitcast_ln55_41' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_232 : Operation 3044 [6/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3044 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 3045 [1/2] (3.25ns)   --->   "%weights2_load_42 = load i12 %weights2_addr_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3045 'load' 'weights2_load_42' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_232 : Operation 3046 [1/1] (0.00ns)   --->   "%or_ln55_42 = or i12 %tmp_10, i12 43" [../CCode_backprop/backprop.c:55]   --->   Operation 3046 'or' 'or_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_232 : Operation 3047 [1/1] (0.00ns)   --->   "%zext_ln55_43 = zext i12 %or_ln55_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3047 'zext' 'zext_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_232 : Operation 3048 [1/1] (0.00ns)   --->   "%weights2_addr_43 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3048 'getelementptr' 'weights2_addr_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_232 : Operation 3049 [2/2] (3.25ns)   --->   "%weights2_load_43 = load i12 %weights2_addr_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3049 'load' 'weights2_load_43' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 233 <SV = 99> <Delay = 8.23>
ST_233 : Operation 3050 [4/5] (8.23ns)   --->   "%add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7" [../CCode_backprop/backprop.c:55]   --->   Operation 3050 'dadd' 'add9_i1_7' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3051 [1/6] (7.78ns)   --->   "%mul6_i1_36 = dmul i64 %bitcast_ln55_37, i64 %activations1_load_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3051 'dmul' 'mul6_i1_36' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3052 [2/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3052 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3053 [3/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3053 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3054 [4/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3054 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3055 [5/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3055 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3056 [1/1] (0.00ns)   --->   "%bitcast_ln55_42 = bitcast i64 %weights2_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3056 'bitcast' 'bitcast_ln55_42' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_233 : Operation 3057 [6/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3057 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 3058 [1/2] (3.25ns)   --->   "%weights2_load_43 = load i12 %weights2_addr_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3058 'load' 'weights2_load_43' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_233 : Operation 3059 [1/1] (0.00ns)   --->   "%or_ln55_43 = or i12 %tmp_10, i12 44" [../CCode_backprop/backprop.c:55]   --->   Operation 3059 'or' 'or_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_233 : Operation 3060 [1/1] (0.00ns)   --->   "%zext_ln55_44 = zext i12 %or_ln55_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3060 'zext' 'zext_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_233 : Operation 3061 [1/1] (0.00ns)   --->   "%weights2_addr_44 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3061 'getelementptr' 'weights2_addr_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_233 : Operation 3062 [2/2] (3.25ns)   --->   "%weights2_load_44 = load i12 %weights2_addr_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3062 'load' 'weights2_load_44' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 234 <SV = 100> <Delay = 8.23>
ST_234 : Operation 3063 [3/5] (8.23ns)   --->   "%add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7" [../CCode_backprop/backprop.c:55]   --->   Operation 3063 'dadd' 'add9_i1_7' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3064 [1/6] (7.78ns)   --->   "%mul6_i1_37 = dmul i64 %bitcast_ln55_38, i64 %activations1_load_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3064 'dmul' 'mul6_i1_37' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3065 [2/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3065 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3066 [3/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3066 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3067 [4/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3067 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3068 [5/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3068 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3069 [1/1] (0.00ns)   --->   "%bitcast_ln55_43 = bitcast i64 %weights2_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3069 'bitcast' 'bitcast_ln55_43' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_234 : Operation 3070 [6/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3070 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 3071 [1/2] (3.25ns)   --->   "%weights2_load_44 = load i12 %weights2_addr_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3071 'load' 'weights2_load_44' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_234 : Operation 3072 [1/1] (0.00ns)   --->   "%or_ln55_44 = or i12 %tmp_10, i12 45" [../CCode_backprop/backprop.c:55]   --->   Operation 3072 'or' 'or_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_234 : Operation 3073 [1/1] (0.00ns)   --->   "%zext_ln55_45 = zext i12 %or_ln55_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3073 'zext' 'zext_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_234 : Operation 3074 [1/1] (0.00ns)   --->   "%weights2_addr_45 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3074 'getelementptr' 'weights2_addr_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_234 : Operation 3075 [2/2] (3.25ns)   --->   "%weights2_load_45 = load i12 %weights2_addr_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3075 'load' 'weights2_load_45' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 235 <SV = 101> <Delay = 8.23>
ST_235 : Operation 3076 [2/5] (8.23ns)   --->   "%add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7" [../CCode_backprop/backprop.c:55]   --->   Operation 3076 'dadd' 'add9_i1_7' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3077 [1/6] (7.78ns)   --->   "%mul6_i1_38 = dmul i64 %bitcast_ln55_39, i64 %activations1_load_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3077 'dmul' 'mul6_i1_38' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3078 [2/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3078 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3079 [3/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3079 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3080 [4/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3080 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3081 [5/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3081 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3082 [1/1] (0.00ns)   --->   "%bitcast_ln55_44 = bitcast i64 %weights2_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3082 'bitcast' 'bitcast_ln55_44' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_235 : Operation 3083 [6/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3083 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 3084 [1/2] (3.25ns)   --->   "%weights2_load_45 = load i12 %weights2_addr_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3084 'load' 'weights2_load_45' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_235 : Operation 3085 [1/1] (0.00ns)   --->   "%or_ln55_45 = or i12 %tmp_10, i12 46" [../CCode_backprop/backprop.c:55]   --->   Operation 3085 'or' 'or_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_235 : Operation 3086 [1/1] (0.00ns)   --->   "%zext_ln55_46 = zext i12 %or_ln55_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3086 'zext' 'zext_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_235 : Operation 3087 [1/1] (0.00ns)   --->   "%weights2_addr_46 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3087 'getelementptr' 'weights2_addr_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_235 : Operation 3088 [2/2] (3.25ns)   --->   "%weights2_load_46 = load i12 %weights2_addr_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3088 'load' 'weights2_load_46' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 236 <SV = 102> <Delay = 8.23>
ST_236 : Operation 3089 [1/5] (8.23ns)   --->   "%add9_i1_7 = dadd i64 %add9_i1_6, i64 %mul6_i1_7" [../CCode_backprop/backprop.c:55]   --->   Operation 3089 'dadd' 'add9_i1_7' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3090 [1/6] (7.78ns)   --->   "%mul6_i1_39 = dmul i64 %bitcast_ln55_40, i64 %activations1_load_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3090 'dmul' 'mul6_i1_39' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3091 [2/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3091 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3092 [3/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3092 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3093 [4/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3093 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3094 [5/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3094 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3095 [1/1] (0.00ns)   --->   "%bitcast_ln55_45 = bitcast i64 %weights2_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3095 'bitcast' 'bitcast_ln55_45' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_236 : Operation 3096 [6/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3096 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 3097 [1/2] (3.25ns)   --->   "%weights2_load_46 = load i12 %weights2_addr_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3097 'load' 'weights2_load_46' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_236 : Operation 3098 [1/1] (0.00ns)   --->   "%or_ln55_46 = or i12 %tmp_10, i12 47" [../CCode_backprop/backprop.c:55]   --->   Operation 3098 'or' 'or_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_236 : Operation 3099 [1/1] (0.00ns)   --->   "%zext_ln55_47 = zext i12 %or_ln55_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3099 'zext' 'zext_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_236 : Operation 3100 [1/1] (0.00ns)   --->   "%weights2_addr_47 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3100 'getelementptr' 'weights2_addr_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_236 : Operation 3101 [2/2] (3.25ns)   --->   "%weights2_load_47 = load i12 %weights2_addr_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3101 'load' 'weights2_load_47' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 237 <SV = 103> <Delay = 8.23>
ST_237 : Operation 3102 [5/5] (8.23ns)   --->   "%add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8" [../CCode_backprop/backprop.c:55]   --->   Operation 3102 'dadd' 'add9_i1_8' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3103 [1/6] (7.78ns)   --->   "%mul6_i1_40 = dmul i64 %bitcast_ln55_41, i64 %activations1_load_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3103 'dmul' 'mul6_i1_40' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3104 [2/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3104 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3105 [3/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3105 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3106 [4/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3106 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3107 [5/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3107 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3108 [1/1] (0.00ns)   --->   "%bitcast_ln55_46 = bitcast i64 %weights2_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3108 'bitcast' 'bitcast_ln55_46' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_237 : Operation 3109 [6/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3109 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 3110 [1/2] (3.25ns)   --->   "%weights2_load_47 = load i12 %weights2_addr_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3110 'load' 'weights2_load_47' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_237 : Operation 3111 [1/1] (0.00ns)   --->   "%or_ln55_47 = or i12 %tmp_10, i12 48" [../CCode_backprop/backprop.c:55]   --->   Operation 3111 'or' 'or_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_237 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln55_48 = zext i12 %or_ln55_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3112 'zext' 'zext_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_237 : Operation 3113 [1/1] (0.00ns)   --->   "%weights2_addr_48 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3113 'getelementptr' 'weights2_addr_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_237 : Operation 3114 [2/2] (3.25ns)   --->   "%weights2_load_48 = load i12 %weights2_addr_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3114 'load' 'weights2_load_48' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 238 <SV = 104> <Delay = 8.23>
ST_238 : Operation 3115 [4/5] (8.23ns)   --->   "%add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8" [../CCode_backprop/backprop.c:55]   --->   Operation 3115 'dadd' 'add9_i1_8' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3116 [1/6] (7.78ns)   --->   "%mul6_i1_41 = dmul i64 %bitcast_ln55_42, i64 %activations1_load_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3116 'dmul' 'mul6_i1_41' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3117 [2/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3117 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3118 [3/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3118 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3119 [4/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3119 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3120 [5/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3120 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3121 [1/1] (0.00ns)   --->   "%bitcast_ln55_47 = bitcast i64 %weights2_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3121 'bitcast' 'bitcast_ln55_47' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_238 : Operation 3122 [6/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3122 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 3123 [1/2] (3.25ns)   --->   "%weights2_load_48 = load i12 %weights2_addr_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3123 'load' 'weights2_load_48' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_238 : Operation 3124 [1/1] (0.00ns)   --->   "%or_ln55_48 = or i12 %tmp_10, i12 49" [../CCode_backprop/backprop.c:55]   --->   Operation 3124 'or' 'or_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_238 : Operation 3125 [1/1] (0.00ns)   --->   "%zext_ln55_49 = zext i12 %or_ln55_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3125 'zext' 'zext_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_238 : Operation 3126 [1/1] (0.00ns)   --->   "%weights2_addr_49 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3126 'getelementptr' 'weights2_addr_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_238 : Operation 3127 [2/2] (3.25ns)   --->   "%weights2_load_49 = load i12 %weights2_addr_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3127 'load' 'weights2_load_49' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 239 <SV = 105> <Delay = 8.23>
ST_239 : Operation 3128 [3/5] (8.23ns)   --->   "%add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8" [../CCode_backprop/backprop.c:55]   --->   Operation 3128 'dadd' 'add9_i1_8' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3129 [1/6] (7.78ns)   --->   "%mul6_i1_42 = dmul i64 %bitcast_ln55_43, i64 %activations1_load_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3129 'dmul' 'mul6_i1_42' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3130 [2/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3130 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3131 [3/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3131 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3132 [4/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3132 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3133 [5/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3133 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3134 [1/1] (0.00ns)   --->   "%bitcast_ln55_48 = bitcast i64 %weights2_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3134 'bitcast' 'bitcast_ln55_48' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_239 : Operation 3135 [6/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3135 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 3136 [1/2] (3.25ns)   --->   "%weights2_load_49 = load i12 %weights2_addr_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3136 'load' 'weights2_load_49' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_239 : Operation 3137 [1/1] (0.00ns)   --->   "%or_ln55_49 = or i12 %tmp_10, i12 50" [../CCode_backprop/backprop.c:55]   --->   Operation 3137 'or' 'or_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_239 : Operation 3138 [1/1] (0.00ns)   --->   "%zext_ln55_50 = zext i12 %or_ln55_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3138 'zext' 'zext_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_239 : Operation 3139 [1/1] (0.00ns)   --->   "%weights2_addr_50 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3139 'getelementptr' 'weights2_addr_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_239 : Operation 3140 [2/2] (3.25ns)   --->   "%weights2_load_50 = load i12 %weights2_addr_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3140 'load' 'weights2_load_50' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 240 <SV = 106> <Delay = 8.23>
ST_240 : Operation 3141 [2/5] (8.23ns)   --->   "%add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8" [../CCode_backprop/backprop.c:55]   --->   Operation 3141 'dadd' 'add9_i1_8' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3142 [1/6] (7.78ns)   --->   "%mul6_i1_43 = dmul i64 %bitcast_ln55_44, i64 %activations1_load_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3142 'dmul' 'mul6_i1_43' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3143 [2/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3143 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3144 [3/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3144 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3145 [4/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3145 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3146 [5/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3146 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3147 [1/1] (0.00ns)   --->   "%bitcast_ln55_49 = bitcast i64 %weights2_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3147 'bitcast' 'bitcast_ln55_49' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_240 : Operation 3148 [6/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3148 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 3149 [1/2] (3.25ns)   --->   "%weights2_load_50 = load i12 %weights2_addr_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3149 'load' 'weights2_load_50' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_240 : Operation 3150 [1/1] (0.00ns)   --->   "%or_ln55_50 = or i12 %tmp_10, i12 51" [../CCode_backprop/backprop.c:55]   --->   Operation 3150 'or' 'or_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_240 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln55_51 = zext i12 %or_ln55_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3151 'zext' 'zext_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_240 : Operation 3152 [1/1] (0.00ns)   --->   "%weights2_addr_51 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3152 'getelementptr' 'weights2_addr_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_240 : Operation 3153 [2/2] (3.25ns)   --->   "%weights2_load_51 = load i12 %weights2_addr_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3153 'load' 'weights2_load_51' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 241 <SV = 107> <Delay = 8.23>
ST_241 : Operation 3154 [1/5] (8.23ns)   --->   "%add9_i1_8 = dadd i64 %add9_i1_7, i64 %mul6_i1_8" [../CCode_backprop/backprop.c:55]   --->   Operation 3154 'dadd' 'add9_i1_8' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3155 [1/6] (7.78ns)   --->   "%mul6_i1_44 = dmul i64 %bitcast_ln55_45, i64 %activations1_load_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3155 'dmul' 'mul6_i1_44' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3156 [2/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3156 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3157 [3/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3157 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3158 [4/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3158 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3159 [5/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3159 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3160 [1/1] (0.00ns)   --->   "%bitcast_ln55_50 = bitcast i64 %weights2_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3160 'bitcast' 'bitcast_ln55_50' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_241 : Operation 3161 [6/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3161 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 3162 [1/2] (3.25ns)   --->   "%weights2_load_51 = load i12 %weights2_addr_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3162 'load' 'weights2_load_51' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_241 : Operation 3163 [1/1] (0.00ns)   --->   "%or_ln55_51 = or i12 %tmp_10, i12 52" [../CCode_backprop/backprop.c:55]   --->   Operation 3163 'or' 'or_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_241 : Operation 3164 [1/1] (0.00ns)   --->   "%zext_ln55_52 = zext i12 %or_ln55_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3164 'zext' 'zext_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_241 : Operation 3165 [1/1] (0.00ns)   --->   "%weights2_addr_52 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3165 'getelementptr' 'weights2_addr_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_241 : Operation 3166 [2/2] (3.25ns)   --->   "%weights2_load_52 = load i12 %weights2_addr_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3166 'load' 'weights2_load_52' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 242 <SV = 108> <Delay = 8.23>
ST_242 : Operation 3167 [5/5] (8.23ns)   --->   "%add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9" [../CCode_backprop/backprop.c:55]   --->   Operation 3167 'dadd' 'add9_i1_9' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3168 [1/6] (7.78ns)   --->   "%mul6_i1_45 = dmul i64 %bitcast_ln55_46, i64 %activations1_load_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3168 'dmul' 'mul6_i1_45' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3169 [2/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3169 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3170 [3/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3170 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3171 [4/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3171 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3172 [5/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3172 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3173 [1/1] (0.00ns)   --->   "%bitcast_ln55_51 = bitcast i64 %weights2_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3173 'bitcast' 'bitcast_ln55_51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_242 : Operation 3174 [6/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3174 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 3175 [1/2] (3.25ns)   --->   "%weights2_load_52 = load i12 %weights2_addr_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3175 'load' 'weights2_load_52' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_242 : Operation 3176 [1/1] (0.00ns)   --->   "%or_ln55_52 = or i12 %tmp_10, i12 53" [../CCode_backprop/backprop.c:55]   --->   Operation 3176 'or' 'or_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_242 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln55_53 = zext i12 %or_ln55_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3177 'zext' 'zext_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_242 : Operation 3178 [1/1] (0.00ns)   --->   "%weights2_addr_53 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3178 'getelementptr' 'weights2_addr_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_242 : Operation 3179 [2/2] (3.25ns)   --->   "%weights2_load_53 = load i12 %weights2_addr_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3179 'load' 'weights2_load_53' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 243 <SV = 109> <Delay = 8.23>
ST_243 : Operation 3180 [4/5] (8.23ns)   --->   "%add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9" [../CCode_backprop/backprop.c:55]   --->   Operation 3180 'dadd' 'add9_i1_9' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3181 [1/6] (7.78ns)   --->   "%mul6_i1_46 = dmul i64 %bitcast_ln55_47, i64 %activations1_load_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3181 'dmul' 'mul6_i1_46' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3182 [2/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3182 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3183 [3/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3183 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3184 [4/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3184 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3185 [5/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3185 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3186 [1/1] (0.00ns)   --->   "%bitcast_ln55_52 = bitcast i64 %weights2_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3186 'bitcast' 'bitcast_ln55_52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_243 : Operation 3187 [6/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3187 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 3188 [1/2] (3.25ns)   --->   "%weights2_load_53 = load i12 %weights2_addr_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3188 'load' 'weights2_load_53' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_243 : Operation 3189 [1/1] (0.00ns)   --->   "%or_ln55_53 = or i12 %tmp_10, i12 54" [../CCode_backprop/backprop.c:55]   --->   Operation 3189 'or' 'or_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_243 : Operation 3190 [1/1] (0.00ns)   --->   "%zext_ln55_54 = zext i12 %or_ln55_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3190 'zext' 'zext_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_243 : Operation 3191 [1/1] (0.00ns)   --->   "%weights2_addr_54 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3191 'getelementptr' 'weights2_addr_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_243 : Operation 3192 [2/2] (3.25ns)   --->   "%weights2_load_54 = load i12 %weights2_addr_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3192 'load' 'weights2_load_54' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 244 <SV = 110> <Delay = 8.23>
ST_244 : Operation 3193 [3/5] (8.23ns)   --->   "%add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9" [../CCode_backprop/backprop.c:55]   --->   Operation 3193 'dadd' 'add9_i1_9' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3194 [1/6] (7.78ns)   --->   "%mul6_i1_47 = dmul i64 %bitcast_ln55_48, i64 %activations1_load_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3194 'dmul' 'mul6_i1_47' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3195 [2/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3195 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3196 [3/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3196 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3197 [4/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3197 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3198 [5/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3198 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3199 [1/1] (0.00ns)   --->   "%bitcast_ln55_53 = bitcast i64 %weights2_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3199 'bitcast' 'bitcast_ln55_53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_244 : Operation 3200 [6/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3200 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 3201 [1/2] (3.25ns)   --->   "%weights2_load_54 = load i12 %weights2_addr_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3201 'load' 'weights2_load_54' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_244 : Operation 3202 [1/1] (0.00ns)   --->   "%or_ln55_54 = or i12 %tmp_10, i12 55" [../CCode_backprop/backprop.c:55]   --->   Operation 3202 'or' 'or_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_244 : Operation 3203 [1/1] (0.00ns)   --->   "%zext_ln55_55 = zext i12 %or_ln55_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3203 'zext' 'zext_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_244 : Operation 3204 [1/1] (0.00ns)   --->   "%weights2_addr_55 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3204 'getelementptr' 'weights2_addr_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_244 : Operation 3205 [2/2] (3.25ns)   --->   "%weights2_load_55 = load i12 %weights2_addr_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3205 'load' 'weights2_load_55' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 245 <SV = 111> <Delay = 8.23>
ST_245 : Operation 3206 [2/5] (8.23ns)   --->   "%add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9" [../CCode_backprop/backprop.c:55]   --->   Operation 3206 'dadd' 'add9_i1_9' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3207 [1/6] (7.78ns)   --->   "%mul6_i1_48 = dmul i64 %bitcast_ln55_49, i64 %activations1_load_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3207 'dmul' 'mul6_i1_48' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3208 [2/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3208 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3209 [3/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3209 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3210 [4/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3210 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3211 [5/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3211 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3212 [1/1] (0.00ns)   --->   "%bitcast_ln55_54 = bitcast i64 %weights2_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3212 'bitcast' 'bitcast_ln55_54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_245 : Operation 3213 [6/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3213 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 3214 [1/2] (3.25ns)   --->   "%weights2_load_55 = load i12 %weights2_addr_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3214 'load' 'weights2_load_55' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_245 : Operation 3215 [1/1] (0.00ns)   --->   "%or_ln55_55 = or i12 %tmp_10, i12 56" [../CCode_backprop/backprop.c:55]   --->   Operation 3215 'or' 'or_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_245 : Operation 3216 [1/1] (0.00ns)   --->   "%zext_ln55_56 = zext i12 %or_ln55_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3216 'zext' 'zext_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_245 : Operation 3217 [1/1] (0.00ns)   --->   "%weights2_addr_56 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3217 'getelementptr' 'weights2_addr_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_245 : Operation 3218 [2/2] (3.25ns)   --->   "%weights2_load_56 = load i12 %weights2_addr_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3218 'load' 'weights2_load_56' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 246 <SV = 112> <Delay = 8.23>
ST_246 : Operation 3219 [1/5] (8.23ns)   --->   "%add9_i1_9 = dadd i64 %add9_i1_8, i64 %mul6_i1_9" [../CCode_backprop/backprop.c:55]   --->   Operation 3219 'dadd' 'add9_i1_9' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3220 [1/6] (7.78ns)   --->   "%mul6_i1_49 = dmul i64 %bitcast_ln55_50, i64 %activations1_load_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3220 'dmul' 'mul6_i1_49' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3221 [2/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3221 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3222 [3/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3222 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3223 [4/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3223 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3224 [5/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3224 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3225 [1/1] (0.00ns)   --->   "%bitcast_ln55_55 = bitcast i64 %weights2_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3225 'bitcast' 'bitcast_ln55_55' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_246 : Operation 3226 [6/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3226 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 3227 [1/2] (3.25ns)   --->   "%weights2_load_56 = load i12 %weights2_addr_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3227 'load' 'weights2_load_56' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_246 : Operation 3228 [1/1] (0.00ns)   --->   "%or_ln55_56 = or i12 %tmp_10, i12 57" [../CCode_backprop/backprop.c:55]   --->   Operation 3228 'or' 'or_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_246 : Operation 3229 [1/1] (0.00ns)   --->   "%zext_ln55_57 = zext i12 %or_ln55_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3229 'zext' 'zext_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_246 : Operation 3230 [1/1] (0.00ns)   --->   "%weights2_addr_57 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3230 'getelementptr' 'weights2_addr_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_246 : Operation 3231 [2/2] (3.25ns)   --->   "%weights2_load_57 = load i12 %weights2_addr_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3231 'load' 'weights2_load_57' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 247 <SV = 113> <Delay = 8.23>
ST_247 : Operation 3232 [5/5] (8.23ns)   --->   "%add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s" [../CCode_backprop/backprop.c:55]   --->   Operation 3232 'dadd' 'add9_i1_s' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3233 [1/6] (7.78ns)   --->   "%mul6_i1_50 = dmul i64 %bitcast_ln55_51, i64 %activations1_load_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3233 'dmul' 'mul6_i1_50' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3234 [2/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3234 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3235 [3/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3235 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3236 [4/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3236 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3237 [5/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3237 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3238 [1/1] (0.00ns)   --->   "%bitcast_ln55_56 = bitcast i64 %weights2_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3238 'bitcast' 'bitcast_ln55_56' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_247 : Operation 3239 [6/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3239 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 3240 [1/2] (3.25ns)   --->   "%weights2_load_57 = load i12 %weights2_addr_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3240 'load' 'weights2_load_57' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_247 : Operation 3241 [1/1] (0.00ns)   --->   "%or_ln55_57 = or i12 %tmp_10, i12 58" [../CCode_backprop/backprop.c:55]   --->   Operation 3241 'or' 'or_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_247 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln55_58 = zext i12 %or_ln55_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3242 'zext' 'zext_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_247 : Operation 3243 [1/1] (0.00ns)   --->   "%weights2_addr_58 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3243 'getelementptr' 'weights2_addr_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_247 : Operation 3244 [2/2] (3.25ns)   --->   "%weights2_load_58 = load i12 %weights2_addr_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3244 'load' 'weights2_load_58' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 248 <SV = 114> <Delay = 8.23>
ST_248 : Operation 3245 [4/5] (8.23ns)   --->   "%add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s" [../CCode_backprop/backprop.c:55]   --->   Operation 3245 'dadd' 'add9_i1_s' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3246 [1/6] (7.78ns)   --->   "%mul6_i1_51 = dmul i64 %bitcast_ln55_52, i64 %activations1_load_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3246 'dmul' 'mul6_i1_51' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3247 [2/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3247 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3248 [3/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3248 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3249 [4/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3249 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3250 [5/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3250 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3251 [1/1] (0.00ns)   --->   "%bitcast_ln55_57 = bitcast i64 %weights2_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3251 'bitcast' 'bitcast_ln55_57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_248 : Operation 3252 [6/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3252 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 3253 [1/2] (3.25ns)   --->   "%weights2_load_58 = load i12 %weights2_addr_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3253 'load' 'weights2_load_58' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_248 : Operation 3254 [1/1] (0.00ns)   --->   "%or_ln55_58 = or i12 %tmp_10, i12 59" [../CCode_backprop/backprop.c:55]   --->   Operation 3254 'or' 'or_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_248 : Operation 3255 [1/1] (0.00ns)   --->   "%zext_ln55_59 = zext i12 %or_ln55_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3255 'zext' 'zext_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_248 : Operation 3256 [1/1] (0.00ns)   --->   "%weights2_addr_59 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3256 'getelementptr' 'weights2_addr_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_248 : Operation 3257 [2/2] (3.25ns)   --->   "%weights2_load_59 = load i12 %weights2_addr_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3257 'load' 'weights2_load_59' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 249 <SV = 115> <Delay = 8.23>
ST_249 : Operation 3258 [3/5] (8.23ns)   --->   "%add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s" [../CCode_backprop/backprop.c:55]   --->   Operation 3258 'dadd' 'add9_i1_s' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3259 [1/6] (7.78ns)   --->   "%mul6_i1_52 = dmul i64 %bitcast_ln55_53, i64 %activations1_load_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3259 'dmul' 'mul6_i1_52' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3260 [2/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3260 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3261 [3/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3261 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3262 [4/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3262 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3263 [5/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3263 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3264 [1/1] (0.00ns)   --->   "%bitcast_ln55_58 = bitcast i64 %weights2_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3264 'bitcast' 'bitcast_ln55_58' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_249 : Operation 3265 [6/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3265 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 3266 [1/2] (3.25ns)   --->   "%weights2_load_59 = load i12 %weights2_addr_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3266 'load' 'weights2_load_59' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_249 : Operation 3267 [1/1] (0.00ns)   --->   "%or_ln55_59 = or i12 %tmp_10, i12 60" [../CCode_backprop/backprop.c:55]   --->   Operation 3267 'or' 'or_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_249 : Operation 3268 [1/1] (0.00ns)   --->   "%zext_ln55_60 = zext i12 %or_ln55_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3268 'zext' 'zext_ln55_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_249 : Operation 3269 [1/1] (0.00ns)   --->   "%weights2_addr_60 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3269 'getelementptr' 'weights2_addr_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_249 : Operation 3270 [2/2] (3.25ns)   --->   "%weights2_load_60 = load i12 %weights2_addr_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3270 'load' 'weights2_load_60' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 250 <SV = 116> <Delay = 8.23>
ST_250 : Operation 3271 [2/5] (8.23ns)   --->   "%add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s" [../CCode_backprop/backprop.c:55]   --->   Operation 3271 'dadd' 'add9_i1_s' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3272 [1/6] (7.78ns)   --->   "%mul6_i1_53 = dmul i64 %bitcast_ln55_54, i64 %activations1_load_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3272 'dmul' 'mul6_i1_53' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3273 [2/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3273 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3274 [3/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3274 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3275 [4/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3275 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3276 [5/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3276 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3277 [1/1] (0.00ns)   --->   "%bitcast_ln55_59 = bitcast i64 %weights2_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3277 'bitcast' 'bitcast_ln55_59' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_250 : Operation 3278 [6/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3278 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 3279 [1/2] (3.25ns)   --->   "%weights2_load_60 = load i12 %weights2_addr_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3279 'load' 'weights2_load_60' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_250 : Operation 3280 [1/1] (0.00ns)   --->   "%or_ln55_60 = or i12 %tmp_10, i12 61" [../CCode_backprop/backprop.c:55]   --->   Operation 3280 'or' 'or_ln55_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_250 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln55_61 = zext i12 %or_ln55_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3281 'zext' 'zext_ln55_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_250 : Operation 3282 [1/1] (0.00ns)   --->   "%weights2_addr_61 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3282 'getelementptr' 'weights2_addr_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_250 : Operation 3283 [2/2] (3.25ns)   --->   "%weights2_load_61 = load i12 %weights2_addr_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3283 'load' 'weights2_load_61' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 251 <SV = 117> <Delay = 8.23>
ST_251 : Operation 3284 [1/5] (8.23ns)   --->   "%add9_i1_s = dadd i64 %add9_i1_9, i64 %mul6_i1_s" [../CCode_backprop/backprop.c:55]   --->   Operation 3284 'dadd' 'add9_i1_s' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3285 [1/6] (7.78ns)   --->   "%mul6_i1_54 = dmul i64 %bitcast_ln55_55, i64 %activations1_load_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3285 'dmul' 'mul6_i1_54' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3286 [2/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3286 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3287 [3/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3287 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3288 [4/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3288 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3289 [5/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3289 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3290 [1/1] (0.00ns)   --->   "%bitcast_ln55_60 = bitcast i64 %weights2_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3290 'bitcast' 'bitcast_ln55_60' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_251 : Operation 3291 [6/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3291 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 3292 [1/2] (3.25ns)   --->   "%weights2_load_61 = load i12 %weights2_addr_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3292 'load' 'weights2_load_61' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_251 : Operation 3293 [1/1] (0.00ns)   --->   "%or_ln55_61 = or i12 %tmp_10, i12 62" [../CCode_backprop/backprop.c:55]   --->   Operation 3293 'or' 'or_ln55_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_251 : Operation 3294 [1/1] (0.00ns)   --->   "%zext_ln55_62 = zext i12 %or_ln55_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3294 'zext' 'zext_ln55_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_251 : Operation 3295 [1/1] (0.00ns)   --->   "%weights2_addr_62 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3295 'getelementptr' 'weights2_addr_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_251 : Operation 3296 [2/2] (3.25ns)   --->   "%weights2_load_62 = load i12 %weights2_addr_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3296 'load' 'weights2_load_62' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 252 <SV = 118> <Delay = 8.23>
ST_252 : Operation 3297 [5/5] (8.23ns)   --->   "%add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10" [../CCode_backprop/backprop.c:55]   --->   Operation 3297 'dadd' 'add9_i1_10' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3298 [1/6] (7.78ns)   --->   "%mul6_i1_55 = dmul i64 %bitcast_ln55_56, i64 %activations1_load_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3298 'dmul' 'mul6_i1_55' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3299 [2/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3299 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3300 [3/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3300 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3301 [4/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3301 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3302 [5/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3302 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3303 [1/1] (0.00ns)   --->   "%bitcast_ln55_61 = bitcast i64 %weights2_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3303 'bitcast' 'bitcast_ln55_61' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_252 : Operation 3304 [6/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3304 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 3305 [1/2] (3.25ns)   --->   "%weights2_load_62 = load i12 %weights2_addr_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3305 'load' 'weights2_load_62' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_252 : Operation 3306 [1/1] (0.00ns)   --->   "%or_ln55_62 = or i12 %tmp_10, i12 63" [../CCode_backprop/backprop.c:55]   --->   Operation 3306 'or' 'or_ln55_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_252 : Operation 3307 [1/1] (0.00ns)   --->   "%zext_ln55_63 = zext i12 %or_ln55_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3307 'zext' 'zext_ln55_63' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_252 : Operation 3308 [1/1] (0.00ns)   --->   "%weights2_addr_63 = getelementptr i64 %weights2, i64 0, i64 %zext_ln55_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3308 'getelementptr' 'weights2_addr_63' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_252 : Operation 3309 [2/2] (3.25ns)   --->   "%weights2_load_63 = load i12 %weights2_addr_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3309 'load' 'weights2_load_63' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 253 <SV = 119> <Delay = 8.23>
ST_253 : Operation 3310 [4/5] (8.23ns)   --->   "%add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10" [../CCode_backprop/backprop.c:55]   --->   Operation 3310 'dadd' 'add9_i1_10' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3311 [1/6] (7.78ns)   --->   "%mul6_i1_56 = dmul i64 %bitcast_ln55_57, i64 %activations1_load_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3311 'dmul' 'mul6_i1_56' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3312 [2/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3312 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3313 [3/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3313 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3314 [4/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3314 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3315 [5/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3315 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3316 [1/1] (0.00ns)   --->   "%bitcast_ln55_62 = bitcast i64 %weights2_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3316 'bitcast' 'bitcast_ln55_62' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_253 : Operation 3317 [6/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3317 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 3318 [1/2] (3.25ns)   --->   "%weights2_load_63 = load i12 %weights2_addr_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3318 'load' 'weights2_load_63' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 254 <SV = 120> <Delay = 8.23>
ST_254 : Operation 3319 [3/5] (8.23ns)   --->   "%add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10" [../CCode_backprop/backprop.c:55]   --->   Operation 3319 'dadd' 'add9_i1_10' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3320 [1/6] (7.78ns)   --->   "%mul6_i1_57 = dmul i64 %bitcast_ln55_58, i64 %activations1_load_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3320 'dmul' 'mul6_i1_57' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3321 [2/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3321 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3322 [3/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3322 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3323 [4/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3323 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3324 [5/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3324 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 3325 [1/1] (0.00ns)   --->   "%bitcast_ln55_63 = bitcast i64 %weights2_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3325 'bitcast' 'bitcast_ln55_63' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_254 : Operation 3326 [6/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3326 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 121> <Delay = 8.23>
ST_255 : Operation 3327 [2/5] (8.23ns)   --->   "%add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10" [../CCode_backprop/backprop.c:55]   --->   Operation 3327 'dadd' 'add9_i1_10' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3328 [1/6] (7.78ns)   --->   "%mul6_i1_58 = dmul i64 %bitcast_ln55_59, i64 %activations1_load_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3328 'dmul' 'mul6_i1_58' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3329 [2/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3329 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3330 [3/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3330 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3331 [4/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3331 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 3332 [5/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3332 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 122> <Delay = 8.23>
ST_256 : Operation 3333 [1/5] (8.23ns)   --->   "%add9_i1_10 = dadd i64 %add9_i1_s, i64 %mul6_i1_10" [../CCode_backprop/backprop.c:55]   --->   Operation 3333 'dadd' 'add9_i1_10' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3334 [1/6] (7.78ns)   --->   "%mul6_i1_59 = dmul i64 %bitcast_ln55_60, i64 %activations1_load_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3334 'dmul' 'mul6_i1_59' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3335 [2/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3335 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3336 [3/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3336 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 3337 [4/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3337 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 123> <Delay = 8.23>
ST_257 : Operation 3338 [5/5] (8.23ns)   --->   "%add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11" [../CCode_backprop/backprop.c:55]   --->   Operation 3338 'dadd' 'add9_i1_11' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3339 [1/6] (7.78ns)   --->   "%mul6_i1_60 = dmul i64 %bitcast_ln55_61, i64 %activations1_load_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3339 'dmul' 'mul6_i1_60' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3340 [2/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3340 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 3341 [3/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3341 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 124> <Delay = 8.23>
ST_258 : Operation 3342 [4/5] (8.23ns)   --->   "%add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11" [../CCode_backprop/backprop.c:55]   --->   Operation 3342 'dadd' 'add9_i1_11' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3343 [1/6] (7.78ns)   --->   "%mul6_i1_61 = dmul i64 %bitcast_ln55_62, i64 %activations1_load_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3343 'dmul' 'mul6_i1_61' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 3344 [2/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3344 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 125> <Delay = 8.23>
ST_259 : Operation 3345 [3/5] (8.23ns)   --->   "%add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11" [../CCode_backprop/backprop.c:55]   --->   Operation 3345 'dadd' 'add9_i1_11' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 3346 [1/6] (7.78ns)   --->   "%mul6_i1_62 = dmul i64 %bitcast_ln55_63, i64 %activations1_load_63" [../CCode_backprop/backprop.c:55]   --->   Operation 3346 'dmul' 'mul6_i1_62' <Predicate = (!icmp_ln52)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 126> <Delay = 8.23>
ST_260 : Operation 3347 [2/5] (8.23ns)   --->   "%add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11" [../CCode_backprop/backprop.c:55]   --->   Operation 3347 'dadd' 'add9_i1_11' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 127> <Delay = 8.23>
ST_261 : Operation 3348 [1/5] (8.23ns)   --->   "%add9_i1_11 = dadd i64 %add9_i1_10, i64 %mul6_i1_11" [../CCode_backprop/backprop.c:55]   --->   Operation 3348 'dadd' 'add9_i1_11' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 128> <Delay = 8.23>
ST_262 : Operation 3349 [5/5] (8.23ns)   --->   "%add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12" [../CCode_backprop/backprop.c:55]   --->   Operation 3349 'dadd' 'add9_i1_12' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 129> <Delay = 8.23>
ST_263 : Operation 3350 [4/5] (8.23ns)   --->   "%add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12" [../CCode_backprop/backprop.c:55]   --->   Operation 3350 'dadd' 'add9_i1_12' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 130> <Delay = 8.23>
ST_264 : Operation 3351 [3/5] (8.23ns)   --->   "%add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12" [../CCode_backprop/backprop.c:55]   --->   Operation 3351 'dadd' 'add9_i1_12' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 131> <Delay = 8.23>
ST_265 : Operation 3352 [2/5] (8.23ns)   --->   "%add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12" [../CCode_backprop/backprop.c:55]   --->   Operation 3352 'dadd' 'add9_i1_12' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 132> <Delay = 8.23>
ST_266 : Operation 3353 [1/5] (8.23ns)   --->   "%add9_i1_12 = dadd i64 %add9_i1_11, i64 %mul6_i1_12" [../CCode_backprop/backprop.c:55]   --->   Operation 3353 'dadd' 'add9_i1_12' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 133> <Delay = 8.23>
ST_267 : Operation 3354 [5/5] (8.23ns)   --->   "%add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13" [../CCode_backprop/backprop.c:55]   --->   Operation 3354 'dadd' 'add9_i1_13' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 134> <Delay = 8.23>
ST_268 : Operation 3355 [4/5] (8.23ns)   --->   "%add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13" [../CCode_backprop/backprop.c:55]   --->   Operation 3355 'dadd' 'add9_i1_13' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 135> <Delay = 8.23>
ST_269 : Operation 3356 [3/5] (8.23ns)   --->   "%add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13" [../CCode_backprop/backprop.c:55]   --->   Operation 3356 'dadd' 'add9_i1_13' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 136> <Delay = 8.23>
ST_270 : Operation 3357 [2/5] (8.23ns)   --->   "%add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13" [../CCode_backprop/backprop.c:55]   --->   Operation 3357 'dadd' 'add9_i1_13' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 137> <Delay = 8.23>
ST_271 : Operation 3358 [1/5] (8.23ns)   --->   "%add9_i1_13 = dadd i64 %add9_i1_12, i64 %mul6_i1_13" [../CCode_backprop/backprop.c:55]   --->   Operation 3358 'dadd' 'add9_i1_13' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 138> <Delay = 8.23>
ST_272 : Operation 3359 [5/5] (8.23ns)   --->   "%add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14" [../CCode_backprop/backprop.c:55]   --->   Operation 3359 'dadd' 'add9_i1_14' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 139> <Delay = 8.23>
ST_273 : Operation 3360 [4/5] (8.23ns)   --->   "%add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14" [../CCode_backprop/backprop.c:55]   --->   Operation 3360 'dadd' 'add9_i1_14' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 140> <Delay = 8.23>
ST_274 : Operation 3361 [3/5] (8.23ns)   --->   "%add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14" [../CCode_backprop/backprop.c:55]   --->   Operation 3361 'dadd' 'add9_i1_14' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 141> <Delay = 8.23>
ST_275 : Operation 3362 [2/5] (8.23ns)   --->   "%add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14" [../CCode_backprop/backprop.c:55]   --->   Operation 3362 'dadd' 'add9_i1_14' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 142> <Delay = 8.23>
ST_276 : Operation 3363 [1/5] (8.23ns)   --->   "%add9_i1_14 = dadd i64 %add9_i1_13, i64 %mul6_i1_14" [../CCode_backprop/backprop.c:55]   --->   Operation 3363 'dadd' 'add9_i1_14' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 143> <Delay = 8.23>
ST_277 : Operation 3364 [5/5] (8.23ns)   --->   "%add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15" [../CCode_backprop/backprop.c:55]   --->   Operation 3364 'dadd' 'add9_i1_15' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 144> <Delay = 8.23>
ST_278 : Operation 3365 [4/5] (8.23ns)   --->   "%add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15" [../CCode_backprop/backprop.c:55]   --->   Operation 3365 'dadd' 'add9_i1_15' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 145> <Delay = 8.23>
ST_279 : Operation 3366 [3/5] (8.23ns)   --->   "%add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15" [../CCode_backprop/backprop.c:55]   --->   Operation 3366 'dadd' 'add9_i1_15' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 146> <Delay = 8.23>
ST_280 : Operation 3367 [2/5] (8.23ns)   --->   "%add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15" [../CCode_backprop/backprop.c:55]   --->   Operation 3367 'dadd' 'add9_i1_15' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 147> <Delay = 8.23>
ST_281 : Operation 3368 [1/5] (8.23ns)   --->   "%add9_i1_15 = dadd i64 %add9_i1_14, i64 %mul6_i1_15" [../CCode_backprop/backprop.c:55]   --->   Operation 3368 'dadd' 'add9_i1_15' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 148> <Delay = 8.23>
ST_282 : Operation 3369 [5/5] (8.23ns)   --->   "%add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16" [../CCode_backprop/backprop.c:55]   --->   Operation 3369 'dadd' 'add9_i1_16' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 149> <Delay = 8.23>
ST_283 : Operation 3370 [4/5] (8.23ns)   --->   "%add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16" [../CCode_backprop/backprop.c:55]   --->   Operation 3370 'dadd' 'add9_i1_16' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 150> <Delay = 8.23>
ST_284 : Operation 3371 [3/5] (8.23ns)   --->   "%add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16" [../CCode_backprop/backprop.c:55]   --->   Operation 3371 'dadd' 'add9_i1_16' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 151> <Delay = 8.23>
ST_285 : Operation 3372 [2/5] (8.23ns)   --->   "%add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16" [../CCode_backprop/backprop.c:55]   --->   Operation 3372 'dadd' 'add9_i1_16' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 152> <Delay = 8.23>
ST_286 : Operation 3373 [1/5] (8.23ns)   --->   "%add9_i1_16 = dadd i64 %add9_i1_15, i64 %mul6_i1_16" [../CCode_backprop/backprop.c:55]   --->   Operation 3373 'dadd' 'add9_i1_16' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 153> <Delay = 8.23>
ST_287 : Operation 3374 [5/5] (8.23ns)   --->   "%add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17" [../CCode_backprop/backprop.c:55]   --->   Operation 3374 'dadd' 'add9_i1_17' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 154> <Delay = 8.23>
ST_288 : Operation 3375 [4/5] (8.23ns)   --->   "%add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17" [../CCode_backprop/backprop.c:55]   --->   Operation 3375 'dadd' 'add9_i1_17' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 155> <Delay = 8.23>
ST_289 : Operation 3376 [3/5] (8.23ns)   --->   "%add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17" [../CCode_backprop/backprop.c:55]   --->   Operation 3376 'dadd' 'add9_i1_17' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 156> <Delay = 8.23>
ST_290 : Operation 3377 [2/5] (8.23ns)   --->   "%add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17" [../CCode_backprop/backprop.c:55]   --->   Operation 3377 'dadd' 'add9_i1_17' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 157> <Delay = 8.23>
ST_291 : Operation 3378 [1/5] (8.23ns)   --->   "%add9_i1_17 = dadd i64 %add9_i1_16, i64 %mul6_i1_17" [../CCode_backprop/backprop.c:55]   --->   Operation 3378 'dadd' 'add9_i1_17' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 158> <Delay = 8.23>
ST_292 : Operation 3379 [5/5] (8.23ns)   --->   "%add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18" [../CCode_backprop/backprop.c:55]   --->   Operation 3379 'dadd' 'add9_i1_18' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 159> <Delay = 8.23>
ST_293 : Operation 3380 [4/5] (8.23ns)   --->   "%add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18" [../CCode_backprop/backprop.c:55]   --->   Operation 3380 'dadd' 'add9_i1_18' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 160> <Delay = 8.23>
ST_294 : Operation 3381 [3/5] (8.23ns)   --->   "%add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18" [../CCode_backprop/backprop.c:55]   --->   Operation 3381 'dadd' 'add9_i1_18' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 161> <Delay = 8.23>
ST_295 : Operation 3382 [2/5] (8.23ns)   --->   "%add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18" [../CCode_backprop/backprop.c:55]   --->   Operation 3382 'dadd' 'add9_i1_18' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 162> <Delay = 8.23>
ST_296 : Operation 3383 [1/5] (8.23ns)   --->   "%add9_i1_18 = dadd i64 %add9_i1_17, i64 %mul6_i1_18" [../CCode_backprop/backprop.c:55]   --->   Operation 3383 'dadd' 'add9_i1_18' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 163> <Delay = 8.23>
ST_297 : Operation 3384 [5/5] (8.23ns)   --->   "%add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19" [../CCode_backprop/backprop.c:55]   --->   Operation 3384 'dadd' 'add9_i1_19' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 164> <Delay = 8.23>
ST_298 : Operation 3385 [4/5] (8.23ns)   --->   "%add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19" [../CCode_backprop/backprop.c:55]   --->   Operation 3385 'dadd' 'add9_i1_19' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 165> <Delay = 8.23>
ST_299 : Operation 3386 [3/5] (8.23ns)   --->   "%add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19" [../CCode_backprop/backprop.c:55]   --->   Operation 3386 'dadd' 'add9_i1_19' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 166> <Delay = 8.23>
ST_300 : Operation 3387 [2/5] (8.23ns)   --->   "%add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19" [../CCode_backprop/backprop.c:55]   --->   Operation 3387 'dadd' 'add9_i1_19' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 167> <Delay = 8.23>
ST_301 : Operation 3388 [1/5] (8.23ns)   --->   "%add9_i1_19 = dadd i64 %add9_i1_18, i64 %mul6_i1_19" [../CCode_backprop/backprop.c:55]   --->   Operation 3388 'dadd' 'add9_i1_19' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 168> <Delay = 8.23>
ST_302 : Operation 3389 [5/5] (8.23ns)   --->   "%add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20" [../CCode_backprop/backprop.c:55]   --->   Operation 3389 'dadd' 'add9_i1_20' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 169> <Delay = 8.23>
ST_303 : Operation 3390 [4/5] (8.23ns)   --->   "%add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20" [../CCode_backprop/backprop.c:55]   --->   Operation 3390 'dadd' 'add9_i1_20' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 170> <Delay = 8.23>
ST_304 : Operation 3391 [3/5] (8.23ns)   --->   "%add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20" [../CCode_backprop/backprop.c:55]   --->   Operation 3391 'dadd' 'add9_i1_20' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 171> <Delay = 8.23>
ST_305 : Operation 3392 [2/5] (8.23ns)   --->   "%add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20" [../CCode_backprop/backprop.c:55]   --->   Operation 3392 'dadd' 'add9_i1_20' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 172> <Delay = 8.23>
ST_306 : Operation 3393 [1/5] (8.23ns)   --->   "%add9_i1_20 = dadd i64 %add9_i1_19, i64 %mul6_i1_20" [../CCode_backprop/backprop.c:55]   --->   Operation 3393 'dadd' 'add9_i1_20' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 173> <Delay = 8.23>
ST_307 : Operation 3394 [5/5] (8.23ns)   --->   "%add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21" [../CCode_backprop/backprop.c:55]   --->   Operation 3394 'dadd' 'add9_i1_21' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 174> <Delay = 8.23>
ST_308 : Operation 3395 [4/5] (8.23ns)   --->   "%add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21" [../CCode_backprop/backprop.c:55]   --->   Operation 3395 'dadd' 'add9_i1_21' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 175> <Delay = 8.23>
ST_309 : Operation 3396 [3/5] (8.23ns)   --->   "%add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21" [../CCode_backprop/backprop.c:55]   --->   Operation 3396 'dadd' 'add9_i1_21' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 176> <Delay = 8.23>
ST_310 : Operation 3397 [2/5] (8.23ns)   --->   "%add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21" [../CCode_backprop/backprop.c:55]   --->   Operation 3397 'dadd' 'add9_i1_21' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 177> <Delay = 8.23>
ST_311 : Operation 3398 [1/5] (8.23ns)   --->   "%add9_i1_21 = dadd i64 %add9_i1_20, i64 %mul6_i1_21" [../CCode_backprop/backprop.c:55]   --->   Operation 3398 'dadd' 'add9_i1_21' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 178> <Delay = 8.23>
ST_312 : Operation 3399 [5/5] (8.23ns)   --->   "%add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22" [../CCode_backprop/backprop.c:55]   --->   Operation 3399 'dadd' 'add9_i1_22' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 179> <Delay = 8.23>
ST_313 : Operation 3400 [4/5] (8.23ns)   --->   "%add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22" [../CCode_backprop/backprop.c:55]   --->   Operation 3400 'dadd' 'add9_i1_22' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 180> <Delay = 8.23>
ST_314 : Operation 3401 [3/5] (8.23ns)   --->   "%add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22" [../CCode_backprop/backprop.c:55]   --->   Operation 3401 'dadd' 'add9_i1_22' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 181> <Delay = 8.23>
ST_315 : Operation 3402 [2/5] (8.23ns)   --->   "%add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22" [../CCode_backprop/backprop.c:55]   --->   Operation 3402 'dadd' 'add9_i1_22' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 182> <Delay = 8.23>
ST_316 : Operation 3403 [1/5] (8.23ns)   --->   "%add9_i1_22 = dadd i64 %add9_i1_21, i64 %mul6_i1_22" [../CCode_backprop/backprop.c:55]   --->   Operation 3403 'dadd' 'add9_i1_22' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 183> <Delay = 8.23>
ST_317 : Operation 3404 [5/5] (8.23ns)   --->   "%add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23" [../CCode_backprop/backprop.c:55]   --->   Operation 3404 'dadd' 'add9_i1_23' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 184> <Delay = 8.23>
ST_318 : Operation 3405 [4/5] (8.23ns)   --->   "%add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23" [../CCode_backprop/backprop.c:55]   --->   Operation 3405 'dadd' 'add9_i1_23' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 185> <Delay = 8.23>
ST_319 : Operation 3406 [3/5] (8.23ns)   --->   "%add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23" [../CCode_backprop/backprop.c:55]   --->   Operation 3406 'dadd' 'add9_i1_23' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 186> <Delay = 8.23>
ST_320 : Operation 3407 [2/5] (8.23ns)   --->   "%add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23" [../CCode_backprop/backprop.c:55]   --->   Operation 3407 'dadd' 'add9_i1_23' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 187> <Delay = 8.23>
ST_321 : Operation 3408 [1/5] (8.23ns)   --->   "%add9_i1_23 = dadd i64 %add9_i1_22, i64 %mul6_i1_23" [../CCode_backprop/backprop.c:55]   --->   Operation 3408 'dadd' 'add9_i1_23' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 188> <Delay = 8.23>
ST_322 : Operation 3409 [5/5] (8.23ns)   --->   "%add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24" [../CCode_backprop/backprop.c:55]   --->   Operation 3409 'dadd' 'add9_i1_24' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 189> <Delay = 8.23>
ST_323 : Operation 3410 [4/5] (8.23ns)   --->   "%add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24" [../CCode_backprop/backprop.c:55]   --->   Operation 3410 'dadd' 'add9_i1_24' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 190> <Delay = 8.23>
ST_324 : Operation 3411 [3/5] (8.23ns)   --->   "%add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24" [../CCode_backprop/backprop.c:55]   --->   Operation 3411 'dadd' 'add9_i1_24' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 191> <Delay = 8.23>
ST_325 : Operation 3412 [2/5] (8.23ns)   --->   "%add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24" [../CCode_backprop/backprop.c:55]   --->   Operation 3412 'dadd' 'add9_i1_24' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 192> <Delay = 8.23>
ST_326 : Operation 3413 [1/5] (8.23ns)   --->   "%add9_i1_24 = dadd i64 %add9_i1_23, i64 %mul6_i1_24" [../CCode_backprop/backprop.c:55]   --->   Operation 3413 'dadd' 'add9_i1_24' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 193> <Delay = 8.23>
ST_327 : Operation 3414 [5/5] (8.23ns)   --->   "%add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25" [../CCode_backprop/backprop.c:55]   --->   Operation 3414 'dadd' 'add9_i1_25' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 194> <Delay = 8.23>
ST_328 : Operation 3415 [4/5] (8.23ns)   --->   "%add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25" [../CCode_backprop/backprop.c:55]   --->   Operation 3415 'dadd' 'add9_i1_25' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 195> <Delay = 8.23>
ST_329 : Operation 3416 [3/5] (8.23ns)   --->   "%add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25" [../CCode_backprop/backprop.c:55]   --->   Operation 3416 'dadd' 'add9_i1_25' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 196> <Delay = 8.23>
ST_330 : Operation 3417 [2/5] (8.23ns)   --->   "%add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25" [../CCode_backprop/backprop.c:55]   --->   Operation 3417 'dadd' 'add9_i1_25' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 197> <Delay = 8.23>
ST_331 : Operation 3418 [1/5] (8.23ns)   --->   "%add9_i1_25 = dadd i64 %add9_i1_24, i64 %mul6_i1_25" [../CCode_backprop/backprop.c:55]   --->   Operation 3418 'dadd' 'add9_i1_25' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 198> <Delay = 8.23>
ST_332 : Operation 3419 [5/5] (8.23ns)   --->   "%add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26" [../CCode_backprop/backprop.c:55]   --->   Operation 3419 'dadd' 'add9_i1_26' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 199> <Delay = 8.23>
ST_333 : Operation 3420 [4/5] (8.23ns)   --->   "%add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26" [../CCode_backprop/backprop.c:55]   --->   Operation 3420 'dadd' 'add9_i1_26' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 200> <Delay = 8.23>
ST_334 : Operation 3421 [3/5] (8.23ns)   --->   "%add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26" [../CCode_backprop/backprop.c:55]   --->   Operation 3421 'dadd' 'add9_i1_26' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 201> <Delay = 8.23>
ST_335 : Operation 3422 [2/5] (8.23ns)   --->   "%add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26" [../CCode_backprop/backprop.c:55]   --->   Operation 3422 'dadd' 'add9_i1_26' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 202> <Delay = 8.23>
ST_336 : Operation 3423 [1/5] (8.23ns)   --->   "%add9_i1_26 = dadd i64 %add9_i1_25, i64 %mul6_i1_26" [../CCode_backprop/backprop.c:55]   --->   Operation 3423 'dadd' 'add9_i1_26' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 203> <Delay = 8.23>
ST_337 : Operation 3424 [5/5] (8.23ns)   --->   "%add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27" [../CCode_backprop/backprop.c:55]   --->   Operation 3424 'dadd' 'add9_i1_27' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 204> <Delay = 8.23>
ST_338 : Operation 3425 [4/5] (8.23ns)   --->   "%add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27" [../CCode_backprop/backprop.c:55]   --->   Operation 3425 'dadd' 'add9_i1_27' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 205> <Delay = 8.23>
ST_339 : Operation 3426 [3/5] (8.23ns)   --->   "%add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27" [../CCode_backprop/backprop.c:55]   --->   Operation 3426 'dadd' 'add9_i1_27' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 206> <Delay = 8.23>
ST_340 : Operation 3427 [2/5] (8.23ns)   --->   "%add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27" [../CCode_backprop/backprop.c:55]   --->   Operation 3427 'dadd' 'add9_i1_27' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 207> <Delay = 8.23>
ST_341 : Operation 3428 [1/5] (8.23ns)   --->   "%add9_i1_27 = dadd i64 %add9_i1_26, i64 %mul6_i1_27" [../CCode_backprop/backprop.c:55]   --->   Operation 3428 'dadd' 'add9_i1_27' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 208> <Delay = 8.23>
ST_342 : Operation 3429 [5/5] (8.23ns)   --->   "%add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28" [../CCode_backprop/backprop.c:55]   --->   Operation 3429 'dadd' 'add9_i1_28' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 209> <Delay = 8.23>
ST_343 : Operation 3430 [4/5] (8.23ns)   --->   "%add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28" [../CCode_backprop/backprop.c:55]   --->   Operation 3430 'dadd' 'add9_i1_28' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 210> <Delay = 8.23>
ST_344 : Operation 3431 [3/5] (8.23ns)   --->   "%add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28" [../CCode_backprop/backprop.c:55]   --->   Operation 3431 'dadd' 'add9_i1_28' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 211> <Delay = 8.23>
ST_345 : Operation 3432 [2/5] (8.23ns)   --->   "%add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28" [../CCode_backprop/backprop.c:55]   --->   Operation 3432 'dadd' 'add9_i1_28' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 212> <Delay = 8.23>
ST_346 : Operation 3433 [1/5] (8.23ns)   --->   "%add9_i1_28 = dadd i64 %add9_i1_27, i64 %mul6_i1_28" [../CCode_backprop/backprop.c:55]   --->   Operation 3433 'dadd' 'add9_i1_28' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 213> <Delay = 8.23>
ST_347 : Operation 3434 [5/5] (8.23ns)   --->   "%add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29" [../CCode_backprop/backprop.c:55]   --->   Operation 3434 'dadd' 'add9_i1_29' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 214> <Delay = 8.23>
ST_348 : Operation 3435 [4/5] (8.23ns)   --->   "%add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29" [../CCode_backprop/backprop.c:55]   --->   Operation 3435 'dadd' 'add9_i1_29' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 215> <Delay = 8.23>
ST_349 : Operation 3436 [3/5] (8.23ns)   --->   "%add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29" [../CCode_backprop/backprop.c:55]   --->   Operation 3436 'dadd' 'add9_i1_29' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 216> <Delay = 8.23>
ST_350 : Operation 3437 [2/5] (8.23ns)   --->   "%add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29" [../CCode_backprop/backprop.c:55]   --->   Operation 3437 'dadd' 'add9_i1_29' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 217> <Delay = 8.23>
ST_351 : Operation 3438 [1/5] (8.23ns)   --->   "%add9_i1_29 = dadd i64 %add9_i1_28, i64 %mul6_i1_29" [../CCode_backprop/backprop.c:55]   --->   Operation 3438 'dadd' 'add9_i1_29' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 218> <Delay = 8.23>
ST_352 : Operation 3439 [5/5] (8.23ns)   --->   "%add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30" [../CCode_backprop/backprop.c:55]   --->   Operation 3439 'dadd' 'add9_i1_30' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 219> <Delay = 8.23>
ST_353 : Operation 3440 [4/5] (8.23ns)   --->   "%add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30" [../CCode_backprop/backprop.c:55]   --->   Operation 3440 'dadd' 'add9_i1_30' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 220> <Delay = 8.23>
ST_354 : Operation 3441 [3/5] (8.23ns)   --->   "%add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30" [../CCode_backprop/backprop.c:55]   --->   Operation 3441 'dadd' 'add9_i1_30' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 221> <Delay = 8.23>
ST_355 : Operation 3442 [2/5] (8.23ns)   --->   "%add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30" [../CCode_backprop/backprop.c:55]   --->   Operation 3442 'dadd' 'add9_i1_30' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 222> <Delay = 8.23>
ST_356 : Operation 3443 [1/5] (8.23ns)   --->   "%add9_i1_30 = dadd i64 %add9_i1_29, i64 %mul6_i1_30" [../CCode_backprop/backprop.c:55]   --->   Operation 3443 'dadd' 'add9_i1_30' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 223> <Delay = 8.23>
ST_357 : Operation 3444 [5/5] (8.23ns)   --->   "%add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31" [../CCode_backprop/backprop.c:55]   --->   Operation 3444 'dadd' 'add9_i1_31' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 224> <Delay = 8.23>
ST_358 : Operation 3445 [4/5] (8.23ns)   --->   "%add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31" [../CCode_backprop/backprop.c:55]   --->   Operation 3445 'dadd' 'add9_i1_31' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 225> <Delay = 8.23>
ST_359 : Operation 3446 [3/5] (8.23ns)   --->   "%add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31" [../CCode_backprop/backprop.c:55]   --->   Operation 3446 'dadd' 'add9_i1_31' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 226> <Delay = 8.23>
ST_360 : Operation 3447 [2/5] (8.23ns)   --->   "%add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31" [../CCode_backprop/backprop.c:55]   --->   Operation 3447 'dadd' 'add9_i1_31' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 227> <Delay = 8.23>
ST_361 : Operation 3448 [1/5] (8.23ns)   --->   "%add9_i1_31 = dadd i64 %add9_i1_30, i64 %mul6_i1_31" [../CCode_backprop/backprop.c:55]   --->   Operation 3448 'dadd' 'add9_i1_31' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 228> <Delay = 8.23>
ST_362 : Operation 3449 [5/5] (8.23ns)   --->   "%add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32" [../CCode_backprop/backprop.c:55]   --->   Operation 3449 'dadd' 'add9_i1_32' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 229> <Delay = 8.23>
ST_363 : Operation 3450 [4/5] (8.23ns)   --->   "%add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32" [../CCode_backprop/backprop.c:55]   --->   Operation 3450 'dadd' 'add9_i1_32' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 230> <Delay = 8.23>
ST_364 : Operation 3451 [3/5] (8.23ns)   --->   "%add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32" [../CCode_backprop/backprop.c:55]   --->   Operation 3451 'dadd' 'add9_i1_32' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 231> <Delay = 8.23>
ST_365 : Operation 3452 [2/5] (8.23ns)   --->   "%add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32" [../CCode_backprop/backprop.c:55]   --->   Operation 3452 'dadd' 'add9_i1_32' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 232> <Delay = 8.23>
ST_366 : Operation 3453 [1/5] (8.23ns)   --->   "%add9_i1_32 = dadd i64 %add9_i1_31, i64 %mul6_i1_32" [../CCode_backprop/backprop.c:55]   --->   Operation 3453 'dadd' 'add9_i1_32' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 233> <Delay = 8.23>
ST_367 : Operation 3454 [5/5] (8.23ns)   --->   "%add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33" [../CCode_backprop/backprop.c:55]   --->   Operation 3454 'dadd' 'add9_i1_33' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 234> <Delay = 8.23>
ST_368 : Operation 3455 [4/5] (8.23ns)   --->   "%add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33" [../CCode_backprop/backprop.c:55]   --->   Operation 3455 'dadd' 'add9_i1_33' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 235> <Delay = 8.23>
ST_369 : Operation 3456 [3/5] (8.23ns)   --->   "%add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33" [../CCode_backprop/backprop.c:55]   --->   Operation 3456 'dadd' 'add9_i1_33' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 236> <Delay = 8.23>
ST_370 : Operation 3457 [2/5] (8.23ns)   --->   "%add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33" [../CCode_backprop/backprop.c:55]   --->   Operation 3457 'dadd' 'add9_i1_33' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 237> <Delay = 8.23>
ST_371 : Operation 3458 [1/5] (8.23ns)   --->   "%add9_i1_33 = dadd i64 %add9_i1_32, i64 %mul6_i1_33" [../CCode_backprop/backprop.c:55]   --->   Operation 3458 'dadd' 'add9_i1_33' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 238> <Delay = 8.23>
ST_372 : Operation 3459 [5/5] (8.23ns)   --->   "%add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3459 'dadd' 'add9_i1_34' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 239> <Delay = 8.23>
ST_373 : Operation 3460 [4/5] (8.23ns)   --->   "%add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3460 'dadd' 'add9_i1_34' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 240> <Delay = 8.23>
ST_374 : Operation 3461 [3/5] (8.23ns)   --->   "%add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3461 'dadd' 'add9_i1_34' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 241> <Delay = 8.23>
ST_375 : Operation 3462 [2/5] (8.23ns)   --->   "%add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3462 'dadd' 'add9_i1_34' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 242> <Delay = 8.23>
ST_376 : Operation 3463 [1/5] (8.23ns)   --->   "%add9_i1_34 = dadd i64 %add9_i1_33, i64 %mul6_i1_34" [../CCode_backprop/backprop.c:55]   --->   Operation 3463 'dadd' 'add9_i1_34' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 243> <Delay = 8.23>
ST_377 : Operation 3464 [5/5] (8.23ns)   --->   "%add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3464 'dadd' 'add9_i1_35' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 244> <Delay = 8.23>
ST_378 : Operation 3465 [4/5] (8.23ns)   --->   "%add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3465 'dadd' 'add9_i1_35' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 245> <Delay = 8.23>
ST_379 : Operation 3466 [3/5] (8.23ns)   --->   "%add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3466 'dadd' 'add9_i1_35' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 380 <SV = 246> <Delay = 8.23>
ST_380 : Operation 3467 [2/5] (8.23ns)   --->   "%add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3467 'dadd' 'add9_i1_35' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 247> <Delay = 8.23>
ST_381 : Operation 3468 [1/5] (8.23ns)   --->   "%add9_i1_35 = dadd i64 %add9_i1_34, i64 %mul6_i1_35" [../CCode_backprop/backprop.c:55]   --->   Operation 3468 'dadd' 'add9_i1_35' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 382 <SV = 248> <Delay = 8.23>
ST_382 : Operation 3469 [5/5] (8.23ns)   --->   "%add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3469 'dadd' 'add9_i1_36' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 383 <SV = 249> <Delay = 8.23>
ST_383 : Operation 3470 [4/5] (8.23ns)   --->   "%add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3470 'dadd' 'add9_i1_36' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 384 <SV = 250> <Delay = 8.23>
ST_384 : Operation 3471 [3/5] (8.23ns)   --->   "%add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3471 'dadd' 'add9_i1_36' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 251> <Delay = 8.23>
ST_385 : Operation 3472 [2/5] (8.23ns)   --->   "%add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3472 'dadd' 'add9_i1_36' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 386 <SV = 252> <Delay = 8.23>
ST_386 : Operation 3473 [1/5] (8.23ns)   --->   "%add9_i1_36 = dadd i64 %add9_i1_35, i64 %mul6_i1_36" [../CCode_backprop/backprop.c:55]   --->   Operation 3473 'dadd' 'add9_i1_36' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 387 <SV = 253> <Delay = 8.23>
ST_387 : Operation 3474 [5/5] (8.23ns)   --->   "%add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3474 'dadd' 'add9_i1_37' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 388 <SV = 254> <Delay = 8.23>
ST_388 : Operation 3475 [4/5] (8.23ns)   --->   "%add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3475 'dadd' 'add9_i1_37' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 389 <SV = 255> <Delay = 8.23>
ST_389 : Operation 3476 [3/5] (8.23ns)   --->   "%add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3476 'dadd' 'add9_i1_37' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 390 <SV = 256> <Delay = 8.23>
ST_390 : Operation 3477 [2/5] (8.23ns)   --->   "%add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3477 'dadd' 'add9_i1_37' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 391 <SV = 257> <Delay = 8.23>
ST_391 : Operation 3478 [1/5] (8.23ns)   --->   "%add9_i1_37 = dadd i64 %add9_i1_36, i64 %mul6_i1_37" [../CCode_backprop/backprop.c:55]   --->   Operation 3478 'dadd' 'add9_i1_37' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 258> <Delay = 8.23>
ST_392 : Operation 3479 [5/5] (8.23ns)   --->   "%add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3479 'dadd' 'add9_i1_38' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 393 <SV = 259> <Delay = 8.23>
ST_393 : Operation 3480 [4/5] (8.23ns)   --->   "%add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3480 'dadd' 'add9_i1_38' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 394 <SV = 260> <Delay = 8.23>
ST_394 : Operation 3481 [3/5] (8.23ns)   --->   "%add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3481 'dadd' 'add9_i1_38' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 395 <SV = 261> <Delay = 8.23>
ST_395 : Operation 3482 [2/5] (8.23ns)   --->   "%add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3482 'dadd' 'add9_i1_38' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 396 <SV = 262> <Delay = 8.23>
ST_396 : Operation 3483 [1/5] (8.23ns)   --->   "%add9_i1_38 = dadd i64 %add9_i1_37, i64 %mul6_i1_38" [../CCode_backprop/backprop.c:55]   --->   Operation 3483 'dadd' 'add9_i1_38' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 397 <SV = 263> <Delay = 8.23>
ST_397 : Operation 3484 [5/5] (8.23ns)   --->   "%add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3484 'dadd' 'add9_i1_39' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 264> <Delay = 8.23>
ST_398 : Operation 3485 [4/5] (8.23ns)   --->   "%add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3485 'dadd' 'add9_i1_39' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 399 <SV = 265> <Delay = 8.23>
ST_399 : Operation 3486 [3/5] (8.23ns)   --->   "%add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3486 'dadd' 'add9_i1_39' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 266> <Delay = 8.23>
ST_400 : Operation 3487 [2/5] (8.23ns)   --->   "%add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3487 'dadd' 'add9_i1_39' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 401 <SV = 267> <Delay = 8.23>
ST_401 : Operation 3488 [1/5] (8.23ns)   --->   "%add9_i1_39 = dadd i64 %add9_i1_38, i64 %mul6_i1_39" [../CCode_backprop/backprop.c:55]   --->   Operation 3488 'dadd' 'add9_i1_39' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 268> <Delay = 8.23>
ST_402 : Operation 3489 [5/5] (8.23ns)   --->   "%add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3489 'dadd' 'add9_i1_40' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 403 <SV = 269> <Delay = 8.23>
ST_403 : Operation 3490 [4/5] (8.23ns)   --->   "%add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3490 'dadd' 'add9_i1_40' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 270> <Delay = 8.23>
ST_404 : Operation 3491 [3/5] (8.23ns)   --->   "%add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3491 'dadd' 'add9_i1_40' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 405 <SV = 271> <Delay = 8.23>
ST_405 : Operation 3492 [2/5] (8.23ns)   --->   "%add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3492 'dadd' 'add9_i1_40' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 272> <Delay = 8.23>
ST_406 : Operation 3493 [1/5] (8.23ns)   --->   "%add9_i1_40 = dadd i64 %add9_i1_39, i64 %mul6_i1_40" [../CCode_backprop/backprop.c:55]   --->   Operation 3493 'dadd' 'add9_i1_40' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 407 <SV = 273> <Delay = 8.23>
ST_407 : Operation 3494 [5/5] (8.23ns)   --->   "%add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3494 'dadd' 'add9_i1_41' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 274> <Delay = 8.23>
ST_408 : Operation 3495 [4/5] (8.23ns)   --->   "%add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3495 'dadd' 'add9_i1_41' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 409 <SV = 275> <Delay = 8.23>
ST_409 : Operation 3496 [3/5] (8.23ns)   --->   "%add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3496 'dadd' 'add9_i1_41' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 276> <Delay = 8.23>
ST_410 : Operation 3497 [2/5] (8.23ns)   --->   "%add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3497 'dadd' 'add9_i1_41' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 411 <SV = 277> <Delay = 8.23>
ST_411 : Operation 3498 [1/5] (8.23ns)   --->   "%add9_i1_41 = dadd i64 %add9_i1_40, i64 %mul6_i1_41" [../CCode_backprop/backprop.c:55]   --->   Operation 3498 'dadd' 'add9_i1_41' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 278> <Delay = 8.23>
ST_412 : Operation 3499 [5/5] (8.23ns)   --->   "%add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3499 'dadd' 'add9_i1_42' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 413 <SV = 279> <Delay = 8.23>
ST_413 : Operation 3500 [4/5] (8.23ns)   --->   "%add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3500 'dadd' 'add9_i1_42' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 280> <Delay = 8.23>
ST_414 : Operation 3501 [3/5] (8.23ns)   --->   "%add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3501 'dadd' 'add9_i1_42' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 415 <SV = 281> <Delay = 8.23>
ST_415 : Operation 3502 [2/5] (8.23ns)   --->   "%add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3502 'dadd' 'add9_i1_42' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 282> <Delay = 8.23>
ST_416 : Operation 3503 [1/5] (8.23ns)   --->   "%add9_i1_42 = dadd i64 %add9_i1_41, i64 %mul6_i1_42" [../CCode_backprop/backprop.c:55]   --->   Operation 3503 'dadd' 'add9_i1_42' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 417 <SV = 283> <Delay = 8.23>
ST_417 : Operation 3504 [5/5] (8.23ns)   --->   "%add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3504 'dadd' 'add9_i1_43' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 284> <Delay = 8.23>
ST_418 : Operation 3505 [4/5] (8.23ns)   --->   "%add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3505 'dadd' 'add9_i1_43' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 419 <SV = 285> <Delay = 8.23>
ST_419 : Operation 3506 [3/5] (8.23ns)   --->   "%add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3506 'dadd' 'add9_i1_43' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 286> <Delay = 8.23>
ST_420 : Operation 3507 [2/5] (8.23ns)   --->   "%add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3507 'dadd' 'add9_i1_43' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 421 <SV = 287> <Delay = 8.23>
ST_421 : Operation 3508 [1/5] (8.23ns)   --->   "%add9_i1_43 = dadd i64 %add9_i1_42, i64 %mul6_i1_43" [../CCode_backprop/backprop.c:55]   --->   Operation 3508 'dadd' 'add9_i1_43' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 288> <Delay = 8.23>
ST_422 : Operation 3509 [5/5] (8.23ns)   --->   "%add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3509 'dadd' 'add9_i1_44' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 423 <SV = 289> <Delay = 8.23>
ST_423 : Operation 3510 [4/5] (8.23ns)   --->   "%add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3510 'dadd' 'add9_i1_44' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 290> <Delay = 8.23>
ST_424 : Operation 3511 [3/5] (8.23ns)   --->   "%add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3511 'dadd' 'add9_i1_44' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 425 <SV = 291> <Delay = 8.23>
ST_425 : Operation 3512 [2/5] (8.23ns)   --->   "%add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3512 'dadd' 'add9_i1_44' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 292> <Delay = 8.23>
ST_426 : Operation 3513 [1/5] (8.23ns)   --->   "%add9_i1_44 = dadd i64 %add9_i1_43, i64 %mul6_i1_44" [../CCode_backprop/backprop.c:55]   --->   Operation 3513 'dadd' 'add9_i1_44' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 427 <SV = 293> <Delay = 8.23>
ST_427 : Operation 3514 [5/5] (8.23ns)   --->   "%add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3514 'dadd' 'add9_i1_45' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 294> <Delay = 8.23>
ST_428 : Operation 3515 [4/5] (8.23ns)   --->   "%add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3515 'dadd' 'add9_i1_45' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 429 <SV = 295> <Delay = 8.23>
ST_429 : Operation 3516 [3/5] (8.23ns)   --->   "%add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3516 'dadd' 'add9_i1_45' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 296> <Delay = 8.23>
ST_430 : Operation 3517 [2/5] (8.23ns)   --->   "%add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3517 'dadd' 'add9_i1_45' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 431 <SV = 297> <Delay = 8.23>
ST_431 : Operation 3518 [1/5] (8.23ns)   --->   "%add9_i1_45 = dadd i64 %add9_i1_44, i64 %mul6_i1_45" [../CCode_backprop/backprop.c:55]   --->   Operation 3518 'dadd' 'add9_i1_45' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 298> <Delay = 8.23>
ST_432 : Operation 3519 [5/5] (8.23ns)   --->   "%add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3519 'dadd' 'add9_i1_46' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 433 <SV = 299> <Delay = 8.23>
ST_433 : Operation 3520 [4/5] (8.23ns)   --->   "%add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3520 'dadd' 'add9_i1_46' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 300> <Delay = 8.23>
ST_434 : Operation 3521 [3/5] (8.23ns)   --->   "%add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3521 'dadd' 'add9_i1_46' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 435 <SV = 301> <Delay = 8.23>
ST_435 : Operation 3522 [2/5] (8.23ns)   --->   "%add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3522 'dadd' 'add9_i1_46' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 302> <Delay = 8.23>
ST_436 : Operation 3523 [1/5] (8.23ns)   --->   "%add9_i1_46 = dadd i64 %add9_i1_45, i64 %mul6_i1_46" [../CCode_backprop/backprop.c:55]   --->   Operation 3523 'dadd' 'add9_i1_46' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 437 <SV = 303> <Delay = 8.23>
ST_437 : Operation 3524 [5/5] (8.23ns)   --->   "%add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3524 'dadd' 'add9_i1_47' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 304> <Delay = 8.23>
ST_438 : Operation 3525 [4/5] (8.23ns)   --->   "%add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3525 'dadd' 'add9_i1_47' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 439 <SV = 305> <Delay = 8.23>
ST_439 : Operation 3526 [3/5] (8.23ns)   --->   "%add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3526 'dadd' 'add9_i1_47' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 306> <Delay = 8.23>
ST_440 : Operation 3527 [2/5] (8.23ns)   --->   "%add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3527 'dadd' 'add9_i1_47' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 441 <SV = 307> <Delay = 8.23>
ST_441 : Operation 3528 [1/5] (8.23ns)   --->   "%add9_i1_47 = dadd i64 %add9_i1_46, i64 %mul6_i1_47" [../CCode_backprop/backprop.c:55]   --->   Operation 3528 'dadd' 'add9_i1_47' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 308> <Delay = 8.23>
ST_442 : Operation 3529 [5/5] (8.23ns)   --->   "%add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3529 'dadd' 'add9_i1_48' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 443 <SV = 309> <Delay = 8.23>
ST_443 : Operation 3530 [4/5] (8.23ns)   --->   "%add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3530 'dadd' 'add9_i1_48' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 310> <Delay = 8.23>
ST_444 : Operation 3531 [3/5] (8.23ns)   --->   "%add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3531 'dadd' 'add9_i1_48' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 445 <SV = 311> <Delay = 8.23>
ST_445 : Operation 3532 [2/5] (8.23ns)   --->   "%add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3532 'dadd' 'add9_i1_48' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 312> <Delay = 8.23>
ST_446 : Operation 3533 [1/5] (8.23ns)   --->   "%add9_i1_48 = dadd i64 %add9_i1_47, i64 %mul6_i1_48" [../CCode_backprop/backprop.c:55]   --->   Operation 3533 'dadd' 'add9_i1_48' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 447 <SV = 313> <Delay = 8.23>
ST_447 : Operation 3534 [5/5] (8.23ns)   --->   "%add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3534 'dadd' 'add9_i1_49' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 314> <Delay = 8.23>
ST_448 : Operation 3535 [4/5] (8.23ns)   --->   "%add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3535 'dadd' 'add9_i1_49' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 449 <SV = 315> <Delay = 8.23>
ST_449 : Operation 3536 [3/5] (8.23ns)   --->   "%add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3536 'dadd' 'add9_i1_49' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 316> <Delay = 8.23>
ST_450 : Operation 3537 [2/5] (8.23ns)   --->   "%add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3537 'dadd' 'add9_i1_49' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 451 <SV = 317> <Delay = 8.23>
ST_451 : Operation 3538 [1/5] (8.23ns)   --->   "%add9_i1_49 = dadd i64 %add9_i1_48, i64 %mul6_i1_49" [../CCode_backprop/backprop.c:55]   --->   Operation 3538 'dadd' 'add9_i1_49' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 318> <Delay = 8.23>
ST_452 : Operation 3539 [5/5] (8.23ns)   --->   "%add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3539 'dadd' 'add9_i1_50' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 453 <SV = 319> <Delay = 8.23>
ST_453 : Operation 3540 [4/5] (8.23ns)   --->   "%add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3540 'dadd' 'add9_i1_50' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 320> <Delay = 8.23>
ST_454 : Operation 3541 [3/5] (8.23ns)   --->   "%add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3541 'dadd' 'add9_i1_50' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 455 <SV = 321> <Delay = 8.23>
ST_455 : Operation 3542 [2/5] (8.23ns)   --->   "%add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3542 'dadd' 'add9_i1_50' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 322> <Delay = 8.23>
ST_456 : Operation 3543 [1/5] (8.23ns)   --->   "%add9_i1_50 = dadd i64 %add9_i1_49, i64 %mul6_i1_50" [../CCode_backprop/backprop.c:55]   --->   Operation 3543 'dadd' 'add9_i1_50' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 457 <SV = 323> <Delay = 8.23>
ST_457 : Operation 3544 [5/5] (8.23ns)   --->   "%add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3544 'dadd' 'add9_i1_51' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 324> <Delay = 8.23>
ST_458 : Operation 3545 [4/5] (8.23ns)   --->   "%add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3545 'dadd' 'add9_i1_51' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 459 <SV = 325> <Delay = 8.23>
ST_459 : Operation 3546 [3/5] (8.23ns)   --->   "%add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3546 'dadd' 'add9_i1_51' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 460 <SV = 326> <Delay = 8.23>
ST_460 : Operation 3547 [2/5] (8.23ns)   --->   "%add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3547 'dadd' 'add9_i1_51' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 461 <SV = 327> <Delay = 8.23>
ST_461 : Operation 3548 [1/5] (8.23ns)   --->   "%add9_i1_51 = dadd i64 %add9_i1_50, i64 %mul6_i1_51" [../CCode_backprop/backprop.c:55]   --->   Operation 3548 'dadd' 'add9_i1_51' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 462 <SV = 328> <Delay = 8.23>
ST_462 : Operation 3549 [5/5] (8.23ns)   --->   "%add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3549 'dadd' 'add9_i1_52' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 463 <SV = 329> <Delay = 8.23>
ST_463 : Operation 3550 [4/5] (8.23ns)   --->   "%add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3550 'dadd' 'add9_i1_52' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 464 <SV = 330> <Delay = 8.23>
ST_464 : Operation 3551 [3/5] (8.23ns)   --->   "%add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3551 'dadd' 'add9_i1_52' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 465 <SV = 331> <Delay = 8.23>
ST_465 : Operation 3552 [2/5] (8.23ns)   --->   "%add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3552 'dadd' 'add9_i1_52' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 466 <SV = 332> <Delay = 8.23>
ST_466 : Operation 3553 [1/5] (8.23ns)   --->   "%add9_i1_52 = dadd i64 %add9_i1_51, i64 %mul6_i1_52" [../CCode_backprop/backprop.c:55]   --->   Operation 3553 'dadd' 'add9_i1_52' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 467 <SV = 333> <Delay = 8.23>
ST_467 : Operation 3554 [5/5] (8.23ns)   --->   "%add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3554 'dadd' 'add9_i1_53' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 468 <SV = 334> <Delay = 8.23>
ST_468 : Operation 3555 [4/5] (8.23ns)   --->   "%add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3555 'dadd' 'add9_i1_53' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 469 <SV = 335> <Delay = 8.23>
ST_469 : Operation 3556 [3/5] (8.23ns)   --->   "%add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3556 'dadd' 'add9_i1_53' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 470 <SV = 336> <Delay = 8.23>
ST_470 : Operation 3557 [2/5] (8.23ns)   --->   "%add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3557 'dadd' 'add9_i1_53' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 471 <SV = 337> <Delay = 8.23>
ST_471 : Operation 3558 [1/5] (8.23ns)   --->   "%add9_i1_53 = dadd i64 %add9_i1_52, i64 %mul6_i1_53" [../CCode_backprop/backprop.c:55]   --->   Operation 3558 'dadd' 'add9_i1_53' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 472 <SV = 338> <Delay = 8.23>
ST_472 : Operation 3559 [5/5] (8.23ns)   --->   "%add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3559 'dadd' 'add9_i1_54' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 473 <SV = 339> <Delay = 8.23>
ST_473 : Operation 3560 [4/5] (8.23ns)   --->   "%add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3560 'dadd' 'add9_i1_54' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 474 <SV = 340> <Delay = 8.23>
ST_474 : Operation 3561 [3/5] (8.23ns)   --->   "%add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3561 'dadd' 'add9_i1_54' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 475 <SV = 341> <Delay = 8.23>
ST_475 : Operation 3562 [2/5] (8.23ns)   --->   "%add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3562 'dadd' 'add9_i1_54' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 476 <SV = 342> <Delay = 8.23>
ST_476 : Operation 3563 [1/5] (8.23ns)   --->   "%add9_i1_54 = dadd i64 %add9_i1_53, i64 %mul6_i1_54" [../CCode_backprop/backprop.c:55]   --->   Operation 3563 'dadd' 'add9_i1_54' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 477 <SV = 343> <Delay = 8.23>
ST_477 : Operation 3564 [5/5] (8.23ns)   --->   "%add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3564 'dadd' 'add9_i1_55' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 478 <SV = 344> <Delay = 8.23>
ST_478 : Operation 3565 [4/5] (8.23ns)   --->   "%add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3565 'dadd' 'add9_i1_55' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 479 <SV = 345> <Delay = 8.23>
ST_479 : Operation 3566 [3/5] (8.23ns)   --->   "%add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3566 'dadd' 'add9_i1_55' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 480 <SV = 346> <Delay = 8.23>
ST_480 : Operation 3567 [2/5] (8.23ns)   --->   "%add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3567 'dadd' 'add9_i1_55' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 481 <SV = 347> <Delay = 8.23>
ST_481 : Operation 3568 [1/5] (8.23ns)   --->   "%add9_i1_55 = dadd i64 %add9_i1_54, i64 %mul6_i1_55" [../CCode_backprop/backprop.c:55]   --->   Operation 3568 'dadd' 'add9_i1_55' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 482 <SV = 348> <Delay = 8.23>
ST_482 : Operation 3569 [5/5] (8.23ns)   --->   "%add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3569 'dadd' 'add9_i1_56' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 483 <SV = 349> <Delay = 8.23>
ST_483 : Operation 3570 [4/5] (8.23ns)   --->   "%add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3570 'dadd' 'add9_i1_56' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 484 <SV = 350> <Delay = 8.23>
ST_484 : Operation 3571 [3/5] (8.23ns)   --->   "%add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3571 'dadd' 'add9_i1_56' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 485 <SV = 351> <Delay = 8.23>
ST_485 : Operation 3572 [2/5] (8.23ns)   --->   "%add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3572 'dadd' 'add9_i1_56' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 486 <SV = 352> <Delay = 8.23>
ST_486 : Operation 3573 [1/5] (8.23ns)   --->   "%add9_i1_56 = dadd i64 %add9_i1_55, i64 %mul6_i1_56" [../CCode_backprop/backprop.c:55]   --->   Operation 3573 'dadd' 'add9_i1_56' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 487 <SV = 353> <Delay = 8.23>
ST_487 : Operation 3574 [5/5] (8.23ns)   --->   "%add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3574 'dadd' 'add9_i1_57' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 488 <SV = 354> <Delay = 8.23>
ST_488 : Operation 3575 [4/5] (8.23ns)   --->   "%add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3575 'dadd' 'add9_i1_57' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 489 <SV = 355> <Delay = 8.23>
ST_489 : Operation 3576 [3/5] (8.23ns)   --->   "%add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3576 'dadd' 'add9_i1_57' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 490 <SV = 356> <Delay = 8.23>
ST_490 : Operation 3577 [2/5] (8.23ns)   --->   "%add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3577 'dadd' 'add9_i1_57' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 491 <SV = 357> <Delay = 8.23>
ST_491 : Operation 3578 [1/5] (8.23ns)   --->   "%add9_i1_57 = dadd i64 %add9_i1_56, i64 %mul6_i1_57" [../CCode_backprop/backprop.c:55]   --->   Operation 3578 'dadd' 'add9_i1_57' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 492 <SV = 358> <Delay = 8.23>
ST_492 : Operation 3579 [5/5] (8.23ns)   --->   "%add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3579 'dadd' 'add9_i1_58' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 493 <SV = 359> <Delay = 8.23>
ST_493 : Operation 3580 [4/5] (8.23ns)   --->   "%add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3580 'dadd' 'add9_i1_58' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 494 <SV = 360> <Delay = 8.23>
ST_494 : Operation 3581 [3/5] (8.23ns)   --->   "%add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3581 'dadd' 'add9_i1_58' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 495 <SV = 361> <Delay = 8.23>
ST_495 : Operation 3582 [2/5] (8.23ns)   --->   "%add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3582 'dadd' 'add9_i1_58' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 496 <SV = 362> <Delay = 8.23>
ST_496 : Operation 3583 [1/5] (8.23ns)   --->   "%add9_i1_58 = dadd i64 %add9_i1_57, i64 %mul6_i1_58" [../CCode_backprop/backprop.c:55]   --->   Operation 3583 'dadd' 'add9_i1_58' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 497 <SV = 363> <Delay = 8.23>
ST_497 : Operation 3584 [5/5] (8.23ns)   --->   "%add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3584 'dadd' 'add9_i1_59' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 498 <SV = 364> <Delay = 8.23>
ST_498 : Operation 3585 [4/5] (8.23ns)   --->   "%add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3585 'dadd' 'add9_i1_59' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 499 <SV = 365> <Delay = 8.23>
ST_499 : Operation 3586 [3/5] (8.23ns)   --->   "%add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3586 'dadd' 'add9_i1_59' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 500 <SV = 366> <Delay = 8.23>
ST_500 : Operation 3587 [2/5] (8.23ns)   --->   "%add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3587 'dadd' 'add9_i1_59' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 501 <SV = 367> <Delay = 8.23>
ST_501 : Operation 3588 [1/5] (8.23ns)   --->   "%add9_i1_59 = dadd i64 %add9_i1_58, i64 %mul6_i1_59" [../CCode_backprop/backprop.c:55]   --->   Operation 3588 'dadd' 'add9_i1_59' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 502 <SV = 368> <Delay = 8.23>
ST_502 : Operation 3589 [5/5] (8.23ns)   --->   "%add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3589 'dadd' 'add9_i1_60' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 503 <SV = 369> <Delay = 8.23>
ST_503 : Operation 3590 [4/5] (8.23ns)   --->   "%add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3590 'dadd' 'add9_i1_60' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 504 <SV = 370> <Delay = 8.23>
ST_504 : Operation 3591 [3/5] (8.23ns)   --->   "%add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3591 'dadd' 'add9_i1_60' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 505 <SV = 371> <Delay = 8.23>
ST_505 : Operation 3592 [2/5] (8.23ns)   --->   "%add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3592 'dadd' 'add9_i1_60' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 506 <SV = 372> <Delay = 8.23>
ST_506 : Operation 3593 [1/5] (8.23ns)   --->   "%add9_i1_60 = dadd i64 %add9_i1_59, i64 %mul6_i1_60" [../CCode_backprop/backprop.c:55]   --->   Operation 3593 'dadd' 'add9_i1_60' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 507 <SV = 373> <Delay = 8.23>
ST_507 : Operation 3594 [5/5] (8.23ns)   --->   "%add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3594 'dadd' 'add9_i1_61' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 508 <SV = 374> <Delay = 8.23>
ST_508 : Operation 3595 [4/5] (8.23ns)   --->   "%add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3595 'dadd' 'add9_i1_61' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 509 <SV = 375> <Delay = 8.23>
ST_509 : Operation 3596 [3/5] (8.23ns)   --->   "%add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3596 'dadd' 'add9_i1_61' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 510 <SV = 376> <Delay = 8.23>
ST_510 : Operation 3597 [2/5] (8.23ns)   --->   "%add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3597 'dadd' 'add9_i1_61' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 511 <SV = 377> <Delay = 8.23>
ST_511 : Operation 3598 [1/5] (8.23ns)   --->   "%add9_i1_61 = dadd i64 %add9_i1_60, i64 %mul6_i1_61" [../CCode_backprop/backprop.c:55]   --->   Operation 3598 'dadd' 'add9_i1_61' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 512 <SV = 378> <Delay = 8.23>
ST_512 : Operation 3599 [5/5] (8.23ns)   --->   "%add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3599 'dadd' 'add9_i1_62' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 513 <SV = 379> <Delay = 8.23>
ST_513 : Operation 3600 [4/5] (8.23ns)   --->   "%add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3600 'dadd' 'add9_i1_62' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 514 <SV = 380> <Delay = 8.23>
ST_514 : Operation 3601 [3/5] (8.23ns)   --->   "%add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3601 'dadd' 'add9_i1_62' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 515 <SV = 381> <Delay = 8.23>
ST_515 : Operation 3602 [2/5] (8.23ns)   --->   "%add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3602 'dadd' 'add9_i1_62' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 516 <SV = 382> <Delay = 8.23>
ST_516 : Operation 3603 [1/5] (8.23ns)   --->   "%add9_i1_62 = dadd i64 %add9_i1_61, i64 %mul6_i1_62" [../CCode_backprop/backprop.c:55]   --->   Operation 3603 'dadd' 'add9_i1_62' <Predicate = (!icmp_ln52)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 517 <SV = 383> <Delay = 3.25>
ST_517 : Operation 3604 [1/1] (0.00ns)   --->   "%i_14_cast36 = zext i7 %i_14" [../CCode_backprop/backprop.c:52]   --->   Operation 3604 'zext' 'i_14_cast36' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_517 : Operation 3605 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [../CCode_backprop/backprop.c:51]   --->   Operation 3605 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_517 : Operation 3606 [1/1] (0.00ns)   --->   "%activations2_addr_1 = getelementptr i64 %activations2, i64 0, i64 %i_14_cast36" [../CCode_backprop/backprop.c:53]   --->   Operation 3606 'getelementptr' 'activations2_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_517 : Operation 3607 [1/1] (3.25ns)   --->   "%store_ln55 = store i64 %add9_i1_62, i6 %activations2_addr_1" [../CCode_backprop/backprop.c:55]   --->   Operation 3607 'store' 'store_ln55' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_517 : Operation 3608 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RELU.exit"   --->   Operation 3608 'br' 'br_ln0' <Predicate = (!icmp_ln52)> <Delay = 0.00>

State 518 <SV = 56> <Delay = 1.58>
ST_518 : Operation 3609 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 3609 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 519 <SV = 57> <Delay = 3.25>
ST_519 : Operation 3610 [1/1] (0.00ns)   --->   "%i_15 = phi i7 %add_ln28_1, void %.split14, i7 0, void %.preheader2.preheader" [../CCode_backprop/backprop.c:28]   --->   Operation 3610 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3611 [1/1] (1.87ns)   --->   "%add_ln28_1 = add i7 %i_15, i7 1" [../CCode_backprop/backprop.c:28]   --->   Operation 3611 'add' 'add_ln28_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 3612 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3612 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3613 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp_eq  i7 %i_15, i7 64" [../CCode_backprop/backprop.c:28]   --->   Operation 3613 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_519 : Operation 3614 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 3614 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3615 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %.split14, void %matrix_vector_product_with_bias_second_layer.exit.preheader" [../CCode_backprop/backprop.c:28]   --->   Operation 3615 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_519 : Operation 3616 [1/1] (0.00ns)   --->   "%i_15_cast = zext i7 %i_15" [../CCode_backprop/backprop.c:28]   --->   Operation 3616 'zext' 'i_15_cast' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_519 : Operation 3617 [1/1] (0.00ns)   --->   "%activations2_addr_2 = getelementptr i64 %activations2, i64 0, i64 %i_15_cast" [../CCode_backprop/backprop.c:29]   --->   Operation 3617 'getelementptr' 'activations2_addr_2' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_519 : Operation 3618 [2/2] (3.25ns)   --->   "%activations2_load = load i6 %activations2_addr_2" [../CCode_backprop/backprop.c:29]   --->   Operation 3618 'load' 'activations2_load' <Predicate = (!icmp_ln28_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_519 : Operation 3619 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %i_15_cast" [../CCode_backprop/backprop.c:29]   --->   Operation 3619 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_519 : Operation 3620 [2/2] (3.25ns)   --->   "%biases2_load = load i6 %biases2_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 3620 'load' 'biases2_load' <Predicate = (!icmp_ln28_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 520 <SV = 58> <Delay = 3.25>
ST_520 : Operation 3621 [1/2] (3.25ns)   --->   "%activations2_load = load i6 %activations2_addr_2" [../CCode_backprop/backprop.c:29]   --->   Operation 3621 'load' 'activations2_load' <Predicate = (!icmp_ln28_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_520 : Operation 3622 [1/2] (3.25ns)   --->   "%biases2_load = load i6 %biases2_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 3622 'load' 'biases2_load' <Predicate = (!icmp_ln28_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 64> <RAM>

State 521 <SV = 59> <Delay = 8.23>
ST_521 : Operation 3623 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %biases2_load" [../CCode_backprop/backprop.c:29]   --->   Operation 3623 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_521 : Operation 3624 [5/5] (8.23ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1" [../CCode_backprop/backprop.c:29]   --->   Operation 3624 'dadd' 'add_i_i1' <Predicate = (!icmp_ln28_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 522 <SV = 60> <Delay = 8.23>
ST_522 : Operation 3625 [4/5] (8.23ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1" [../CCode_backprop/backprop.c:29]   --->   Operation 3625 'dadd' 'add_i_i1' <Predicate = (!icmp_ln28_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 523 <SV = 61> <Delay = 8.23>
ST_523 : Operation 3626 [3/5] (8.23ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1" [../CCode_backprop/backprop.c:29]   --->   Operation 3626 'dadd' 'add_i_i1' <Predicate = (!icmp_ln28_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 524 <SV = 62> <Delay = 8.23>
ST_524 : Operation 3627 [2/5] (8.23ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1" [../CCode_backprop/backprop.c:29]   --->   Operation 3627 'dadd' 'add_i_i1' <Predicate = (!icmp_ln28_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 525 <SV = 63> <Delay = 8.23>
ST_525 : Operation 3628 [1/5] (8.23ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln29_1" [../CCode_backprop/backprop.c:29]   --->   Operation 3628 'dadd' 'add_i_i1' <Predicate = (!icmp_ln28_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 526 <SV = 64> <Delay = 3.25>
ST_526 : Operation 3629 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [../CCode_backprop/backprop.c:27]   --->   Operation 3629 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>
ST_526 : Operation 3630 [1/1] (3.25ns)   --->   "%store_ln29 = store i64 %add_i_i1, i6 %activations2_addr_2" [../CCode_backprop/backprop.c:29]   --->   Operation 3630 'store' 'store_ln29' <Predicate = (!icmp_ln28_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_526 : Operation 3631 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 3631 'br' 'br_ln0' <Predicate = (!icmp_ln28_1)> <Delay = 0.00>

State 527 <SV = 58> <Delay = 1.58>
ST_527 : Operation 3632 [1/1] (1.58ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_second_layer.exit"   --->   Operation 3632 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 528 <SV = 59> <Delay = 3.25>
ST_528 : Operation 3633 [1/1] (0.00ns)   --->   "%i_16 = phi i7 %add_ln18_1, void %.split16, i7 0, void %matrix_vector_product_with_bias_second_layer.exit.preheader" [../CCode_backprop/backprop.c:18]   --->   Operation 3633 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 3634 [1/1] (1.87ns)   --->   "%add_ln18_1 = add i7 %i_16, i7 1" [../CCode_backprop/backprop.c:18]   --->   Operation 3634 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 3635 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 3635 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 3636 [1/1] (1.48ns)   --->   "%icmp_ln18_1 = icmp_eq  i7 %i_16, i7 64" [../CCode_backprop/backprop.c:18]   --->   Operation 3636 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_528 : Operation 3637 [1/1] (0.00ns)   --->   "%empty_78 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 3637 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 3638 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %.split16, void %RELU.exit43.preheader" [../CCode_backprop/backprop.c:18]   --->   Operation 3638 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_528 : Operation 3639 [1/1] (0.00ns)   --->   "%i_16_cast = zext i7 %i_16" [../CCode_backprop/backprop.c:18]   --->   Operation 3639 'zext' 'i_16_cast' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_528 : Operation 3640 [1/1] (0.00ns)   --->   "%activations2_addr_3 = getelementptr i64 %activations2, i64 0, i64 %i_16_cast" [../CCode_backprop/backprop.c:19]   --->   Operation 3640 'getelementptr' 'activations2_addr_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_528 : Operation 3641 [2/2] (3.25ns)   --->   "%activations2_load_1 = load i6 %activations2_addr_3" [../CCode_backprop/backprop.c:19]   --->   Operation 3641 'load' 'activations2_load_1' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 529 <SV = 60> <Delay = 4.24>
ST_529 : Operation 3642 [1/2] (3.25ns)   --->   "%activations2_load_1 = load i6 %activations2_addr_3" [../CCode_backprop/backprop.c:19]   --->   Operation 3642 'load' 'activations2_load_1' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_529 : Operation 3643 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i64 %activations2_load_1" [../CCode_backprop/backprop.c:20]   --->   Operation 3643 'bitcast' 'bitcast_ln20_2' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_529 : Operation 3644 [1/1] (0.99ns)   --->   "%xor_ln20_1 = xor i64 %bitcast_ln20_2, i64 9223372036854775808" [../CCode_backprop/backprop.c:20]   --->   Operation 3644 'xor' 'xor_ln20_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 530 <SV = 61> <Delay = 9.17>
ST_530 : Operation 3645 [5/5] (8.23ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [../CCode_backprop/backprop.c:19]   --->   Operation 3645 'dsub' 'sub_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_530 : Operation 3646 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i64 %xor_ln20_1" [../CCode_backprop/backprop.c:20]   --->   Operation 3646 'bitcast' 'bitcast_ln20_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_530 : Operation 3647 [15/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3647 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 531 <SV = 62> <Delay = 9.17>
ST_531 : Operation 3648 [4/5] (8.23ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [../CCode_backprop/backprop.c:19]   --->   Operation 3648 'dsub' 'sub_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_531 : Operation 3649 [14/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3649 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 532 <SV = 63> <Delay = 9.17>
ST_532 : Operation 3650 [3/5] (8.23ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [../CCode_backprop/backprop.c:19]   --->   Operation 3650 'dsub' 'sub_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_532 : Operation 3651 [13/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3651 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 533 <SV = 64> <Delay = 9.17>
ST_533 : Operation 3652 [2/5] (8.23ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [../CCode_backprop/backprop.c:19]   --->   Operation 3652 'dsub' 'sub_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_533 : Operation 3653 [12/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3653 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 534 <SV = 65> <Delay = 9.17>
ST_534 : Operation 3654 [1/5] (8.23ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [../CCode_backprop/backprop.c:19]   --->   Operation 3654 'dsub' 'sub_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_534 : Operation 3655 [11/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3655 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 535 <SV = 66> <Delay = 9.17>
ST_535 : Operation 3656 [6/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3656 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_535 : Operation 3657 [10/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3657 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 536 <SV = 67> <Delay = 9.17>
ST_536 : Operation 3658 [5/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3658 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_536 : Operation 3659 [9/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3659 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 537 <SV = 68> <Delay = 9.17>
ST_537 : Operation 3660 [4/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3660 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_537 : Operation 3661 [8/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3661 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 538 <SV = 69> <Delay = 9.17>
ST_538 : Operation 3662 [3/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3662 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_538 : Operation 3663 [7/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3663 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 539 <SV = 70> <Delay = 9.17>
ST_539 : Operation 3664 [2/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3664 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_539 : Operation 3665 [6/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3665 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 540 <SV = 71> <Delay = 9.17>
ST_540 : Operation 3666 [1/6] (7.78ns)   --->   "%mul_i = dmul i64 %activations2_load_1, i64 %sub_i1" [../CCode_backprop/backprop.c:19]   --->   Operation 3666 'dmul' 'mul_i' <Predicate = (!icmp_ln18_1)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_540 : Operation 3667 [5/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3667 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 541 <SV = 72> <Delay = 9.17>
ST_541 : Operation 3668 [1/1] (0.00ns)   --->   "%dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_16_cast" [../CCode_backprop/backprop.c:19]   --->   Operation 3668 'getelementptr' 'dactivations2_addr' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_541 : Operation 3669 [1/1] (3.25ns)   --->   "%store_ln19 = store i64 %mul_i, i6 %dactivations2_addr" [../CCode_backprop/backprop.c:19]   --->   Operation 3669 'store' 'store_ln19' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_541 : Operation 3670 [4/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3670 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 542 <SV = 73> <Delay = 9.17>
ST_542 : Operation 3671 [3/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3671 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 543 <SV = 74> <Delay = 9.17>
ST_543 : Operation 3672 [2/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3672 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 544 <SV = 75> <Delay = 9.17>
ST_544 : Operation 3673 [1/15] (9.17ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3673 'dexp' 'tmp_1' <Predicate = (!icmp_ln18_1)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 545 <SV = 76> <Delay = 8.23>
ST_545 : Operation 3674 [5/5] (8.23ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 3674 'dadd' 'add_i' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 546 <SV = 77> <Delay = 8.23>
ST_546 : Operation 3675 [4/5] (8.23ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 3675 'dadd' 'add_i' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 547 <SV = 78> <Delay = 8.23>
ST_547 : Operation 3676 [3/5] (8.23ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 3676 'dadd' 'add_i' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 548 <SV = 79> <Delay = 8.23>
ST_548 : Operation 3677 [2/5] (8.23ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 3677 'dadd' 'add_i' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 549 <SV = 80> <Delay = 8.23>
ST_549 : Operation 3678 [1/5] (8.23ns)   --->   "%add_i = dadd i64 %tmp_1, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 3678 'dadd' 'add_i' <Predicate = (!icmp_ln18_1)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 550 <SV = 81> <Delay = 8.62>
ST_550 : Operation 3679 [31/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3679 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 551 <SV = 82> <Delay = 8.62>
ST_551 : Operation 3680 [30/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3680 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 552 <SV = 83> <Delay = 8.62>
ST_552 : Operation 3681 [29/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3681 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 553 <SV = 84> <Delay = 8.62>
ST_553 : Operation 3682 [28/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3682 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 554 <SV = 85> <Delay = 8.62>
ST_554 : Operation 3683 [27/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3683 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 555 <SV = 86> <Delay = 8.62>
ST_555 : Operation 3684 [26/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3684 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 556 <SV = 87> <Delay = 8.62>
ST_556 : Operation 3685 [25/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3685 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 557 <SV = 88> <Delay = 8.62>
ST_557 : Operation 3686 [24/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3686 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 558 <SV = 89> <Delay = 8.62>
ST_558 : Operation 3687 [23/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3687 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 559 <SV = 90> <Delay = 8.62>
ST_559 : Operation 3688 [22/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3688 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 560 <SV = 91> <Delay = 8.62>
ST_560 : Operation 3689 [21/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3689 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 561 <SV = 92> <Delay = 8.62>
ST_561 : Operation 3690 [20/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3690 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 562 <SV = 93> <Delay = 8.62>
ST_562 : Operation 3691 [19/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3691 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 563 <SV = 94> <Delay = 8.62>
ST_563 : Operation 3692 [18/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3692 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 564 <SV = 95> <Delay = 8.62>
ST_564 : Operation 3693 [17/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3693 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 565 <SV = 96> <Delay = 8.62>
ST_565 : Operation 3694 [16/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3694 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 566 <SV = 97> <Delay = 8.62>
ST_566 : Operation 3695 [15/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3695 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 567 <SV = 98> <Delay = 8.62>
ST_567 : Operation 3696 [14/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3696 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 568 <SV = 99> <Delay = 8.62>
ST_568 : Operation 3697 [13/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3697 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 569 <SV = 100> <Delay = 8.62>
ST_569 : Operation 3698 [12/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3698 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 570 <SV = 101> <Delay = 8.62>
ST_570 : Operation 3699 [11/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3699 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 571 <SV = 102> <Delay = 8.62>
ST_571 : Operation 3700 [10/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3700 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 572 <SV = 103> <Delay = 8.62>
ST_572 : Operation 3701 [9/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3701 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 573 <SV = 104> <Delay = 8.62>
ST_573 : Operation 3702 [8/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3702 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 574 <SV = 105> <Delay = 8.62>
ST_574 : Operation 3703 [7/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3703 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 575 <SV = 106> <Delay = 8.62>
ST_575 : Operation 3704 [6/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3704 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 576 <SV = 107> <Delay = 8.62>
ST_576 : Operation 3705 [5/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3705 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 577 <SV = 108> <Delay = 8.62>
ST_577 : Operation 3706 [4/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3706 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 578 <SV = 109> <Delay = 8.62>
ST_578 : Operation 3707 [3/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3707 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 579 <SV = 110> <Delay = 8.62>
ST_579 : Operation 3708 [2/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3708 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 580 <SV = 111> <Delay = 8.62>
ST_580 : Operation 3709 [1/31] (8.62ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i" [../CCode_backprop/backprop.c:20]   --->   Operation 3709 'ddiv' 'div_i1' <Predicate = (!icmp_ln18_1)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 581 <SV = 112> <Delay = 3.25>
ST_581 : Operation 3710 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../CCode_backprop/backprop.c:17]   --->   Operation 3710 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_581 : Operation 3711 [1/1] (3.25ns)   --->   "%store_ln20 = store i64 %div_i1, i6 %activations2_addr_3" [../CCode_backprop/backprop.c:20]   --->   Operation 3711 'store' 'store_ln20' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_581 : Operation 3712 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_second_layer.exit"   --->   Operation 3712 'br' 'br_ln0' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 582 <SV = 60> <Delay = 3.25>
ST_582 : Operation 3713 [2/2] (3.25ns)   --->   "%activations2_load_2 = load i6 %activations2_addr_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3713 'load' 'activations2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_582 : Operation 3714 [2/2] (3.25ns)   --->   "%activations2_load_4 = load i6 %activations2_addr_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3714 'load' 'activations2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 583 <SV = 61> <Delay = 3.25>
ST_583 : Operation 3715 [1/2] (3.25ns)   --->   "%activations2_load_2 = load i6 %activations2_addr_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3715 'load' 'activations2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_583 : Operation 3716 [1/2] (3.25ns)   --->   "%activations2_load_4 = load i6 %activations2_addr_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3716 'load' 'activations2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_583 : Operation 3717 [2/2] (3.25ns)   --->   "%activations2_load_5 = load i6 %activations2_addr_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3717 'load' 'activations2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_583 : Operation 3718 [2/2] (3.25ns)   --->   "%activations2_load_6 = load i6 %activations2_addr_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3718 'load' 'activations2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 584 <SV = 62> <Delay = 3.25>
ST_584 : Operation 3719 [1/2] (3.25ns)   --->   "%activations2_load_5 = load i6 %activations2_addr_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3719 'load' 'activations2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_584 : Operation 3720 [1/2] (3.25ns)   --->   "%activations2_load_6 = load i6 %activations2_addr_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3720 'load' 'activations2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_584 : Operation 3721 [2/2] (3.25ns)   --->   "%activations2_load_7 = load i6 %activations2_addr_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3721 'load' 'activations2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_584 : Operation 3722 [2/2] (3.25ns)   --->   "%activations2_load_8 = load i6 %activations2_addr_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3722 'load' 'activations2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 585 <SV = 63> <Delay = 3.25>
ST_585 : Operation 3723 [1/2] (3.25ns)   --->   "%activations2_load_7 = load i6 %activations2_addr_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3723 'load' 'activations2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_585 : Operation 3724 [1/2] (3.25ns)   --->   "%activations2_load_8 = load i6 %activations2_addr_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3724 'load' 'activations2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_585 : Operation 3725 [2/2] (3.25ns)   --->   "%activations2_load_9 = load i6 %activations2_addr_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3725 'load' 'activations2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_585 : Operation 3726 [2/2] (3.25ns)   --->   "%activations2_load_10 = load i6 %activations2_addr_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3726 'load' 'activations2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 586 <SV = 64> <Delay = 3.25>
ST_586 : Operation 3727 [1/2] (3.25ns)   --->   "%activations2_load_9 = load i6 %activations2_addr_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3727 'load' 'activations2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_586 : Operation 3728 [1/2] (3.25ns)   --->   "%activations2_load_10 = load i6 %activations2_addr_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3728 'load' 'activations2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_586 : Operation 3729 [2/2] (3.25ns)   --->   "%activations2_load_11 = load i6 %activations2_addr_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3729 'load' 'activations2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_586 : Operation 3730 [2/2] (3.25ns)   --->   "%activations2_load_12 = load i6 %activations2_addr_14" [../CCode_backprop/backprop.c:69]   --->   Operation 3730 'load' 'activations2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 587 <SV = 65> <Delay = 3.25>
ST_587 : Operation 3731 [1/2] (3.25ns)   --->   "%activations2_load_11 = load i6 %activations2_addr_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3731 'load' 'activations2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_587 : Operation 3732 [1/2] (3.25ns)   --->   "%activations2_load_12 = load i6 %activations2_addr_14" [../CCode_backprop/backprop.c:69]   --->   Operation 3732 'load' 'activations2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_587 : Operation 3733 [2/2] (3.25ns)   --->   "%activations2_load_13 = load i6 %activations2_addr_15" [../CCode_backprop/backprop.c:69]   --->   Operation 3733 'load' 'activations2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_587 : Operation 3734 [2/2] (3.25ns)   --->   "%activations2_load_14 = load i6 %activations2_addr_16" [../CCode_backprop/backprop.c:69]   --->   Operation 3734 'load' 'activations2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 588 <SV = 66> <Delay = 3.25>
ST_588 : Operation 3735 [1/2] (3.25ns)   --->   "%activations2_load_13 = load i6 %activations2_addr_15" [../CCode_backprop/backprop.c:69]   --->   Operation 3735 'load' 'activations2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_588 : Operation 3736 [1/2] (3.25ns)   --->   "%activations2_load_14 = load i6 %activations2_addr_16" [../CCode_backprop/backprop.c:69]   --->   Operation 3736 'load' 'activations2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_588 : Operation 3737 [2/2] (3.25ns)   --->   "%activations2_load_15 = load i6 %activations2_addr_17" [../CCode_backprop/backprop.c:69]   --->   Operation 3737 'load' 'activations2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_588 : Operation 3738 [2/2] (3.25ns)   --->   "%activations2_load_16 = load i6 %activations2_addr_18" [../CCode_backprop/backprop.c:69]   --->   Operation 3738 'load' 'activations2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 589 <SV = 67> <Delay = 3.25>
ST_589 : Operation 3739 [1/2] (3.25ns)   --->   "%activations2_load_15 = load i6 %activations2_addr_17" [../CCode_backprop/backprop.c:69]   --->   Operation 3739 'load' 'activations2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_589 : Operation 3740 [1/2] (3.25ns)   --->   "%activations2_load_16 = load i6 %activations2_addr_18" [../CCode_backprop/backprop.c:69]   --->   Operation 3740 'load' 'activations2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_589 : Operation 3741 [2/2] (3.25ns)   --->   "%activations2_load_17 = load i6 %activations2_addr_19" [../CCode_backprop/backprop.c:69]   --->   Operation 3741 'load' 'activations2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_589 : Operation 3742 [2/2] (3.25ns)   --->   "%activations2_load_18 = load i6 %activations2_addr_20" [../CCode_backprop/backprop.c:69]   --->   Operation 3742 'load' 'activations2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 590 <SV = 68> <Delay = 3.25>
ST_590 : Operation 3743 [1/2] (3.25ns)   --->   "%activations2_load_17 = load i6 %activations2_addr_19" [../CCode_backprop/backprop.c:69]   --->   Operation 3743 'load' 'activations2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_590 : Operation 3744 [1/2] (3.25ns)   --->   "%activations2_load_18 = load i6 %activations2_addr_20" [../CCode_backprop/backprop.c:69]   --->   Operation 3744 'load' 'activations2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_590 : Operation 3745 [2/2] (3.25ns)   --->   "%activations2_load_19 = load i6 %activations2_addr_21" [../CCode_backprop/backprop.c:69]   --->   Operation 3745 'load' 'activations2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_590 : Operation 3746 [2/2] (3.25ns)   --->   "%activations2_load_20 = load i6 %activations2_addr_22" [../CCode_backprop/backprop.c:69]   --->   Operation 3746 'load' 'activations2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 591 <SV = 69> <Delay = 3.25>
ST_591 : Operation 3747 [1/2] (3.25ns)   --->   "%activations2_load_19 = load i6 %activations2_addr_21" [../CCode_backprop/backprop.c:69]   --->   Operation 3747 'load' 'activations2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_591 : Operation 3748 [1/2] (3.25ns)   --->   "%activations2_load_20 = load i6 %activations2_addr_22" [../CCode_backprop/backprop.c:69]   --->   Operation 3748 'load' 'activations2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_591 : Operation 3749 [2/2] (3.25ns)   --->   "%activations2_load_21 = load i6 %activations2_addr_23" [../CCode_backprop/backprop.c:69]   --->   Operation 3749 'load' 'activations2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_591 : Operation 3750 [2/2] (3.25ns)   --->   "%activations2_load_22 = load i6 %activations2_addr_24" [../CCode_backprop/backprop.c:69]   --->   Operation 3750 'load' 'activations2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 592 <SV = 70> <Delay = 3.25>
ST_592 : Operation 3751 [1/2] (3.25ns)   --->   "%activations2_load_21 = load i6 %activations2_addr_23" [../CCode_backprop/backprop.c:69]   --->   Operation 3751 'load' 'activations2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_592 : Operation 3752 [1/2] (3.25ns)   --->   "%activations2_load_22 = load i6 %activations2_addr_24" [../CCode_backprop/backprop.c:69]   --->   Operation 3752 'load' 'activations2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_592 : Operation 3753 [2/2] (3.25ns)   --->   "%activations2_load_23 = load i6 %activations2_addr_25" [../CCode_backprop/backprop.c:69]   --->   Operation 3753 'load' 'activations2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_592 : Operation 3754 [2/2] (3.25ns)   --->   "%activations2_load_24 = load i6 %activations2_addr_26" [../CCode_backprop/backprop.c:69]   --->   Operation 3754 'load' 'activations2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 593 <SV = 71> <Delay = 3.25>
ST_593 : Operation 3755 [1/2] (3.25ns)   --->   "%activations2_load_23 = load i6 %activations2_addr_25" [../CCode_backprop/backprop.c:69]   --->   Operation 3755 'load' 'activations2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_593 : Operation 3756 [1/2] (3.25ns)   --->   "%activations2_load_24 = load i6 %activations2_addr_26" [../CCode_backprop/backprop.c:69]   --->   Operation 3756 'load' 'activations2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_593 : Operation 3757 [2/2] (3.25ns)   --->   "%activations2_load_25 = load i6 %activations2_addr_27" [../CCode_backprop/backprop.c:69]   --->   Operation 3757 'load' 'activations2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_593 : Operation 3758 [2/2] (3.25ns)   --->   "%activations2_load_26 = load i6 %activations2_addr_28" [../CCode_backprop/backprop.c:69]   --->   Operation 3758 'load' 'activations2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 594 <SV = 72> <Delay = 3.25>
ST_594 : Operation 3759 [1/2] (3.25ns)   --->   "%activations2_load_25 = load i6 %activations2_addr_27" [../CCode_backprop/backprop.c:69]   --->   Operation 3759 'load' 'activations2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_594 : Operation 3760 [1/2] (3.25ns)   --->   "%activations2_load_26 = load i6 %activations2_addr_28" [../CCode_backprop/backprop.c:69]   --->   Operation 3760 'load' 'activations2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_594 : Operation 3761 [2/2] (3.25ns)   --->   "%activations2_load_27 = load i6 %activations2_addr_29" [../CCode_backprop/backprop.c:69]   --->   Operation 3761 'load' 'activations2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_594 : Operation 3762 [2/2] (3.25ns)   --->   "%activations2_load_28 = load i6 %activations2_addr_30" [../CCode_backprop/backprop.c:69]   --->   Operation 3762 'load' 'activations2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 595 <SV = 73> <Delay = 3.25>
ST_595 : Operation 3763 [1/2] (3.25ns)   --->   "%activations2_load_27 = load i6 %activations2_addr_29" [../CCode_backprop/backprop.c:69]   --->   Operation 3763 'load' 'activations2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_595 : Operation 3764 [1/2] (3.25ns)   --->   "%activations2_load_28 = load i6 %activations2_addr_30" [../CCode_backprop/backprop.c:69]   --->   Operation 3764 'load' 'activations2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_595 : Operation 3765 [2/2] (3.25ns)   --->   "%activations2_load_29 = load i6 %activations2_addr_31" [../CCode_backprop/backprop.c:69]   --->   Operation 3765 'load' 'activations2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_595 : Operation 3766 [2/2] (3.25ns)   --->   "%activations2_load_30 = load i6 %activations2_addr_32" [../CCode_backprop/backprop.c:69]   --->   Operation 3766 'load' 'activations2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 596 <SV = 74> <Delay = 3.25>
ST_596 : Operation 3767 [1/2] (3.25ns)   --->   "%activations2_load_29 = load i6 %activations2_addr_31" [../CCode_backprop/backprop.c:69]   --->   Operation 3767 'load' 'activations2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_596 : Operation 3768 [1/2] (3.25ns)   --->   "%activations2_load_30 = load i6 %activations2_addr_32" [../CCode_backprop/backprop.c:69]   --->   Operation 3768 'load' 'activations2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_596 : Operation 3769 [2/2] (3.25ns)   --->   "%activations2_load_31 = load i6 %activations2_addr_33" [../CCode_backprop/backprop.c:69]   --->   Operation 3769 'load' 'activations2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_596 : Operation 3770 [2/2] (3.25ns)   --->   "%activations2_load_32 = load i6 %activations2_addr_34" [../CCode_backprop/backprop.c:69]   --->   Operation 3770 'load' 'activations2_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 597 <SV = 75> <Delay = 3.25>
ST_597 : Operation 3771 [1/2] (3.25ns)   --->   "%activations2_load_31 = load i6 %activations2_addr_33" [../CCode_backprop/backprop.c:69]   --->   Operation 3771 'load' 'activations2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_597 : Operation 3772 [1/2] (3.25ns)   --->   "%activations2_load_32 = load i6 %activations2_addr_34" [../CCode_backprop/backprop.c:69]   --->   Operation 3772 'load' 'activations2_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_597 : Operation 3773 [2/2] (3.25ns)   --->   "%activations2_load_33 = load i6 %activations2_addr_35" [../CCode_backprop/backprop.c:69]   --->   Operation 3773 'load' 'activations2_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_597 : Operation 3774 [2/2] (3.25ns)   --->   "%activations2_load_34 = load i6 %activations2_addr_36" [../CCode_backprop/backprop.c:69]   --->   Operation 3774 'load' 'activations2_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 598 <SV = 76> <Delay = 3.25>
ST_598 : Operation 3775 [1/2] (3.25ns)   --->   "%activations2_load_33 = load i6 %activations2_addr_35" [../CCode_backprop/backprop.c:69]   --->   Operation 3775 'load' 'activations2_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_598 : Operation 3776 [1/2] (3.25ns)   --->   "%activations2_load_34 = load i6 %activations2_addr_36" [../CCode_backprop/backprop.c:69]   --->   Operation 3776 'load' 'activations2_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_598 : Operation 3777 [2/2] (3.25ns)   --->   "%activations2_load_35 = load i6 %activations2_addr_37" [../CCode_backprop/backprop.c:69]   --->   Operation 3777 'load' 'activations2_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_598 : Operation 3778 [2/2] (3.25ns)   --->   "%activations2_load_36 = load i6 %activations2_addr_38" [../CCode_backprop/backprop.c:69]   --->   Operation 3778 'load' 'activations2_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 599 <SV = 77> <Delay = 3.25>
ST_599 : Operation 3779 [1/2] (3.25ns)   --->   "%activations2_load_35 = load i6 %activations2_addr_37" [../CCode_backprop/backprop.c:69]   --->   Operation 3779 'load' 'activations2_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_599 : Operation 3780 [1/2] (3.25ns)   --->   "%activations2_load_36 = load i6 %activations2_addr_38" [../CCode_backprop/backprop.c:69]   --->   Operation 3780 'load' 'activations2_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_599 : Operation 3781 [2/2] (3.25ns)   --->   "%activations2_load_37 = load i6 %activations2_addr_39" [../CCode_backprop/backprop.c:69]   --->   Operation 3781 'load' 'activations2_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_599 : Operation 3782 [2/2] (3.25ns)   --->   "%activations2_load_38 = load i6 %activations2_addr_40" [../CCode_backprop/backprop.c:69]   --->   Operation 3782 'load' 'activations2_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 600 <SV = 78> <Delay = 3.25>
ST_600 : Operation 3783 [1/2] (3.25ns)   --->   "%activations2_load_37 = load i6 %activations2_addr_39" [../CCode_backprop/backprop.c:69]   --->   Operation 3783 'load' 'activations2_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_600 : Operation 3784 [1/2] (3.25ns)   --->   "%activations2_load_38 = load i6 %activations2_addr_40" [../CCode_backprop/backprop.c:69]   --->   Operation 3784 'load' 'activations2_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_600 : Operation 3785 [2/2] (3.25ns)   --->   "%activations2_load_39 = load i6 %activations2_addr_41" [../CCode_backprop/backprop.c:69]   --->   Operation 3785 'load' 'activations2_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_600 : Operation 3786 [2/2] (3.25ns)   --->   "%activations2_load_40 = load i6 %activations2_addr_42" [../CCode_backprop/backprop.c:69]   --->   Operation 3786 'load' 'activations2_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 601 <SV = 79> <Delay = 3.25>
ST_601 : Operation 3787 [1/2] (3.25ns)   --->   "%activations2_load_39 = load i6 %activations2_addr_41" [../CCode_backprop/backprop.c:69]   --->   Operation 3787 'load' 'activations2_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_601 : Operation 3788 [1/2] (3.25ns)   --->   "%activations2_load_40 = load i6 %activations2_addr_42" [../CCode_backprop/backprop.c:69]   --->   Operation 3788 'load' 'activations2_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_601 : Operation 3789 [2/2] (3.25ns)   --->   "%activations2_load_41 = load i6 %activations2_addr_43" [../CCode_backprop/backprop.c:69]   --->   Operation 3789 'load' 'activations2_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_601 : Operation 3790 [2/2] (3.25ns)   --->   "%activations2_load_42 = load i6 %activations2_addr_44" [../CCode_backprop/backprop.c:69]   --->   Operation 3790 'load' 'activations2_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 602 <SV = 80> <Delay = 3.25>
ST_602 : Operation 3791 [1/2] (3.25ns)   --->   "%activations2_load_41 = load i6 %activations2_addr_43" [../CCode_backprop/backprop.c:69]   --->   Operation 3791 'load' 'activations2_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_602 : Operation 3792 [1/2] (3.25ns)   --->   "%activations2_load_42 = load i6 %activations2_addr_44" [../CCode_backprop/backprop.c:69]   --->   Operation 3792 'load' 'activations2_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_602 : Operation 3793 [2/2] (3.25ns)   --->   "%activations2_load_43 = load i6 %activations2_addr_45" [../CCode_backprop/backprop.c:69]   --->   Operation 3793 'load' 'activations2_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_602 : Operation 3794 [2/2] (3.25ns)   --->   "%activations2_load_44 = load i6 %activations2_addr_46" [../CCode_backprop/backprop.c:69]   --->   Operation 3794 'load' 'activations2_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 603 <SV = 81> <Delay = 3.25>
ST_603 : Operation 3795 [1/2] (3.25ns)   --->   "%activations2_load_43 = load i6 %activations2_addr_45" [../CCode_backprop/backprop.c:69]   --->   Operation 3795 'load' 'activations2_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_603 : Operation 3796 [1/2] (3.25ns)   --->   "%activations2_load_44 = load i6 %activations2_addr_46" [../CCode_backprop/backprop.c:69]   --->   Operation 3796 'load' 'activations2_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_603 : Operation 3797 [2/2] (3.25ns)   --->   "%activations2_load_45 = load i6 %activations2_addr_47" [../CCode_backprop/backprop.c:69]   --->   Operation 3797 'load' 'activations2_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_603 : Operation 3798 [2/2] (3.25ns)   --->   "%activations2_load_46 = load i6 %activations2_addr_48" [../CCode_backprop/backprop.c:69]   --->   Operation 3798 'load' 'activations2_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 604 <SV = 82> <Delay = 3.25>
ST_604 : Operation 3799 [1/2] (3.25ns)   --->   "%activations2_load_45 = load i6 %activations2_addr_47" [../CCode_backprop/backprop.c:69]   --->   Operation 3799 'load' 'activations2_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_604 : Operation 3800 [1/2] (3.25ns)   --->   "%activations2_load_46 = load i6 %activations2_addr_48" [../CCode_backprop/backprop.c:69]   --->   Operation 3800 'load' 'activations2_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_604 : Operation 3801 [2/2] (3.25ns)   --->   "%activations2_load_47 = load i6 %activations2_addr_49" [../CCode_backprop/backprop.c:69]   --->   Operation 3801 'load' 'activations2_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_604 : Operation 3802 [2/2] (3.25ns)   --->   "%activations2_load_48 = load i6 %activations2_addr_50" [../CCode_backprop/backprop.c:69]   --->   Operation 3802 'load' 'activations2_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 605 <SV = 83> <Delay = 3.25>
ST_605 : Operation 3803 [1/2] (3.25ns)   --->   "%activations2_load_47 = load i6 %activations2_addr_49" [../CCode_backprop/backprop.c:69]   --->   Operation 3803 'load' 'activations2_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_605 : Operation 3804 [1/2] (3.25ns)   --->   "%activations2_load_48 = load i6 %activations2_addr_50" [../CCode_backprop/backprop.c:69]   --->   Operation 3804 'load' 'activations2_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_605 : Operation 3805 [2/2] (3.25ns)   --->   "%activations2_load_49 = load i6 %activations2_addr_51" [../CCode_backprop/backprop.c:69]   --->   Operation 3805 'load' 'activations2_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_605 : Operation 3806 [2/2] (3.25ns)   --->   "%activations2_load_50 = load i6 %activations2_addr_52" [../CCode_backprop/backprop.c:69]   --->   Operation 3806 'load' 'activations2_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 606 <SV = 84> <Delay = 3.25>
ST_606 : Operation 3807 [1/2] (3.25ns)   --->   "%activations2_load_49 = load i6 %activations2_addr_51" [../CCode_backprop/backprop.c:69]   --->   Operation 3807 'load' 'activations2_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_606 : Operation 3808 [1/2] (3.25ns)   --->   "%activations2_load_50 = load i6 %activations2_addr_52" [../CCode_backprop/backprop.c:69]   --->   Operation 3808 'load' 'activations2_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_606 : Operation 3809 [2/2] (3.25ns)   --->   "%activations2_load_51 = load i6 %activations2_addr_53" [../CCode_backprop/backprop.c:69]   --->   Operation 3809 'load' 'activations2_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_606 : Operation 3810 [2/2] (3.25ns)   --->   "%activations2_load_52 = load i6 %activations2_addr_54" [../CCode_backprop/backprop.c:69]   --->   Operation 3810 'load' 'activations2_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 607 <SV = 85> <Delay = 3.25>
ST_607 : Operation 3811 [1/2] (3.25ns)   --->   "%activations2_load_51 = load i6 %activations2_addr_53" [../CCode_backprop/backprop.c:69]   --->   Operation 3811 'load' 'activations2_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_607 : Operation 3812 [1/2] (3.25ns)   --->   "%activations2_load_52 = load i6 %activations2_addr_54" [../CCode_backprop/backprop.c:69]   --->   Operation 3812 'load' 'activations2_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_607 : Operation 3813 [2/2] (3.25ns)   --->   "%activations2_load_53 = load i6 %activations2_addr_55" [../CCode_backprop/backprop.c:69]   --->   Operation 3813 'load' 'activations2_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_607 : Operation 3814 [2/2] (3.25ns)   --->   "%activations2_load_54 = load i6 %activations2_addr_56" [../CCode_backprop/backprop.c:69]   --->   Operation 3814 'load' 'activations2_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 608 <SV = 86> <Delay = 3.25>
ST_608 : Operation 3815 [1/2] (3.25ns)   --->   "%activations2_load_53 = load i6 %activations2_addr_55" [../CCode_backprop/backprop.c:69]   --->   Operation 3815 'load' 'activations2_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_608 : Operation 3816 [1/2] (3.25ns)   --->   "%activations2_load_54 = load i6 %activations2_addr_56" [../CCode_backprop/backprop.c:69]   --->   Operation 3816 'load' 'activations2_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_608 : Operation 3817 [2/2] (3.25ns)   --->   "%activations2_load_55 = load i6 %activations2_addr_57" [../CCode_backprop/backprop.c:69]   --->   Operation 3817 'load' 'activations2_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_608 : Operation 3818 [2/2] (3.25ns)   --->   "%activations2_load_56 = load i6 %activations2_addr_58" [../CCode_backprop/backprop.c:69]   --->   Operation 3818 'load' 'activations2_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 609 <SV = 87> <Delay = 3.25>
ST_609 : Operation 3819 [1/2] (3.25ns)   --->   "%activations2_load_55 = load i6 %activations2_addr_57" [../CCode_backprop/backprop.c:69]   --->   Operation 3819 'load' 'activations2_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_609 : Operation 3820 [1/2] (3.25ns)   --->   "%activations2_load_56 = load i6 %activations2_addr_58" [../CCode_backprop/backprop.c:69]   --->   Operation 3820 'load' 'activations2_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_609 : Operation 3821 [2/2] (3.25ns)   --->   "%activations2_load_57 = load i6 %activations2_addr_59" [../CCode_backprop/backprop.c:69]   --->   Operation 3821 'load' 'activations2_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_609 : Operation 3822 [2/2] (3.25ns)   --->   "%activations2_load_58 = load i6 %activations2_addr_60" [../CCode_backprop/backprop.c:69]   --->   Operation 3822 'load' 'activations2_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 610 <SV = 88> <Delay = 3.25>
ST_610 : Operation 3823 [1/2] (3.25ns)   --->   "%activations2_load_57 = load i6 %activations2_addr_59" [../CCode_backprop/backprop.c:69]   --->   Operation 3823 'load' 'activations2_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_610 : Operation 3824 [1/2] (3.25ns)   --->   "%activations2_load_58 = load i6 %activations2_addr_60" [../CCode_backprop/backprop.c:69]   --->   Operation 3824 'load' 'activations2_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_610 : Operation 3825 [2/2] (3.25ns)   --->   "%activations2_load_59 = load i6 %activations2_addr_61" [../CCode_backprop/backprop.c:69]   --->   Operation 3825 'load' 'activations2_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_610 : Operation 3826 [2/2] (3.25ns)   --->   "%activations2_load_60 = load i6 %activations2_addr_62" [../CCode_backprop/backprop.c:69]   --->   Operation 3826 'load' 'activations2_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 611 <SV = 89> <Delay = 3.25>
ST_611 : Operation 3827 [1/2] (3.25ns)   --->   "%activations2_load_59 = load i6 %activations2_addr_61" [../CCode_backprop/backprop.c:69]   --->   Operation 3827 'load' 'activations2_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_611 : Operation 3828 [1/2] (3.25ns)   --->   "%activations2_load_60 = load i6 %activations2_addr_62" [../CCode_backprop/backprop.c:69]   --->   Operation 3828 'load' 'activations2_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_611 : Operation 3829 [2/2] (3.25ns)   --->   "%activations2_load_61 = load i6 %activations2_addr_63" [../CCode_backprop/backprop.c:69]   --->   Operation 3829 'load' 'activations2_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_611 : Operation 3830 [2/2] (3.25ns)   --->   "%activations2_load_62 = load i6 %activations2_addr_64" [../CCode_backprop/backprop.c:69]   --->   Operation 3830 'load' 'activations2_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 612 <SV = 90> <Delay = 3.25>
ST_612 : Operation 3831 [1/2] (3.25ns)   --->   "%activations2_load_61 = load i6 %activations2_addr_63" [../CCode_backprop/backprop.c:69]   --->   Operation 3831 'load' 'activations2_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_612 : Operation 3832 [1/2] (3.25ns)   --->   "%activations2_load_62 = load i6 %activations2_addr_64" [../CCode_backprop/backprop.c:69]   --->   Operation 3832 'load' 'activations2_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_612 : Operation 3833 [2/2] (3.25ns)   --->   "%activations2_load_63 = load i6 %activations2_addr_65" [../CCode_backprop/backprop.c:69]   --->   Operation 3833 'load' 'activations2_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_612 : Operation 3834 [2/2] (3.25ns)   --->   "%activations2_load_64 = load i6 %activations2_addr_66" [../CCode_backprop/backprop.c:69]   --->   Operation 3834 'load' 'activations2_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 613 <SV = 91> <Delay = 3.25>
ST_613 : Operation 3835 [1/2] (3.25ns)   --->   "%activations2_load_63 = load i6 %activations2_addr_65" [../CCode_backprop/backprop.c:69]   --->   Operation 3835 'load' 'activations2_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_613 : Operation 3836 [1/2] (3.25ns)   --->   "%activations2_load_64 = load i6 %activations2_addr_66" [../CCode_backprop/backprop.c:69]   --->   Operation 3836 'load' 'activations2_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_613 : Operation 3837 [2/2] (3.25ns)   --->   "%activations2_load_65 = load i6 %activations2_addr_67" [../CCode_backprop/backprop.c:69]   --->   Operation 3837 'load' 'activations2_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_613 : Operation 3838 [2/2] (3.25ns)   --->   "%activations2_load_66 = load i6 %activations2_addr_68" [../CCode_backprop/backprop.c:69]   --->   Operation 3838 'load' 'activations2_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 614 <SV = 92> <Delay = 3.25>
ST_614 : Operation 3839 [1/2] (3.25ns)   --->   "%activations2_load_65 = load i6 %activations2_addr_67" [../CCode_backprop/backprop.c:69]   --->   Operation 3839 'load' 'activations2_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_614 : Operation 3840 [1/2] (3.25ns)   --->   "%activations2_load_66 = load i6 %activations2_addr_68" [../CCode_backprop/backprop.c:69]   --->   Operation 3840 'load' 'activations2_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_614 : Operation 3841 [1/1] (1.58ns)   --->   "%br_ln0 = br void %RELU.exit43"   --->   Operation 3841 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 615 <SV = 93> <Delay = 3.25>
ST_615 : Operation 3842 [1/1] (0.00ns)   --->   "%j_7 = phi i2 0, void %RELU.exit43.preheader, i2 %add_ln66, void %.split20347" [../CCode_backprop/backprop.c:67]   --->   Operation 3842 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 3843 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp_eq  i2 %j_7, i2 3" [../CCode_backprop/backprop.c:66]   --->   Operation 3843 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_615 : Operation 3844 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split20, void %.preheader1.preheader" [../CCode_backprop/backprop.c:66]   --->   Operation 3844 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_615 : Operation 3845 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_7, i6 0" [../CCode_backprop/backprop.c:67]   --->   Operation 3845 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_615 : Operation 3846 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %tmp_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3846 'zext' 'zext_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_615 : Operation 3847 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln69" [../CCode_backprop/backprop.c:69]   --->   Operation 3847 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_615 : Operation 3848 [2/2] (3.25ns)   --->   "%weights3_load = load i8 %weights3_addr" [../CCode_backprop/backprop.c:69]   --->   Operation 3848 'load' 'weights3_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 616 <SV = 94> <Delay = 3.25>
ST_616 : Operation 3849 [1/2] (3.25ns)   --->   "%weights3_load = load i8 %weights3_addr" [../CCode_backprop/backprop.c:69]   --->   Operation 3849 'load' 'weights3_load' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_616 : Operation 3850 [1/1] (0.00ns)   --->   "%or_ln69 = or i8 %tmp_11, i8 1" [../CCode_backprop/backprop.c:69]   --->   Operation 3850 'or' 'or_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_616 : Operation 3851 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i8 %or_ln69" [../CCode_backprop/backprop.c:69]   --->   Operation 3851 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_616 : Operation 3852 [1/1] (0.00ns)   --->   "%weights3_addr_1 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3852 'getelementptr' 'weights3_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_616 : Operation 3853 [2/2] (3.25ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3853 'load' 'weights3_load_1' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 617 <SV = 95> <Delay = 7.78>
ST_617 : Operation 3854 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i64 %weights3_load" [../CCode_backprop/backprop.c:69]   --->   Operation 3854 'bitcast' 'bitcast_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_617 : Operation 3855 [6/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3855 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_617 : Operation 3856 [1/2] (3.25ns)   --->   "%weights3_load_1 = load i8 %weights3_addr_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3856 'load' 'weights3_load_1' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_617 : Operation 3857 [1/1] (0.00ns)   --->   "%or_ln69_1 = or i8 %tmp_11, i8 2" [../CCode_backprop/backprop.c:69]   --->   Operation 3857 'or' 'or_ln69_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_617 : Operation 3858 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i8 %or_ln69_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3858 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_617 : Operation 3859 [1/1] (0.00ns)   --->   "%weights3_addr_2 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3859 'getelementptr' 'weights3_addr_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_617 : Operation 3860 [2/2] (3.25ns)   --->   "%weights3_load_2 = load i8 %weights3_addr_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3860 'load' 'weights3_load_2' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 618 <SV = 96> <Delay = 7.78>
ST_618 : Operation 3861 [5/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3861 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3862 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i64 %weights3_load_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3862 'bitcast' 'bitcast_ln69_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_618 : Operation 3863 [6/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3863 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_618 : Operation 3864 [1/2] (3.25ns)   --->   "%weights3_load_2 = load i8 %weights3_addr_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3864 'load' 'weights3_load_2' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_618 : Operation 3865 [1/1] (0.00ns)   --->   "%or_ln69_2 = or i8 %tmp_11, i8 3" [../CCode_backprop/backprop.c:69]   --->   Operation 3865 'or' 'or_ln69_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_618 : Operation 3866 [1/1] (0.00ns)   --->   "%zext_ln69_3 = zext i8 %or_ln69_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3866 'zext' 'zext_ln69_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_618 : Operation 3867 [1/1] (0.00ns)   --->   "%weights3_addr_3 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_3" [../CCode_backprop/backprop.c:69]   --->   Operation 3867 'getelementptr' 'weights3_addr_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_618 : Operation 3868 [2/2] (3.25ns)   --->   "%weights3_load_3 = load i8 %weights3_addr_3" [../CCode_backprop/backprop.c:69]   --->   Operation 3868 'load' 'weights3_load_3' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 619 <SV = 97> <Delay = 7.78>
ST_619 : Operation 3869 [4/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3869 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 3870 [5/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3870 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 3871 [1/1] (0.00ns)   --->   "%bitcast_ln69_2 = bitcast i64 %weights3_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3871 'bitcast' 'bitcast_ln69_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_619 : Operation 3872 [6/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3872 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_619 : Operation 3873 [1/2] (3.25ns)   --->   "%weights3_load_3 = load i8 %weights3_addr_3" [../CCode_backprop/backprop.c:69]   --->   Operation 3873 'load' 'weights3_load_3' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_619 : Operation 3874 [1/1] (0.00ns)   --->   "%or_ln69_3 = or i8 %tmp_11, i8 4" [../CCode_backprop/backprop.c:69]   --->   Operation 3874 'or' 'or_ln69_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_619 : Operation 3875 [1/1] (0.00ns)   --->   "%zext_ln69_4 = zext i8 %or_ln69_3" [../CCode_backprop/backprop.c:69]   --->   Operation 3875 'zext' 'zext_ln69_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_619 : Operation 3876 [1/1] (0.00ns)   --->   "%weights3_addr_4 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3876 'getelementptr' 'weights3_addr_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_619 : Operation 3877 [2/2] (3.25ns)   --->   "%weights3_load_4 = load i8 %weights3_addr_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3877 'load' 'weights3_load_4' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 620 <SV = 98> <Delay = 7.78>
ST_620 : Operation 3878 [3/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3878 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3879 [4/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3879 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3880 [5/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3880 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3881 [1/1] (0.00ns)   --->   "%bitcast_ln69_3 = bitcast i64 %weights3_load_3" [../CCode_backprop/backprop.c:69]   --->   Operation 3881 'bitcast' 'bitcast_ln69_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_620 : Operation 3882 [6/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3882 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_620 : Operation 3883 [1/2] (3.25ns)   --->   "%weights3_load_4 = load i8 %weights3_addr_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3883 'load' 'weights3_load_4' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_620 : Operation 3884 [1/1] (0.00ns)   --->   "%or_ln69_4 = or i8 %tmp_11, i8 5" [../CCode_backprop/backprop.c:69]   --->   Operation 3884 'or' 'or_ln69_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_620 : Operation 3885 [1/1] (0.00ns)   --->   "%zext_ln69_5 = zext i8 %or_ln69_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3885 'zext' 'zext_ln69_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_620 : Operation 3886 [1/1] (0.00ns)   --->   "%weights3_addr_5 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3886 'getelementptr' 'weights3_addr_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_620 : Operation 3887 [2/2] (3.25ns)   --->   "%weights3_load_5 = load i8 %weights3_addr_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3887 'load' 'weights3_load_5' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 621 <SV = 99> <Delay = 7.78>
ST_621 : Operation 3888 [2/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3888 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3889 [3/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3889 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3890 [4/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3890 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3891 [5/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3891 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3892 [1/1] (0.00ns)   --->   "%bitcast_ln69_4 = bitcast i64 %weights3_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3892 'bitcast' 'bitcast_ln69_4' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_621 : Operation 3893 [6/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3893 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_621 : Operation 3894 [1/2] (3.25ns)   --->   "%weights3_load_5 = load i8 %weights3_addr_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3894 'load' 'weights3_load_5' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_621 : Operation 3895 [1/1] (0.00ns)   --->   "%or_ln69_5 = or i8 %tmp_11, i8 6" [../CCode_backprop/backprop.c:69]   --->   Operation 3895 'or' 'or_ln69_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_621 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln69_6 = zext i8 %or_ln69_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3896 'zext' 'zext_ln69_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_621 : Operation 3897 [1/1] (0.00ns)   --->   "%weights3_addr_6 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3897 'getelementptr' 'weights3_addr_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_621 : Operation 3898 [2/2] (3.25ns)   --->   "%weights3_load_6 = load i8 %weights3_addr_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3898 'load' 'weights3_load_6' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 622 <SV = 100> <Delay = 7.78>
ST_622 : Operation 3899 [1/6] (7.78ns)   --->   "%mul6_i2 = dmul i64 %bitcast_ln69, i64 %activations2_load_2" [../CCode_backprop/backprop.c:69]   --->   Operation 3899 'dmul' 'mul6_i2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3900 [2/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3900 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3901 [3/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3901 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3902 [4/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3902 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3903 [5/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3903 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3904 [1/1] (0.00ns)   --->   "%bitcast_ln69_5 = bitcast i64 %weights3_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3904 'bitcast' 'bitcast_ln69_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_622 : Operation 3905 [6/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3905 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_622 : Operation 3906 [1/2] (3.25ns)   --->   "%weights3_load_6 = load i8 %weights3_addr_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3906 'load' 'weights3_load_6' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_622 : Operation 3907 [1/1] (0.00ns)   --->   "%or_ln69_6 = or i8 %tmp_11, i8 7" [../CCode_backprop/backprop.c:69]   --->   Operation 3907 'or' 'or_ln69_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_622 : Operation 3908 [1/1] (0.00ns)   --->   "%zext_ln69_7 = zext i8 %or_ln69_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3908 'zext' 'zext_ln69_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_622 : Operation 3909 [1/1] (0.00ns)   --->   "%weights3_addr_7 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3909 'getelementptr' 'weights3_addr_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_622 : Operation 3910 [2/2] (3.25ns)   --->   "%weights3_load_7 = load i8 %weights3_addr_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3910 'load' 'weights3_load_7' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 623 <SV = 101> <Delay = 8.23>
ST_623 : Operation 3911 [5/5] (8.23ns)   --->   "%add9_i2 = dadd i64 %mul6_i2, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 3911 'dadd' 'add9_i2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3912 [1/6] (7.78ns)   --->   "%mul6_i2_1 = dmul i64 %bitcast_ln69_1, i64 %activations2_load_4" [../CCode_backprop/backprop.c:69]   --->   Operation 3912 'dmul' 'mul6_i2_1' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3913 [2/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3913 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3914 [3/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3914 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3915 [4/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3915 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3916 [5/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3916 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3917 [1/1] (0.00ns)   --->   "%bitcast_ln69_6 = bitcast i64 %weights3_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3917 'bitcast' 'bitcast_ln69_6' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_623 : Operation 3918 [6/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3918 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_623 : Operation 3919 [1/2] (3.25ns)   --->   "%weights3_load_7 = load i8 %weights3_addr_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3919 'load' 'weights3_load_7' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_623 : Operation 3920 [1/1] (0.00ns)   --->   "%or_ln69_7 = or i8 %tmp_11, i8 8" [../CCode_backprop/backprop.c:69]   --->   Operation 3920 'or' 'or_ln69_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_623 : Operation 3921 [1/1] (0.00ns)   --->   "%zext_ln69_8 = zext i8 %or_ln69_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3921 'zext' 'zext_ln69_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_623 : Operation 3922 [1/1] (0.00ns)   --->   "%weights3_addr_8 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3922 'getelementptr' 'weights3_addr_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_623 : Operation 3923 [2/2] (3.25ns)   --->   "%weights3_load_8 = load i8 %weights3_addr_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3923 'load' 'weights3_load_8' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 624 <SV = 102> <Delay = 8.23>
ST_624 : Operation 3924 [4/5] (8.23ns)   --->   "%add9_i2 = dadd i64 %mul6_i2, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 3924 'dadd' 'add9_i2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3925 [1/6] (7.78ns)   --->   "%mul6_i2_2 = dmul i64 %bitcast_ln69_2, i64 %activations2_load_5" [../CCode_backprop/backprop.c:69]   --->   Operation 3925 'dmul' 'mul6_i2_2' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3926 [2/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3926 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3927 [3/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3927 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3928 [4/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3928 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3929 [5/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3929 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3930 [1/1] (0.00ns)   --->   "%bitcast_ln69_7 = bitcast i64 %weights3_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3930 'bitcast' 'bitcast_ln69_7' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_624 : Operation 3931 [6/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3931 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_624 : Operation 3932 [1/2] (3.25ns)   --->   "%weights3_load_8 = load i8 %weights3_addr_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3932 'load' 'weights3_load_8' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_624 : Operation 3933 [1/1] (0.00ns)   --->   "%or_ln69_8 = or i8 %tmp_11, i8 9" [../CCode_backprop/backprop.c:69]   --->   Operation 3933 'or' 'or_ln69_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_624 : Operation 3934 [1/1] (0.00ns)   --->   "%zext_ln69_9 = zext i8 %or_ln69_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3934 'zext' 'zext_ln69_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_624 : Operation 3935 [1/1] (0.00ns)   --->   "%weights3_addr_9 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3935 'getelementptr' 'weights3_addr_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_624 : Operation 3936 [2/2] (3.25ns)   --->   "%weights3_load_9 = load i8 %weights3_addr_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3936 'load' 'weights3_load_9' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 625 <SV = 103> <Delay = 8.23>
ST_625 : Operation 3937 [3/5] (8.23ns)   --->   "%add9_i2 = dadd i64 %mul6_i2, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 3937 'dadd' 'add9_i2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3938 [1/6] (7.78ns)   --->   "%mul6_i2_3 = dmul i64 %bitcast_ln69_3, i64 %activations2_load_6" [../CCode_backprop/backprop.c:69]   --->   Operation 3938 'dmul' 'mul6_i2_3' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3939 [2/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3939 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3940 [3/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3940 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3941 [4/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3941 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3942 [5/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3942 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3943 [1/1] (0.00ns)   --->   "%bitcast_ln69_8 = bitcast i64 %weights3_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3943 'bitcast' 'bitcast_ln69_8' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_625 : Operation 3944 [6/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3944 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_625 : Operation 3945 [1/2] (3.25ns)   --->   "%weights3_load_9 = load i8 %weights3_addr_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3945 'load' 'weights3_load_9' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_625 : Operation 3946 [1/1] (0.00ns)   --->   "%or_ln69_9 = or i8 %tmp_11, i8 10" [../CCode_backprop/backprop.c:69]   --->   Operation 3946 'or' 'or_ln69_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_625 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln69_10 = zext i8 %or_ln69_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3947 'zext' 'zext_ln69_10' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_625 : Operation 3948 [1/1] (0.00ns)   --->   "%weights3_addr_10 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3948 'getelementptr' 'weights3_addr_10' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_625 : Operation 3949 [2/2] (3.25ns)   --->   "%weights3_load_10 = load i8 %weights3_addr_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3949 'load' 'weights3_load_10' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 626 <SV = 104> <Delay = 8.23>
ST_626 : Operation 3950 [2/5] (8.23ns)   --->   "%add9_i2 = dadd i64 %mul6_i2, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 3950 'dadd' 'add9_i2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3951 [1/6] (7.78ns)   --->   "%mul6_i2_4 = dmul i64 %bitcast_ln69_4, i64 %activations2_load_7" [../CCode_backprop/backprop.c:69]   --->   Operation 3951 'dmul' 'mul6_i2_4' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3952 [2/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3952 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3953 [3/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3953 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3954 [4/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3954 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3955 [5/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3955 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3956 [1/1] (0.00ns)   --->   "%bitcast_ln69_9 = bitcast i64 %weights3_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3956 'bitcast' 'bitcast_ln69_9' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_626 : Operation 3957 [6/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3957 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_626 : Operation 3958 [1/2] (3.25ns)   --->   "%weights3_load_10 = load i8 %weights3_addr_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3958 'load' 'weights3_load_10' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_626 : Operation 3959 [1/1] (0.00ns)   --->   "%or_ln69_10 = or i8 %tmp_11, i8 11" [../CCode_backprop/backprop.c:69]   --->   Operation 3959 'or' 'or_ln69_10' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_626 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln69_11 = zext i8 %or_ln69_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3960 'zext' 'zext_ln69_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_626 : Operation 3961 [1/1] (0.00ns)   --->   "%weights3_addr_11 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3961 'getelementptr' 'weights3_addr_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_626 : Operation 3962 [2/2] (3.25ns)   --->   "%weights3_load_11 = load i8 %weights3_addr_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3962 'load' 'weights3_load_11' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 627 <SV = 105> <Delay = 8.23>
ST_627 : Operation 3963 [1/5] (8.23ns)   --->   "%add9_i2 = dadd i64 %mul6_i2, i64 0" [../CCode_backprop/backprop.c:69]   --->   Operation 3963 'dadd' 'add9_i2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3964 [1/6] (7.78ns)   --->   "%mul6_i2_5 = dmul i64 %bitcast_ln69_5, i64 %activations2_load_8" [../CCode_backprop/backprop.c:69]   --->   Operation 3964 'dmul' 'mul6_i2_5' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3965 [2/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3965 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3966 [3/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3966 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3967 [4/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3967 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3968 [5/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3968 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3969 [1/1] (0.00ns)   --->   "%bitcast_ln69_10 = bitcast i64 %weights3_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3969 'bitcast' 'bitcast_ln69_10' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_627 : Operation 3970 [6/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3970 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_627 : Operation 3971 [1/2] (3.25ns)   --->   "%weights3_load_11 = load i8 %weights3_addr_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3971 'load' 'weights3_load_11' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_627 : Operation 3972 [1/1] (0.00ns)   --->   "%or_ln69_11 = or i8 %tmp_11, i8 12" [../CCode_backprop/backprop.c:69]   --->   Operation 3972 'or' 'or_ln69_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_627 : Operation 3973 [1/1] (0.00ns)   --->   "%zext_ln69_12 = zext i8 %or_ln69_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3973 'zext' 'zext_ln69_12' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_627 : Operation 3974 [1/1] (0.00ns)   --->   "%weights3_addr_12 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3974 'getelementptr' 'weights3_addr_12' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_627 : Operation 3975 [2/2] (3.25ns)   --->   "%weights3_load_12 = load i8 %weights3_addr_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3975 'load' 'weights3_load_12' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 628 <SV = 106> <Delay = 8.23>
ST_628 : Operation 3976 [5/5] (8.23ns)   --->   "%add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3976 'dadd' 'add9_i2_1' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3977 [1/6] (7.78ns)   --->   "%mul6_i2_6 = dmul i64 %bitcast_ln69_6, i64 %activations2_load_9" [../CCode_backprop/backprop.c:69]   --->   Operation 3977 'dmul' 'mul6_i2_6' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3978 [2/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3978 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3979 [3/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3979 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3980 [4/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3980 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3981 [5/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3981 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3982 [1/1] (0.00ns)   --->   "%bitcast_ln69_11 = bitcast i64 %weights3_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3982 'bitcast' 'bitcast_ln69_11' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_628 : Operation 3983 [6/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 3983 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_628 : Operation 3984 [1/2] (3.25ns)   --->   "%weights3_load_12 = load i8 %weights3_addr_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3984 'load' 'weights3_load_12' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_628 : Operation 3985 [1/1] (0.00ns)   --->   "%or_ln69_12 = or i8 %tmp_11, i8 13" [../CCode_backprop/backprop.c:69]   --->   Operation 3985 'or' 'or_ln69_12' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_628 : Operation 3986 [1/1] (0.00ns)   --->   "%zext_ln69_13 = zext i8 %or_ln69_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3986 'zext' 'zext_ln69_13' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_628 : Operation 3987 [1/1] (0.00ns)   --->   "%weights3_addr_13 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3987 'getelementptr' 'weights3_addr_13' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_628 : Operation 3988 [2/2] (3.25ns)   --->   "%weights3_load_13 = load i8 %weights3_addr_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3988 'load' 'weights3_load_13' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 629 <SV = 107> <Delay = 8.23>
ST_629 : Operation 3989 [4/5] (8.23ns)   --->   "%add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1" [../CCode_backprop/backprop.c:69]   --->   Operation 3989 'dadd' 'add9_i2_1' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3990 [1/6] (7.78ns)   --->   "%mul6_i2_7 = dmul i64 %bitcast_ln69_7, i64 %activations2_load_10" [../CCode_backprop/backprop.c:69]   --->   Operation 3990 'dmul' 'mul6_i2_7' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3991 [2/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 3991 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3992 [3/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3992 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3993 [4/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3993 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3994 [5/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 3994 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3995 [1/1] (0.00ns)   --->   "%bitcast_ln69_12 = bitcast i64 %weights3_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 3995 'bitcast' 'bitcast_ln69_12' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_629 : Operation 3996 [6/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 3996 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_629 : Operation 3997 [1/2] (3.25ns)   --->   "%weights3_load_13 = load i8 %weights3_addr_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3997 'load' 'weights3_load_13' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_629 : Operation 3998 [1/1] (0.00ns)   --->   "%or_ln69_13 = or i8 %tmp_11, i8 14" [../CCode_backprop/backprop.c:69]   --->   Operation 3998 'or' 'or_ln69_13' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_629 : Operation 3999 [1/1] (0.00ns)   --->   "%zext_ln69_14 = zext i8 %or_ln69_13" [../CCode_backprop/backprop.c:69]   --->   Operation 3999 'zext' 'zext_ln69_14' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_629 : Operation 4000 [1/1] (0.00ns)   --->   "%weights3_addr_14 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4000 'getelementptr' 'weights3_addr_14' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_629 : Operation 4001 [2/2] (3.25ns)   --->   "%weights3_load_14 = load i8 %weights3_addr_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4001 'load' 'weights3_load_14' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 630 <SV = 108> <Delay = 8.23>
ST_630 : Operation 4002 [3/5] (8.23ns)   --->   "%add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1" [../CCode_backprop/backprop.c:69]   --->   Operation 4002 'dadd' 'add9_i2_1' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4003 [1/6] (7.78ns)   --->   "%mul6_i2_8 = dmul i64 %bitcast_ln69_8, i64 %activations2_load_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4003 'dmul' 'mul6_i2_8' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4004 [2/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4004 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4005 [3/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4005 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4006 [4/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4006 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4007 [5/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4007 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4008 [1/1] (0.00ns)   --->   "%bitcast_ln69_13 = bitcast i64 %weights3_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4008 'bitcast' 'bitcast_ln69_13' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_630 : Operation 4009 [6/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4009 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_630 : Operation 4010 [1/2] (3.25ns)   --->   "%weights3_load_14 = load i8 %weights3_addr_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4010 'load' 'weights3_load_14' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_630 : Operation 4011 [1/1] (0.00ns)   --->   "%or_ln69_14 = or i8 %tmp_11, i8 15" [../CCode_backprop/backprop.c:69]   --->   Operation 4011 'or' 'or_ln69_14' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_630 : Operation 4012 [1/1] (0.00ns)   --->   "%zext_ln69_15 = zext i8 %or_ln69_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4012 'zext' 'zext_ln69_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_630 : Operation 4013 [1/1] (0.00ns)   --->   "%weights3_addr_15 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4013 'getelementptr' 'weights3_addr_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_630 : Operation 4014 [2/2] (3.25ns)   --->   "%weights3_load_15 = load i8 %weights3_addr_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4014 'load' 'weights3_load_15' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 631 <SV = 109> <Delay = 8.23>
ST_631 : Operation 4015 [2/5] (8.23ns)   --->   "%add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1" [../CCode_backprop/backprop.c:69]   --->   Operation 4015 'dadd' 'add9_i2_1' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4016 [1/6] (7.78ns)   --->   "%mul6_i2_9 = dmul i64 %bitcast_ln69_9, i64 %activations2_load_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4016 'dmul' 'mul6_i2_9' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4017 [2/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4017 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4018 [3/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4018 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4019 [4/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4019 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4020 [5/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4020 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4021 [1/1] (0.00ns)   --->   "%bitcast_ln69_14 = bitcast i64 %weights3_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4021 'bitcast' 'bitcast_ln69_14' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_631 : Operation 4022 [6/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4022 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_631 : Operation 4023 [1/2] (3.25ns)   --->   "%weights3_load_15 = load i8 %weights3_addr_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4023 'load' 'weights3_load_15' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_631 : Operation 4024 [1/1] (0.00ns)   --->   "%or_ln69_15 = or i8 %tmp_11, i8 16" [../CCode_backprop/backprop.c:69]   --->   Operation 4024 'or' 'or_ln69_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_631 : Operation 4025 [1/1] (0.00ns)   --->   "%zext_ln69_16 = zext i8 %or_ln69_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4025 'zext' 'zext_ln69_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_631 : Operation 4026 [1/1] (0.00ns)   --->   "%weights3_addr_16 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4026 'getelementptr' 'weights3_addr_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_631 : Operation 4027 [2/2] (3.25ns)   --->   "%weights3_load_16 = load i8 %weights3_addr_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4027 'load' 'weights3_load_16' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 632 <SV = 110> <Delay = 8.23>
ST_632 : Operation 4028 [1/5] (8.23ns)   --->   "%add9_i2_1 = dadd i64 %add9_i2, i64 %mul6_i2_1" [../CCode_backprop/backprop.c:69]   --->   Operation 4028 'dadd' 'add9_i2_1' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4029 [1/6] (7.78ns)   --->   "%mul6_i2_s = dmul i64 %bitcast_ln69_10, i64 %activations2_load_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4029 'dmul' 'mul6_i2_s' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4030 [2/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4030 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4031 [3/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4031 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4032 [4/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4032 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4033 [5/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4033 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4034 [1/1] (0.00ns)   --->   "%bitcast_ln69_15 = bitcast i64 %weights3_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4034 'bitcast' 'bitcast_ln69_15' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_632 : Operation 4035 [6/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4035 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_632 : Operation 4036 [1/2] (3.25ns)   --->   "%weights3_load_16 = load i8 %weights3_addr_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4036 'load' 'weights3_load_16' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_632 : Operation 4037 [1/1] (0.00ns)   --->   "%or_ln69_16 = or i8 %tmp_11, i8 17" [../CCode_backprop/backprop.c:69]   --->   Operation 4037 'or' 'or_ln69_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_632 : Operation 4038 [1/1] (0.00ns)   --->   "%zext_ln69_17 = zext i8 %or_ln69_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4038 'zext' 'zext_ln69_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_632 : Operation 4039 [1/1] (0.00ns)   --->   "%weights3_addr_17 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4039 'getelementptr' 'weights3_addr_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_632 : Operation 4040 [2/2] (3.25ns)   --->   "%weights3_load_17 = load i8 %weights3_addr_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4040 'load' 'weights3_load_17' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 633 <SV = 111> <Delay = 8.23>
ST_633 : Operation 4041 [5/5] (8.23ns)   --->   "%add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2" [../CCode_backprop/backprop.c:69]   --->   Operation 4041 'dadd' 'add9_i2_2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4042 [1/6] (7.78ns)   --->   "%mul6_i2_10 = dmul i64 %bitcast_ln69_11, i64 %activations2_load_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4042 'dmul' 'mul6_i2_10' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4043 [2/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4043 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4044 [3/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4044 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4045 [4/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4045 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4046 [5/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4046 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4047 [1/1] (0.00ns)   --->   "%bitcast_ln69_16 = bitcast i64 %weights3_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4047 'bitcast' 'bitcast_ln69_16' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_633 : Operation 4048 [6/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4048 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_633 : Operation 4049 [1/2] (3.25ns)   --->   "%weights3_load_17 = load i8 %weights3_addr_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4049 'load' 'weights3_load_17' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_633 : Operation 4050 [1/1] (0.00ns)   --->   "%or_ln69_17 = or i8 %tmp_11, i8 18" [../CCode_backprop/backprop.c:69]   --->   Operation 4050 'or' 'or_ln69_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_633 : Operation 4051 [1/1] (0.00ns)   --->   "%zext_ln69_18 = zext i8 %or_ln69_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4051 'zext' 'zext_ln69_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_633 : Operation 4052 [1/1] (0.00ns)   --->   "%weights3_addr_18 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4052 'getelementptr' 'weights3_addr_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_633 : Operation 4053 [2/2] (3.25ns)   --->   "%weights3_load_18 = load i8 %weights3_addr_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4053 'load' 'weights3_load_18' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 634 <SV = 112> <Delay = 8.23>
ST_634 : Operation 4054 [4/5] (8.23ns)   --->   "%add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2" [../CCode_backprop/backprop.c:69]   --->   Operation 4054 'dadd' 'add9_i2_2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4055 [1/6] (7.78ns)   --->   "%mul6_i2_11 = dmul i64 %bitcast_ln69_12, i64 %activations2_load_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4055 'dmul' 'mul6_i2_11' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4056 [2/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4056 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4057 [3/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4057 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4058 [4/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4058 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4059 [5/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4059 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4060 [1/1] (0.00ns)   --->   "%bitcast_ln69_17 = bitcast i64 %weights3_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4060 'bitcast' 'bitcast_ln69_17' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_634 : Operation 4061 [6/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4061 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_634 : Operation 4062 [1/2] (3.25ns)   --->   "%weights3_load_18 = load i8 %weights3_addr_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4062 'load' 'weights3_load_18' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_634 : Operation 4063 [1/1] (0.00ns)   --->   "%or_ln69_18 = or i8 %tmp_11, i8 19" [../CCode_backprop/backprop.c:69]   --->   Operation 4063 'or' 'or_ln69_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_634 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln69_19 = zext i8 %or_ln69_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4064 'zext' 'zext_ln69_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_634 : Operation 4065 [1/1] (0.00ns)   --->   "%weights3_addr_19 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4065 'getelementptr' 'weights3_addr_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_634 : Operation 4066 [2/2] (3.25ns)   --->   "%weights3_load_19 = load i8 %weights3_addr_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4066 'load' 'weights3_load_19' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 635 <SV = 113> <Delay = 8.23>
ST_635 : Operation 4067 [3/5] (8.23ns)   --->   "%add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2" [../CCode_backprop/backprop.c:69]   --->   Operation 4067 'dadd' 'add9_i2_2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4068 [1/6] (7.78ns)   --->   "%mul6_i2_12 = dmul i64 %bitcast_ln69_13, i64 %activations2_load_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4068 'dmul' 'mul6_i2_12' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4069 [2/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4069 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4070 [3/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4070 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4071 [4/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4071 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4072 [5/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4072 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4073 [1/1] (0.00ns)   --->   "%bitcast_ln69_18 = bitcast i64 %weights3_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4073 'bitcast' 'bitcast_ln69_18' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_635 : Operation 4074 [6/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4074 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_635 : Operation 4075 [1/2] (3.25ns)   --->   "%weights3_load_19 = load i8 %weights3_addr_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4075 'load' 'weights3_load_19' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_635 : Operation 4076 [1/1] (0.00ns)   --->   "%or_ln69_19 = or i8 %tmp_11, i8 20" [../CCode_backprop/backprop.c:69]   --->   Operation 4076 'or' 'or_ln69_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_635 : Operation 4077 [1/1] (0.00ns)   --->   "%zext_ln69_20 = zext i8 %or_ln69_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4077 'zext' 'zext_ln69_20' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_635 : Operation 4078 [1/1] (0.00ns)   --->   "%weights3_addr_20 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4078 'getelementptr' 'weights3_addr_20' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_635 : Operation 4079 [2/2] (3.25ns)   --->   "%weights3_load_20 = load i8 %weights3_addr_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4079 'load' 'weights3_load_20' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 636 <SV = 114> <Delay = 8.23>
ST_636 : Operation 4080 [2/5] (8.23ns)   --->   "%add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2" [../CCode_backprop/backprop.c:69]   --->   Operation 4080 'dadd' 'add9_i2_2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4081 [1/6] (7.78ns)   --->   "%mul6_i2_13 = dmul i64 %bitcast_ln69_14, i64 %activations2_load_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4081 'dmul' 'mul6_i2_13' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4082 [2/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4082 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4083 [3/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4083 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4084 [4/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4084 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4085 [5/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4085 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4086 [1/1] (0.00ns)   --->   "%bitcast_ln69_19 = bitcast i64 %weights3_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4086 'bitcast' 'bitcast_ln69_19' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_636 : Operation 4087 [6/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4087 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_636 : Operation 4088 [1/2] (3.25ns)   --->   "%weights3_load_20 = load i8 %weights3_addr_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4088 'load' 'weights3_load_20' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_636 : Operation 4089 [1/1] (0.00ns)   --->   "%or_ln69_20 = or i8 %tmp_11, i8 21" [../CCode_backprop/backprop.c:69]   --->   Operation 4089 'or' 'or_ln69_20' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_636 : Operation 4090 [1/1] (0.00ns)   --->   "%zext_ln69_21 = zext i8 %or_ln69_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4090 'zext' 'zext_ln69_21' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_636 : Operation 4091 [1/1] (0.00ns)   --->   "%weights3_addr_21 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4091 'getelementptr' 'weights3_addr_21' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_636 : Operation 4092 [2/2] (3.25ns)   --->   "%weights3_load_21 = load i8 %weights3_addr_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4092 'load' 'weights3_load_21' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 637 <SV = 115> <Delay = 8.23>
ST_637 : Operation 4093 [1/5] (8.23ns)   --->   "%add9_i2_2 = dadd i64 %add9_i2_1, i64 %mul6_i2_2" [../CCode_backprop/backprop.c:69]   --->   Operation 4093 'dadd' 'add9_i2_2' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4094 [1/6] (7.78ns)   --->   "%mul6_i2_14 = dmul i64 %bitcast_ln69_15, i64 %activations2_load_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4094 'dmul' 'mul6_i2_14' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4095 [2/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4095 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4096 [3/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4096 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4097 [4/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4097 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4098 [5/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4098 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4099 [1/1] (0.00ns)   --->   "%bitcast_ln69_20 = bitcast i64 %weights3_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4099 'bitcast' 'bitcast_ln69_20' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_637 : Operation 4100 [6/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4100 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_637 : Operation 4101 [1/2] (3.25ns)   --->   "%weights3_load_21 = load i8 %weights3_addr_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4101 'load' 'weights3_load_21' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_637 : Operation 4102 [1/1] (0.00ns)   --->   "%or_ln69_21 = or i8 %tmp_11, i8 22" [../CCode_backprop/backprop.c:69]   --->   Operation 4102 'or' 'or_ln69_21' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_637 : Operation 4103 [1/1] (0.00ns)   --->   "%zext_ln69_22 = zext i8 %or_ln69_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4103 'zext' 'zext_ln69_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_637 : Operation 4104 [1/1] (0.00ns)   --->   "%weights3_addr_22 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4104 'getelementptr' 'weights3_addr_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_637 : Operation 4105 [2/2] (3.25ns)   --->   "%weights3_load_22 = load i8 %weights3_addr_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4105 'load' 'weights3_load_22' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 638 <SV = 116> <Delay = 8.23>
ST_638 : Operation 4106 [5/5] (8.23ns)   --->   "%add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3" [../CCode_backprop/backprop.c:69]   --->   Operation 4106 'dadd' 'add9_i2_3' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4107 [1/6] (7.78ns)   --->   "%mul6_i2_15 = dmul i64 %bitcast_ln69_16, i64 %activations2_load_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4107 'dmul' 'mul6_i2_15' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4108 [2/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4108 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4109 [3/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4109 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4110 [4/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4110 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4111 [5/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4111 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4112 [1/1] (0.00ns)   --->   "%bitcast_ln69_21 = bitcast i64 %weights3_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4112 'bitcast' 'bitcast_ln69_21' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_638 : Operation 4113 [6/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4113 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_638 : Operation 4114 [1/2] (3.25ns)   --->   "%weights3_load_22 = load i8 %weights3_addr_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4114 'load' 'weights3_load_22' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_638 : Operation 4115 [1/1] (0.00ns)   --->   "%or_ln69_22 = or i8 %tmp_11, i8 23" [../CCode_backprop/backprop.c:69]   --->   Operation 4115 'or' 'or_ln69_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_638 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln69_23 = zext i8 %or_ln69_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4116 'zext' 'zext_ln69_23' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_638 : Operation 4117 [1/1] (0.00ns)   --->   "%weights3_addr_23 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4117 'getelementptr' 'weights3_addr_23' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_638 : Operation 4118 [2/2] (3.25ns)   --->   "%weights3_load_23 = load i8 %weights3_addr_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4118 'load' 'weights3_load_23' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 639 <SV = 117> <Delay = 8.23>
ST_639 : Operation 4119 [4/5] (8.23ns)   --->   "%add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3" [../CCode_backprop/backprop.c:69]   --->   Operation 4119 'dadd' 'add9_i2_3' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4120 [1/6] (7.78ns)   --->   "%mul6_i2_16 = dmul i64 %bitcast_ln69_17, i64 %activations2_load_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4120 'dmul' 'mul6_i2_16' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4121 [2/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4121 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4122 [3/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4122 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4123 [4/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4123 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4124 [5/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4124 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4125 [1/1] (0.00ns)   --->   "%bitcast_ln69_22 = bitcast i64 %weights3_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4125 'bitcast' 'bitcast_ln69_22' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_639 : Operation 4126 [6/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4126 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_639 : Operation 4127 [1/2] (3.25ns)   --->   "%weights3_load_23 = load i8 %weights3_addr_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4127 'load' 'weights3_load_23' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_639 : Operation 4128 [1/1] (0.00ns)   --->   "%or_ln69_23 = or i8 %tmp_11, i8 24" [../CCode_backprop/backprop.c:69]   --->   Operation 4128 'or' 'or_ln69_23' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_639 : Operation 4129 [1/1] (0.00ns)   --->   "%zext_ln69_24 = zext i8 %or_ln69_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4129 'zext' 'zext_ln69_24' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_639 : Operation 4130 [1/1] (0.00ns)   --->   "%weights3_addr_24 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4130 'getelementptr' 'weights3_addr_24' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_639 : Operation 4131 [2/2] (3.25ns)   --->   "%weights3_load_24 = load i8 %weights3_addr_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4131 'load' 'weights3_load_24' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 640 <SV = 118> <Delay = 8.23>
ST_640 : Operation 4132 [3/5] (8.23ns)   --->   "%add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3" [../CCode_backprop/backprop.c:69]   --->   Operation 4132 'dadd' 'add9_i2_3' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4133 [1/6] (7.78ns)   --->   "%mul6_i2_17 = dmul i64 %bitcast_ln69_18, i64 %activations2_load_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4133 'dmul' 'mul6_i2_17' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4134 [2/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4134 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4135 [3/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4135 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4136 [4/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4136 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4137 [5/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4137 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4138 [1/1] (0.00ns)   --->   "%bitcast_ln69_23 = bitcast i64 %weights3_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4138 'bitcast' 'bitcast_ln69_23' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_640 : Operation 4139 [6/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4139 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_640 : Operation 4140 [1/2] (3.25ns)   --->   "%weights3_load_24 = load i8 %weights3_addr_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4140 'load' 'weights3_load_24' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_640 : Operation 4141 [1/1] (0.00ns)   --->   "%or_ln69_24 = or i8 %tmp_11, i8 25" [../CCode_backprop/backprop.c:69]   --->   Operation 4141 'or' 'or_ln69_24' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_640 : Operation 4142 [1/1] (0.00ns)   --->   "%zext_ln69_25 = zext i8 %or_ln69_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4142 'zext' 'zext_ln69_25' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_640 : Operation 4143 [1/1] (0.00ns)   --->   "%weights3_addr_25 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4143 'getelementptr' 'weights3_addr_25' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_640 : Operation 4144 [2/2] (3.25ns)   --->   "%weights3_load_25 = load i8 %weights3_addr_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4144 'load' 'weights3_load_25' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 641 <SV = 119> <Delay = 8.23>
ST_641 : Operation 4145 [2/5] (8.23ns)   --->   "%add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3" [../CCode_backprop/backprop.c:69]   --->   Operation 4145 'dadd' 'add9_i2_3' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4146 [1/6] (7.78ns)   --->   "%mul6_i2_18 = dmul i64 %bitcast_ln69_19, i64 %activations2_load_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4146 'dmul' 'mul6_i2_18' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4147 [2/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4147 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4148 [3/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4148 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4149 [4/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4149 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4150 [5/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4150 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4151 [1/1] (0.00ns)   --->   "%bitcast_ln69_24 = bitcast i64 %weights3_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4151 'bitcast' 'bitcast_ln69_24' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_641 : Operation 4152 [6/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4152 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_641 : Operation 4153 [1/2] (3.25ns)   --->   "%weights3_load_25 = load i8 %weights3_addr_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4153 'load' 'weights3_load_25' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_641 : Operation 4154 [1/1] (0.00ns)   --->   "%or_ln69_25 = or i8 %tmp_11, i8 26" [../CCode_backprop/backprop.c:69]   --->   Operation 4154 'or' 'or_ln69_25' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_641 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln69_26 = zext i8 %or_ln69_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4155 'zext' 'zext_ln69_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_641 : Operation 4156 [1/1] (0.00ns)   --->   "%weights3_addr_26 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4156 'getelementptr' 'weights3_addr_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_641 : Operation 4157 [2/2] (3.25ns)   --->   "%weights3_load_26 = load i8 %weights3_addr_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4157 'load' 'weights3_load_26' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 642 <SV = 120> <Delay = 8.23>
ST_642 : Operation 4158 [1/5] (8.23ns)   --->   "%add9_i2_3 = dadd i64 %add9_i2_2, i64 %mul6_i2_3" [../CCode_backprop/backprop.c:69]   --->   Operation 4158 'dadd' 'add9_i2_3' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4159 [1/6] (7.78ns)   --->   "%mul6_i2_19 = dmul i64 %bitcast_ln69_20, i64 %activations2_load_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4159 'dmul' 'mul6_i2_19' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4160 [2/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4160 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4161 [3/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4161 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4162 [4/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4162 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4163 [5/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4163 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4164 [1/1] (0.00ns)   --->   "%bitcast_ln69_25 = bitcast i64 %weights3_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4164 'bitcast' 'bitcast_ln69_25' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_642 : Operation 4165 [6/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4165 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_642 : Operation 4166 [1/2] (3.25ns)   --->   "%weights3_load_26 = load i8 %weights3_addr_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4166 'load' 'weights3_load_26' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_642 : Operation 4167 [1/1] (0.00ns)   --->   "%or_ln69_26 = or i8 %tmp_11, i8 27" [../CCode_backprop/backprop.c:69]   --->   Operation 4167 'or' 'or_ln69_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_642 : Operation 4168 [1/1] (0.00ns)   --->   "%zext_ln69_27 = zext i8 %or_ln69_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4168 'zext' 'zext_ln69_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_642 : Operation 4169 [1/1] (0.00ns)   --->   "%weights3_addr_27 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4169 'getelementptr' 'weights3_addr_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_642 : Operation 4170 [2/2] (3.25ns)   --->   "%weights3_load_27 = load i8 %weights3_addr_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4170 'load' 'weights3_load_27' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 643 <SV = 121> <Delay = 8.23>
ST_643 : Operation 4171 [5/5] (8.23ns)   --->   "%add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4" [../CCode_backprop/backprop.c:69]   --->   Operation 4171 'dadd' 'add9_i2_4' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4172 [1/6] (7.78ns)   --->   "%mul6_i2_20 = dmul i64 %bitcast_ln69_21, i64 %activations2_load_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4172 'dmul' 'mul6_i2_20' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4173 [2/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4173 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4174 [3/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4174 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4175 [4/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4175 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4176 [5/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4176 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4177 [1/1] (0.00ns)   --->   "%bitcast_ln69_26 = bitcast i64 %weights3_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4177 'bitcast' 'bitcast_ln69_26' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_643 : Operation 4178 [6/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4178 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_643 : Operation 4179 [1/2] (3.25ns)   --->   "%weights3_load_27 = load i8 %weights3_addr_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4179 'load' 'weights3_load_27' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_643 : Operation 4180 [1/1] (0.00ns)   --->   "%or_ln69_27 = or i8 %tmp_11, i8 28" [../CCode_backprop/backprop.c:69]   --->   Operation 4180 'or' 'or_ln69_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_643 : Operation 4181 [1/1] (0.00ns)   --->   "%zext_ln69_28 = zext i8 %or_ln69_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4181 'zext' 'zext_ln69_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_643 : Operation 4182 [1/1] (0.00ns)   --->   "%weights3_addr_28 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4182 'getelementptr' 'weights3_addr_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_643 : Operation 4183 [2/2] (3.25ns)   --->   "%weights3_load_28 = load i8 %weights3_addr_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4183 'load' 'weights3_load_28' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 644 <SV = 122> <Delay = 8.23>
ST_644 : Operation 4184 [4/5] (8.23ns)   --->   "%add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4" [../CCode_backprop/backprop.c:69]   --->   Operation 4184 'dadd' 'add9_i2_4' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4185 [1/6] (7.78ns)   --->   "%mul6_i2_21 = dmul i64 %bitcast_ln69_22, i64 %activations2_load_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4185 'dmul' 'mul6_i2_21' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4186 [2/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4186 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4187 [3/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4187 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4188 [4/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4188 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4189 [5/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4189 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4190 [1/1] (0.00ns)   --->   "%bitcast_ln69_27 = bitcast i64 %weights3_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4190 'bitcast' 'bitcast_ln69_27' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_644 : Operation 4191 [6/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4191 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_644 : Operation 4192 [1/2] (3.25ns)   --->   "%weights3_load_28 = load i8 %weights3_addr_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4192 'load' 'weights3_load_28' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_644 : Operation 4193 [1/1] (0.00ns)   --->   "%or_ln69_28 = or i8 %tmp_11, i8 29" [../CCode_backprop/backprop.c:69]   --->   Operation 4193 'or' 'or_ln69_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_644 : Operation 4194 [1/1] (0.00ns)   --->   "%zext_ln69_29 = zext i8 %or_ln69_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4194 'zext' 'zext_ln69_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_644 : Operation 4195 [1/1] (0.00ns)   --->   "%weights3_addr_29 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4195 'getelementptr' 'weights3_addr_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_644 : Operation 4196 [2/2] (3.25ns)   --->   "%weights3_load_29 = load i8 %weights3_addr_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4196 'load' 'weights3_load_29' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 645 <SV = 123> <Delay = 8.23>
ST_645 : Operation 4197 [3/5] (8.23ns)   --->   "%add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4" [../CCode_backprop/backprop.c:69]   --->   Operation 4197 'dadd' 'add9_i2_4' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4198 [1/6] (7.78ns)   --->   "%mul6_i2_22 = dmul i64 %bitcast_ln69_23, i64 %activations2_load_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4198 'dmul' 'mul6_i2_22' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4199 [2/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4199 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4200 [3/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4200 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4201 [4/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4201 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4202 [5/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4202 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4203 [1/1] (0.00ns)   --->   "%bitcast_ln69_28 = bitcast i64 %weights3_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4203 'bitcast' 'bitcast_ln69_28' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_645 : Operation 4204 [6/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4204 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_645 : Operation 4205 [1/2] (3.25ns)   --->   "%weights3_load_29 = load i8 %weights3_addr_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4205 'load' 'weights3_load_29' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_645 : Operation 4206 [1/1] (0.00ns)   --->   "%or_ln69_29 = or i8 %tmp_11, i8 30" [../CCode_backprop/backprop.c:69]   --->   Operation 4206 'or' 'or_ln69_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_645 : Operation 4207 [1/1] (0.00ns)   --->   "%zext_ln69_30 = zext i8 %or_ln69_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4207 'zext' 'zext_ln69_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_645 : Operation 4208 [1/1] (0.00ns)   --->   "%weights3_addr_30 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4208 'getelementptr' 'weights3_addr_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_645 : Operation 4209 [2/2] (3.25ns)   --->   "%weights3_load_30 = load i8 %weights3_addr_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4209 'load' 'weights3_load_30' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 646 <SV = 124> <Delay = 8.23>
ST_646 : Operation 4210 [2/5] (8.23ns)   --->   "%add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4" [../CCode_backprop/backprop.c:69]   --->   Operation 4210 'dadd' 'add9_i2_4' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4211 [1/6] (7.78ns)   --->   "%mul6_i2_23 = dmul i64 %bitcast_ln69_24, i64 %activations2_load_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4211 'dmul' 'mul6_i2_23' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4212 [2/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4212 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4213 [3/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4213 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4214 [4/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4214 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4215 [5/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4215 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4216 [1/1] (0.00ns)   --->   "%bitcast_ln69_29 = bitcast i64 %weights3_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4216 'bitcast' 'bitcast_ln69_29' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_646 : Operation 4217 [6/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4217 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_646 : Operation 4218 [1/2] (3.25ns)   --->   "%weights3_load_30 = load i8 %weights3_addr_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4218 'load' 'weights3_load_30' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_646 : Operation 4219 [1/1] (0.00ns)   --->   "%or_ln69_30 = or i8 %tmp_11, i8 31" [../CCode_backprop/backprop.c:69]   --->   Operation 4219 'or' 'or_ln69_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_646 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln69_31 = zext i8 %or_ln69_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4220 'zext' 'zext_ln69_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_646 : Operation 4221 [1/1] (0.00ns)   --->   "%weights3_addr_31 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4221 'getelementptr' 'weights3_addr_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_646 : Operation 4222 [2/2] (3.25ns)   --->   "%weights3_load_31 = load i8 %weights3_addr_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4222 'load' 'weights3_load_31' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 647 <SV = 125> <Delay = 8.23>
ST_647 : Operation 4223 [1/5] (8.23ns)   --->   "%add9_i2_4 = dadd i64 %add9_i2_3, i64 %mul6_i2_4" [../CCode_backprop/backprop.c:69]   --->   Operation 4223 'dadd' 'add9_i2_4' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4224 [1/6] (7.78ns)   --->   "%mul6_i2_24 = dmul i64 %bitcast_ln69_25, i64 %activations2_load_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4224 'dmul' 'mul6_i2_24' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4225 [2/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4225 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4226 [3/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4226 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4227 [4/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4227 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4228 [5/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4228 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4229 [1/1] (0.00ns)   --->   "%bitcast_ln69_30 = bitcast i64 %weights3_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4229 'bitcast' 'bitcast_ln69_30' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_647 : Operation 4230 [6/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4230 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_647 : Operation 4231 [1/2] (3.25ns)   --->   "%weights3_load_31 = load i8 %weights3_addr_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4231 'load' 'weights3_load_31' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_647 : Operation 4232 [1/1] (0.00ns)   --->   "%or_ln69_31 = or i8 %tmp_11, i8 32" [../CCode_backprop/backprop.c:69]   --->   Operation 4232 'or' 'or_ln69_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_647 : Operation 4233 [1/1] (0.00ns)   --->   "%zext_ln69_32 = zext i8 %or_ln69_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4233 'zext' 'zext_ln69_32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_647 : Operation 4234 [1/1] (0.00ns)   --->   "%weights3_addr_32 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4234 'getelementptr' 'weights3_addr_32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_647 : Operation 4235 [2/2] (3.25ns)   --->   "%weights3_load_32 = load i8 %weights3_addr_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4235 'load' 'weights3_load_32' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 648 <SV = 126> <Delay = 8.23>
ST_648 : Operation 4236 [5/5] (8.23ns)   --->   "%add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5" [../CCode_backprop/backprop.c:69]   --->   Operation 4236 'dadd' 'add9_i2_5' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4237 [1/6] (7.78ns)   --->   "%mul6_i2_25 = dmul i64 %bitcast_ln69_26, i64 %activations2_load_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4237 'dmul' 'mul6_i2_25' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4238 [2/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4238 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4239 [3/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4239 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4240 [4/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4240 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4241 [5/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4241 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4242 [1/1] (0.00ns)   --->   "%bitcast_ln69_31 = bitcast i64 %weights3_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4242 'bitcast' 'bitcast_ln69_31' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_648 : Operation 4243 [6/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4243 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_648 : Operation 4244 [1/2] (3.25ns)   --->   "%weights3_load_32 = load i8 %weights3_addr_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4244 'load' 'weights3_load_32' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_648 : Operation 4245 [1/1] (0.00ns)   --->   "%or_ln69_32 = or i8 %tmp_11, i8 33" [../CCode_backprop/backprop.c:69]   --->   Operation 4245 'or' 'or_ln69_32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_648 : Operation 4246 [1/1] (0.00ns)   --->   "%zext_ln69_33 = zext i8 %or_ln69_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4246 'zext' 'zext_ln69_33' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_648 : Operation 4247 [1/1] (0.00ns)   --->   "%weights3_addr_33 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4247 'getelementptr' 'weights3_addr_33' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_648 : Operation 4248 [2/2] (3.25ns)   --->   "%weights3_load_33 = load i8 %weights3_addr_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4248 'load' 'weights3_load_33' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 649 <SV = 127> <Delay = 8.23>
ST_649 : Operation 4249 [4/5] (8.23ns)   --->   "%add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5" [../CCode_backprop/backprop.c:69]   --->   Operation 4249 'dadd' 'add9_i2_5' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4250 [1/6] (7.78ns)   --->   "%mul6_i2_26 = dmul i64 %bitcast_ln69_27, i64 %activations2_load_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4250 'dmul' 'mul6_i2_26' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4251 [2/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4251 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4252 [3/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4252 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4253 [4/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4253 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4254 [5/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4254 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4255 [1/1] (0.00ns)   --->   "%bitcast_ln69_32 = bitcast i64 %weights3_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4255 'bitcast' 'bitcast_ln69_32' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_649 : Operation 4256 [6/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4256 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_649 : Operation 4257 [1/2] (3.25ns)   --->   "%weights3_load_33 = load i8 %weights3_addr_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4257 'load' 'weights3_load_33' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_649 : Operation 4258 [1/1] (0.00ns)   --->   "%or_ln69_33 = or i8 %tmp_11, i8 34" [../CCode_backprop/backprop.c:69]   --->   Operation 4258 'or' 'or_ln69_33' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_649 : Operation 4259 [1/1] (0.00ns)   --->   "%zext_ln69_34 = zext i8 %or_ln69_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4259 'zext' 'zext_ln69_34' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_649 : Operation 4260 [1/1] (0.00ns)   --->   "%weights3_addr_34 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4260 'getelementptr' 'weights3_addr_34' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_649 : Operation 4261 [2/2] (3.25ns)   --->   "%weights3_load_34 = load i8 %weights3_addr_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4261 'load' 'weights3_load_34' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 650 <SV = 128> <Delay = 8.23>
ST_650 : Operation 4262 [3/5] (8.23ns)   --->   "%add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5" [../CCode_backprop/backprop.c:69]   --->   Operation 4262 'dadd' 'add9_i2_5' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4263 [1/6] (7.78ns)   --->   "%mul6_i2_27 = dmul i64 %bitcast_ln69_28, i64 %activations2_load_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4263 'dmul' 'mul6_i2_27' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4264 [2/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4264 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4265 [3/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4265 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4266 [4/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4266 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4267 [5/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4267 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4268 [1/1] (0.00ns)   --->   "%bitcast_ln69_33 = bitcast i64 %weights3_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4268 'bitcast' 'bitcast_ln69_33' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_650 : Operation 4269 [6/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4269 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_650 : Operation 4270 [1/2] (3.25ns)   --->   "%weights3_load_34 = load i8 %weights3_addr_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4270 'load' 'weights3_load_34' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_650 : Operation 4271 [1/1] (0.00ns)   --->   "%or_ln69_34 = or i8 %tmp_11, i8 35" [../CCode_backprop/backprop.c:69]   --->   Operation 4271 'or' 'or_ln69_34' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_650 : Operation 4272 [1/1] (0.00ns)   --->   "%zext_ln69_35 = zext i8 %or_ln69_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4272 'zext' 'zext_ln69_35' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_650 : Operation 4273 [1/1] (0.00ns)   --->   "%weights3_addr_35 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4273 'getelementptr' 'weights3_addr_35' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_650 : Operation 4274 [2/2] (3.25ns)   --->   "%weights3_load_35 = load i8 %weights3_addr_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4274 'load' 'weights3_load_35' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 651 <SV = 129> <Delay = 8.23>
ST_651 : Operation 4275 [2/5] (8.23ns)   --->   "%add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5" [../CCode_backprop/backprop.c:69]   --->   Operation 4275 'dadd' 'add9_i2_5' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4276 [1/6] (7.78ns)   --->   "%mul6_i2_28 = dmul i64 %bitcast_ln69_29, i64 %activations2_load_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4276 'dmul' 'mul6_i2_28' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4277 [2/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4277 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4278 [3/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4278 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4279 [4/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4279 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4280 [5/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4280 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4281 [1/1] (0.00ns)   --->   "%bitcast_ln69_34 = bitcast i64 %weights3_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4281 'bitcast' 'bitcast_ln69_34' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_651 : Operation 4282 [6/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4282 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_651 : Operation 4283 [1/2] (3.25ns)   --->   "%weights3_load_35 = load i8 %weights3_addr_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4283 'load' 'weights3_load_35' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_651 : Operation 4284 [1/1] (0.00ns)   --->   "%or_ln69_35 = or i8 %tmp_11, i8 36" [../CCode_backprop/backprop.c:69]   --->   Operation 4284 'or' 'or_ln69_35' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_651 : Operation 4285 [1/1] (0.00ns)   --->   "%zext_ln69_36 = zext i8 %or_ln69_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4285 'zext' 'zext_ln69_36' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_651 : Operation 4286 [1/1] (0.00ns)   --->   "%weights3_addr_36 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4286 'getelementptr' 'weights3_addr_36' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_651 : Operation 4287 [2/2] (3.25ns)   --->   "%weights3_load_36 = load i8 %weights3_addr_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4287 'load' 'weights3_load_36' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 652 <SV = 130> <Delay = 8.23>
ST_652 : Operation 4288 [1/5] (8.23ns)   --->   "%add9_i2_5 = dadd i64 %add9_i2_4, i64 %mul6_i2_5" [../CCode_backprop/backprop.c:69]   --->   Operation 4288 'dadd' 'add9_i2_5' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4289 [1/6] (7.78ns)   --->   "%mul6_i2_29 = dmul i64 %bitcast_ln69_30, i64 %activations2_load_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4289 'dmul' 'mul6_i2_29' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4290 [2/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4290 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4291 [3/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4291 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4292 [4/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4292 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4293 [5/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4293 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4294 [1/1] (0.00ns)   --->   "%bitcast_ln69_35 = bitcast i64 %weights3_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4294 'bitcast' 'bitcast_ln69_35' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_652 : Operation 4295 [6/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4295 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_652 : Operation 4296 [1/2] (3.25ns)   --->   "%weights3_load_36 = load i8 %weights3_addr_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4296 'load' 'weights3_load_36' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_652 : Operation 4297 [1/1] (0.00ns)   --->   "%or_ln69_36 = or i8 %tmp_11, i8 37" [../CCode_backprop/backprop.c:69]   --->   Operation 4297 'or' 'or_ln69_36' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_652 : Operation 4298 [1/1] (0.00ns)   --->   "%zext_ln69_37 = zext i8 %or_ln69_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4298 'zext' 'zext_ln69_37' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_652 : Operation 4299 [1/1] (0.00ns)   --->   "%weights3_addr_37 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4299 'getelementptr' 'weights3_addr_37' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_652 : Operation 4300 [2/2] (3.25ns)   --->   "%weights3_load_37 = load i8 %weights3_addr_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4300 'load' 'weights3_load_37' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 653 <SV = 131> <Delay = 8.23>
ST_653 : Operation 4301 [5/5] (8.23ns)   --->   "%add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6" [../CCode_backprop/backprop.c:69]   --->   Operation 4301 'dadd' 'add9_i2_6' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4302 [1/6] (7.78ns)   --->   "%mul6_i2_30 = dmul i64 %bitcast_ln69_31, i64 %activations2_load_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4302 'dmul' 'mul6_i2_30' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4303 [2/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4303 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4304 [3/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4304 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4305 [4/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4305 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4306 [5/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4306 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4307 [1/1] (0.00ns)   --->   "%bitcast_ln69_36 = bitcast i64 %weights3_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4307 'bitcast' 'bitcast_ln69_36' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_653 : Operation 4308 [6/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4308 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_653 : Operation 4309 [1/2] (3.25ns)   --->   "%weights3_load_37 = load i8 %weights3_addr_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4309 'load' 'weights3_load_37' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_653 : Operation 4310 [1/1] (0.00ns)   --->   "%or_ln69_37 = or i8 %tmp_11, i8 38" [../CCode_backprop/backprop.c:69]   --->   Operation 4310 'or' 'or_ln69_37' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_653 : Operation 4311 [1/1] (0.00ns)   --->   "%zext_ln69_38 = zext i8 %or_ln69_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4311 'zext' 'zext_ln69_38' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_653 : Operation 4312 [1/1] (0.00ns)   --->   "%weights3_addr_38 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4312 'getelementptr' 'weights3_addr_38' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_653 : Operation 4313 [2/2] (3.25ns)   --->   "%weights3_load_38 = load i8 %weights3_addr_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4313 'load' 'weights3_load_38' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 654 <SV = 132> <Delay = 8.23>
ST_654 : Operation 4314 [4/5] (8.23ns)   --->   "%add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6" [../CCode_backprop/backprop.c:69]   --->   Operation 4314 'dadd' 'add9_i2_6' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4315 [1/6] (7.78ns)   --->   "%mul6_i2_31 = dmul i64 %bitcast_ln69_32, i64 %activations2_load_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4315 'dmul' 'mul6_i2_31' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4316 [2/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4316 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4317 [3/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4317 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4318 [4/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4318 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4319 [5/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4319 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4320 [1/1] (0.00ns)   --->   "%bitcast_ln69_37 = bitcast i64 %weights3_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4320 'bitcast' 'bitcast_ln69_37' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_654 : Operation 4321 [6/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4321 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_654 : Operation 4322 [1/2] (3.25ns)   --->   "%weights3_load_38 = load i8 %weights3_addr_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4322 'load' 'weights3_load_38' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_654 : Operation 4323 [1/1] (0.00ns)   --->   "%or_ln69_38 = or i8 %tmp_11, i8 39" [../CCode_backprop/backprop.c:69]   --->   Operation 4323 'or' 'or_ln69_38' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_654 : Operation 4324 [1/1] (0.00ns)   --->   "%zext_ln69_39 = zext i8 %or_ln69_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4324 'zext' 'zext_ln69_39' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_654 : Operation 4325 [1/1] (0.00ns)   --->   "%weights3_addr_39 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4325 'getelementptr' 'weights3_addr_39' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_654 : Operation 4326 [2/2] (3.25ns)   --->   "%weights3_load_39 = load i8 %weights3_addr_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4326 'load' 'weights3_load_39' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 655 <SV = 133> <Delay = 8.23>
ST_655 : Operation 4327 [3/5] (8.23ns)   --->   "%add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6" [../CCode_backprop/backprop.c:69]   --->   Operation 4327 'dadd' 'add9_i2_6' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4328 [1/6] (7.78ns)   --->   "%mul6_i2_32 = dmul i64 %bitcast_ln69_33, i64 %activations2_load_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4328 'dmul' 'mul6_i2_32' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4329 [2/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4329 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4330 [3/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4330 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4331 [4/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4331 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4332 [5/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4332 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4333 [1/1] (0.00ns)   --->   "%bitcast_ln69_38 = bitcast i64 %weights3_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4333 'bitcast' 'bitcast_ln69_38' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_655 : Operation 4334 [6/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4334 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_655 : Operation 4335 [1/2] (3.25ns)   --->   "%weights3_load_39 = load i8 %weights3_addr_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4335 'load' 'weights3_load_39' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_655 : Operation 4336 [1/1] (0.00ns)   --->   "%or_ln69_39 = or i8 %tmp_11, i8 40" [../CCode_backprop/backprop.c:69]   --->   Operation 4336 'or' 'or_ln69_39' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_655 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln69_40 = zext i8 %or_ln69_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4337 'zext' 'zext_ln69_40' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_655 : Operation 4338 [1/1] (0.00ns)   --->   "%weights3_addr_40 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4338 'getelementptr' 'weights3_addr_40' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_655 : Operation 4339 [2/2] (3.25ns)   --->   "%weights3_load_40 = load i8 %weights3_addr_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4339 'load' 'weights3_load_40' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 656 <SV = 134> <Delay = 8.23>
ST_656 : Operation 4340 [2/5] (8.23ns)   --->   "%add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6" [../CCode_backprop/backprop.c:69]   --->   Operation 4340 'dadd' 'add9_i2_6' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4341 [1/6] (7.78ns)   --->   "%mul6_i2_33 = dmul i64 %bitcast_ln69_34, i64 %activations2_load_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4341 'dmul' 'mul6_i2_33' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4342 [2/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4342 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4343 [3/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4343 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4344 [4/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4344 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4345 [5/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4345 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4346 [1/1] (0.00ns)   --->   "%bitcast_ln69_39 = bitcast i64 %weights3_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4346 'bitcast' 'bitcast_ln69_39' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_656 : Operation 4347 [6/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4347 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_656 : Operation 4348 [1/2] (3.25ns)   --->   "%weights3_load_40 = load i8 %weights3_addr_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4348 'load' 'weights3_load_40' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_656 : Operation 4349 [1/1] (0.00ns)   --->   "%or_ln69_40 = or i8 %tmp_11, i8 41" [../CCode_backprop/backprop.c:69]   --->   Operation 4349 'or' 'or_ln69_40' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_656 : Operation 4350 [1/1] (0.00ns)   --->   "%zext_ln69_41 = zext i8 %or_ln69_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4350 'zext' 'zext_ln69_41' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_656 : Operation 4351 [1/1] (0.00ns)   --->   "%weights3_addr_41 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4351 'getelementptr' 'weights3_addr_41' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_656 : Operation 4352 [2/2] (3.25ns)   --->   "%weights3_load_41 = load i8 %weights3_addr_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4352 'load' 'weights3_load_41' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 657 <SV = 135> <Delay = 8.23>
ST_657 : Operation 4353 [1/5] (8.23ns)   --->   "%add9_i2_6 = dadd i64 %add9_i2_5, i64 %mul6_i2_6" [../CCode_backprop/backprop.c:69]   --->   Operation 4353 'dadd' 'add9_i2_6' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4354 [1/6] (7.78ns)   --->   "%mul6_i2_34 = dmul i64 %bitcast_ln69_35, i64 %activations2_load_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4354 'dmul' 'mul6_i2_34' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4355 [2/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4355 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4356 [3/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4356 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4357 [4/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4357 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4358 [5/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4358 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4359 [1/1] (0.00ns)   --->   "%bitcast_ln69_40 = bitcast i64 %weights3_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4359 'bitcast' 'bitcast_ln69_40' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_657 : Operation 4360 [6/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4360 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_657 : Operation 4361 [1/2] (3.25ns)   --->   "%weights3_load_41 = load i8 %weights3_addr_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4361 'load' 'weights3_load_41' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_657 : Operation 4362 [1/1] (0.00ns)   --->   "%or_ln69_41 = or i8 %tmp_11, i8 42" [../CCode_backprop/backprop.c:69]   --->   Operation 4362 'or' 'or_ln69_41' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_657 : Operation 4363 [1/1] (0.00ns)   --->   "%zext_ln69_42 = zext i8 %or_ln69_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4363 'zext' 'zext_ln69_42' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_657 : Operation 4364 [1/1] (0.00ns)   --->   "%weights3_addr_42 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4364 'getelementptr' 'weights3_addr_42' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_657 : Operation 4365 [2/2] (3.25ns)   --->   "%weights3_load_42 = load i8 %weights3_addr_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4365 'load' 'weights3_load_42' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 658 <SV = 136> <Delay = 8.23>
ST_658 : Operation 4366 [5/5] (8.23ns)   --->   "%add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7" [../CCode_backprop/backprop.c:69]   --->   Operation 4366 'dadd' 'add9_i2_7' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4367 [1/6] (7.78ns)   --->   "%mul6_i2_35 = dmul i64 %bitcast_ln69_36, i64 %activations2_load_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4367 'dmul' 'mul6_i2_35' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4368 [2/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4368 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4369 [3/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4369 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4370 [4/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4370 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4371 [5/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4371 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4372 [1/1] (0.00ns)   --->   "%bitcast_ln69_41 = bitcast i64 %weights3_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4372 'bitcast' 'bitcast_ln69_41' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_658 : Operation 4373 [6/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4373 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_658 : Operation 4374 [1/2] (3.25ns)   --->   "%weights3_load_42 = load i8 %weights3_addr_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4374 'load' 'weights3_load_42' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_658 : Operation 4375 [1/1] (0.00ns)   --->   "%or_ln69_42 = or i8 %tmp_11, i8 43" [../CCode_backprop/backprop.c:69]   --->   Operation 4375 'or' 'or_ln69_42' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_658 : Operation 4376 [1/1] (0.00ns)   --->   "%zext_ln69_43 = zext i8 %or_ln69_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4376 'zext' 'zext_ln69_43' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_658 : Operation 4377 [1/1] (0.00ns)   --->   "%weights3_addr_43 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4377 'getelementptr' 'weights3_addr_43' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_658 : Operation 4378 [2/2] (3.25ns)   --->   "%weights3_load_43 = load i8 %weights3_addr_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4378 'load' 'weights3_load_43' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 659 <SV = 137> <Delay = 8.23>
ST_659 : Operation 4379 [4/5] (8.23ns)   --->   "%add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7" [../CCode_backprop/backprop.c:69]   --->   Operation 4379 'dadd' 'add9_i2_7' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4380 [1/6] (7.78ns)   --->   "%mul6_i2_36 = dmul i64 %bitcast_ln69_37, i64 %activations2_load_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4380 'dmul' 'mul6_i2_36' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4381 [2/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4381 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4382 [3/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4382 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4383 [4/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4383 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4384 [5/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4384 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4385 [1/1] (0.00ns)   --->   "%bitcast_ln69_42 = bitcast i64 %weights3_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4385 'bitcast' 'bitcast_ln69_42' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_659 : Operation 4386 [6/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4386 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_659 : Operation 4387 [1/2] (3.25ns)   --->   "%weights3_load_43 = load i8 %weights3_addr_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4387 'load' 'weights3_load_43' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_659 : Operation 4388 [1/1] (0.00ns)   --->   "%or_ln69_43 = or i8 %tmp_11, i8 44" [../CCode_backprop/backprop.c:69]   --->   Operation 4388 'or' 'or_ln69_43' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_659 : Operation 4389 [1/1] (0.00ns)   --->   "%zext_ln69_44 = zext i8 %or_ln69_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4389 'zext' 'zext_ln69_44' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_659 : Operation 4390 [1/1] (0.00ns)   --->   "%weights3_addr_44 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4390 'getelementptr' 'weights3_addr_44' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_659 : Operation 4391 [2/2] (3.25ns)   --->   "%weights3_load_44 = load i8 %weights3_addr_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4391 'load' 'weights3_load_44' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 660 <SV = 138> <Delay = 8.23>
ST_660 : Operation 4392 [3/5] (8.23ns)   --->   "%add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7" [../CCode_backprop/backprop.c:69]   --->   Operation 4392 'dadd' 'add9_i2_7' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4393 [1/6] (7.78ns)   --->   "%mul6_i2_37 = dmul i64 %bitcast_ln69_38, i64 %activations2_load_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4393 'dmul' 'mul6_i2_37' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4394 [2/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4394 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4395 [3/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4395 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4396 [4/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4396 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4397 [5/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4397 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4398 [1/1] (0.00ns)   --->   "%bitcast_ln69_43 = bitcast i64 %weights3_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4398 'bitcast' 'bitcast_ln69_43' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_660 : Operation 4399 [6/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4399 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_660 : Operation 4400 [1/2] (3.25ns)   --->   "%weights3_load_44 = load i8 %weights3_addr_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4400 'load' 'weights3_load_44' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_660 : Operation 4401 [1/1] (0.00ns)   --->   "%or_ln69_44 = or i8 %tmp_11, i8 45" [../CCode_backprop/backprop.c:69]   --->   Operation 4401 'or' 'or_ln69_44' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_660 : Operation 4402 [1/1] (0.00ns)   --->   "%zext_ln69_45 = zext i8 %or_ln69_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4402 'zext' 'zext_ln69_45' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_660 : Operation 4403 [1/1] (0.00ns)   --->   "%weights3_addr_45 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4403 'getelementptr' 'weights3_addr_45' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_660 : Operation 4404 [2/2] (3.25ns)   --->   "%weights3_load_45 = load i8 %weights3_addr_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4404 'load' 'weights3_load_45' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 661 <SV = 139> <Delay = 8.23>
ST_661 : Operation 4405 [2/5] (8.23ns)   --->   "%add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7" [../CCode_backprop/backprop.c:69]   --->   Operation 4405 'dadd' 'add9_i2_7' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4406 [1/6] (7.78ns)   --->   "%mul6_i2_38 = dmul i64 %bitcast_ln69_39, i64 %activations2_load_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4406 'dmul' 'mul6_i2_38' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4407 [2/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4407 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4408 [3/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4408 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4409 [4/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4409 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4410 [5/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4410 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4411 [1/1] (0.00ns)   --->   "%bitcast_ln69_44 = bitcast i64 %weights3_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4411 'bitcast' 'bitcast_ln69_44' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_661 : Operation 4412 [6/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4412 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_661 : Operation 4413 [1/2] (3.25ns)   --->   "%weights3_load_45 = load i8 %weights3_addr_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4413 'load' 'weights3_load_45' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_661 : Operation 4414 [1/1] (0.00ns)   --->   "%or_ln69_45 = or i8 %tmp_11, i8 46" [../CCode_backprop/backprop.c:69]   --->   Operation 4414 'or' 'or_ln69_45' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_661 : Operation 4415 [1/1] (0.00ns)   --->   "%zext_ln69_46 = zext i8 %or_ln69_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4415 'zext' 'zext_ln69_46' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_661 : Operation 4416 [1/1] (0.00ns)   --->   "%weights3_addr_46 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4416 'getelementptr' 'weights3_addr_46' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_661 : Operation 4417 [2/2] (3.25ns)   --->   "%weights3_load_46 = load i8 %weights3_addr_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4417 'load' 'weights3_load_46' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 662 <SV = 140> <Delay = 8.23>
ST_662 : Operation 4418 [1/5] (8.23ns)   --->   "%add9_i2_7 = dadd i64 %add9_i2_6, i64 %mul6_i2_7" [../CCode_backprop/backprop.c:69]   --->   Operation 4418 'dadd' 'add9_i2_7' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4419 [1/6] (7.78ns)   --->   "%mul6_i2_39 = dmul i64 %bitcast_ln69_40, i64 %activations2_load_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4419 'dmul' 'mul6_i2_39' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4420 [2/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4420 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4421 [3/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4421 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4422 [4/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4422 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4423 [5/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4423 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4424 [1/1] (0.00ns)   --->   "%bitcast_ln69_45 = bitcast i64 %weights3_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4424 'bitcast' 'bitcast_ln69_45' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_662 : Operation 4425 [6/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4425 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_662 : Operation 4426 [1/2] (3.25ns)   --->   "%weights3_load_46 = load i8 %weights3_addr_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4426 'load' 'weights3_load_46' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_662 : Operation 4427 [1/1] (0.00ns)   --->   "%or_ln69_46 = or i8 %tmp_11, i8 47" [../CCode_backprop/backprop.c:69]   --->   Operation 4427 'or' 'or_ln69_46' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_662 : Operation 4428 [1/1] (0.00ns)   --->   "%zext_ln69_47 = zext i8 %or_ln69_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4428 'zext' 'zext_ln69_47' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_662 : Operation 4429 [1/1] (0.00ns)   --->   "%weights3_addr_47 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4429 'getelementptr' 'weights3_addr_47' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_662 : Operation 4430 [2/2] (3.25ns)   --->   "%weights3_load_47 = load i8 %weights3_addr_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4430 'load' 'weights3_load_47' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 663 <SV = 141> <Delay = 8.23>
ST_663 : Operation 4431 [5/5] (8.23ns)   --->   "%add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8" [../CCode_backprop/backprop.c:69]   --->   Operation 4431 'dadd' 'add9_i2_8' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4432 [1/6] (7.78ns)   --->   "%mul6_i2_40 = dmul i64 %bitcast_ln69_41, i64 %activations2_load_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4432 'dmul' 'mul6_i2_40' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4433 [2/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4433 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4434 [3/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4434 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4435 [4/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4435 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4436 [5/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4436 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4437 [1/1] (0.00ns)   --->   "%bitcast_ln69_46 = bitcast i64 %weights3_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4437 'bitcast' 'bitcast_ln69_46' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_663 : Operation 4438 [6/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4438 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_663 : Operation 4439 [1/2] (3.25ns)   --->   "%weights3_load_47 = load i8 %weights3_addr_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4439 'load' 'weights3_load_47' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_663 : Operation 4440 [1/1] (0.00ns)   --->   "%or_ln69_47 = or i8 %tmp_11, i8 48" [../CCode_backprop/backprop.c:69]   --->   Operation 4440 'or' 'or_ln69_47' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_663 : Operation 4441 [1/1] (0.00ns)   --->   "%zext_ln69_48 = zext i8 %or_ln69_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4441 'zext' 'zext_ln69_48' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_663 : Operation 4442 [1/1] (0.00ns)   --->   "%weights3_addr_48 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4442 'getelementptr' 'weights3_addr_48' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_663 : Operation 4443 [2/2] (3.25ns)   --->   "%weights3_load_48 = load i8 %weights3_addr_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4443 'load' 'weights3_load_48' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 664 <SV = 142> <Delay = 8.23>
ST_664 : Operation 4444 [4/5] (8.23ns)   --->   "%add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8" [../CCode_backprop/backprop.c:69]   --->   Operation 4444 'dadd' 'add9_i2_8' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4445 [1/6] (7.78ns)   --->   "%mul6_i2_41 = dmul i64 %bitcast_ln69_42, i64 %activations2_load_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4445 'dmul' 'mul6_i2_41' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4446 [2/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4446 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4447 [3/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4447 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4448 [4/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4448 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4449 [5/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4449 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4450 [1/1] (0.00ns)   --->   "%bitcast_ln69_47 = bitcast i64 %weights3_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4450 'bitcast' 'bitcast_ln69_47' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_664 : Operation 4451 [6/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4451 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_664 : Operation 4452 [1/2] (3.25ns)   --->   "%weights3_load_48 = load i8 %weights3_addr_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4452 'load' 'weights3_load_48' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_664 : Operation 4453 [1/1] (0.00ns)   --->   "%or_ln69_48 = or i8 %tmp_11, i8 49" [../CCode_backprop/backprop.c:69]   --->   Operation 4453 'or' 'or_ln69_48' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_664 : Operation 4454 [1/1] (0.00ns)   --->   "%zext_ln69_49 = zext i8 %or_ln69_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4454 'zext' 'zext_ln69_49' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_664 : Operation 4455 [1/1] (0.00ns)   --->   "%weights3_addr_49 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4455 'getelementptr' 'weights3_addr_49' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_664 : Operation 4456 [2/2] (3.25ns)   --->   "%weights3_load_49 = load i8 %weights3_addr_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4456 'load' 'weights3_load_49' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 665 <SV = 143> <Delay = 8.23>
ST_665 : Operation 4457 [3/5] (8.23ns)   --->   "%add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8" [../CCode_backprop/backprop.c:69]   --->   Operation 4457 'dadd' 'add9_i2_8' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4458 [1/6] (7.78ns)   --->   "%mul6_i2_42 = dmul i64 %bitcast_ln69_43, i64 %activations2_load_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4458 'dmul' 'mul6_i2_42' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4459 [2/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4459 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4460 [3/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4460 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4461 [4/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4461 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4462 [5/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4462 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4463 [1/1] (0.00ns)   --->   "%bitcast_ln69_48 = bitcast i64 %weights3_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4463 'bitcast' 'bitcast_ln69_48' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_665 : Operation 4464 [6/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4464 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_665 : Operation 4465 [1/2] (3.25ns)   --->   "%weights3_load_49 = load i8 %weights3_addr_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4465 'load' 'weights3_load_49' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_665 : Operation 4466 [1/1] (0.00ns)   --->   "%or_ln69_49 = or i8 %tmp_11, i8 50" [../CCode_backprop/backprop.c:69]   --->   Operation 4466 'or' 'or_ln69_49' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_665 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln69_50 = zext i8 %or_ln69_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4467 'zext' 'zext_ln69_50' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_665 : Operation 4468 [1/1] (0.00ns)   --->   "%weights3_addr_50 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4468 'getelementptr' 'weights3_addr_50' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_665 : Operation 4469 [2/2] (3.25ns)   --->   "%weights3_load_50 = load i8 %weights3_addr_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4469 'load' 'weights3_load_50' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 666 <SV = 144> <Delay = 8.23>
ST_666 : Operation 4470 [2/5] (8.23ns)   --->   "%add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8" [../CCode_backprop/backprop.c:69]   --->   Operation 4470 'dadd' 'add9_i2_8' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4471 [1/6] (7.78ns)   --->   "%mul6_i2_43 = dmul i64 %bitcast_ln69_44, i64 %activations2_load_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4471 'dmul' 'mul6_i2_43' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4472 [2/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4472 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4473 [3/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4473 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4474 [4/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4474 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4475 [5/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4475 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4476 [1/1] (0.00ns)   --->   "%bitcast_ln69_49 = bitcast i64 %weights3_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4476 'bitcast' 'bitcast_ln69_49' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_666 : Operation 4477 [6/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4477 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_666 : Operation 4478 [1/2] (3.25ns)   --->   "%weights3_load_50 = load i8 %weights3_addr_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4478 'load' 'weights3_load_50' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_666 : Operation 4479 [1/1] (0.00ns)   --->   "%or_ln69_50 = or i8 %tmp_11, i8 51" [../CCode_backprop/backprop.c:69]   --->   Operation 4479 'or' 'or_ln69_50' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_666 : Operation 4480 [1/1] (0.00ns)   --->   "%zext_ln69_51 = zext i8 %or_ln69_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4480 'zext' 'zext_ln69_51' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_666 : Operation 4481 [1/1] (0.00ns)   --->   "%weights3_addr_51 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4481 'getelementptr' 'weights3_addr_51' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_666 : Operation 4482 [2/2] (3.25ns)   --->   "%weights3_load_51 = load i8 %weights3_addr_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4482 'load' 'weights3_load_51' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 667 <SV = 145> <Delay = 8.23>
ST_667 : Operation 4483 [1/5] (8.23ns)   --->   "%add9_i2_8 = dadd i64 %add9_i2_7, i64 %mul6_i2_8" [../CCode_backprop/backprop.c:69]   --->   Operation 4483 'dadd' 'add9_i2_8' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4484 [1/6] (7.78ns)   --->   "%mul6_i2_44 = dmul i64 %bitcast_ln69_45, i64 %activations2_load_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4484 'dmul' 'mul6_i2_44' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4485 [2/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4485 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4486 [3/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4486 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4487 [4/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4487 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4488 [5/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4488 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4489 [1/1] (0.00ns)   --->   "%bitcast_ln69_50 = bitcast i64 %weights3_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4489 'bitcast' 'bitcast_ln69_50' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_667 : Operation 4490 [6/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4490 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_667 : Operation 4491 [1/2] (3.25ns)   --->   "%weights3_load_51 = load i8 %weights3_addr_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4491 'load' 'weights3_load_51' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_667 : Operation 4492 [1/1] (0.00ns)   --->   "%or_ln69_51 = or i8 %tmp_11, i8 52" [../CCode_backprop/backprop.c:69]   --->   Operation 4492 'or' 'or_ln69_51' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_667 : Operation 4493 [1/1] (0.00ns)   --->   "%zext_ln69_52 = zext i8 %or_ln69_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4493 'zext' 'zext_ln69_52' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_667 : Operation 4494 [1/1] (0.00ns)   --->   "%weights3_addr_52 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4494 'getelementptr' 'weights3_addr_52' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_667 : Operation 4495 [2/2] (3.25ns)   --->   "%weights3_load_52 = load i8 %weights3_addr_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4495 'load' 'weights3_load_52' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 668 <SV = 146> <Delay = 8.23>
ST_668 : Operation 4496 [5/5] (8.23ns)   --->   "%add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9" [../CCode_backprop/backprop.c:69]   --->   Operation 4496 'dadd' 'add9_i2_9' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4497 [1/6] (7.78ns)   --->   "%mul6_i2_45 = dmul i64 %bitcast_ln69_46, i64 %activations2_load_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4497 'dmul' 'mul6_i2_45' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4498 [2/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4498 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4499 [3/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4499 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4500 [4/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4500 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4501 [5/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4501 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4502 [1/1] (0.00ns)   --->   "%bitcast_ln69_51 = bitcast i64 %weights3_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4502 'bitcast' 'bitcast_ln69_51' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_668 : Operation 4503 [6/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4503 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_668 : Operation 4504 [1/2] (3.25ns)   --->   "%weights3_load_52 = load i8 %weights3_addr_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4504 'load' 'weights3_load_52' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_668 : Operation 4505 [1/1] (0.00ns)   --->   "%or_ln69_52 = or i8 %tmp_11, i8 53" [../CCode_backprop/backprop.c:69]   --->   Operation 4505 'or' 'or_ln69_52' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_668 : Operation 4506 [1/1] (0.00ns)   --->   "%zext_ln69_53 = zext i8 %or_ln69_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4506 'zext' 'zext_ln69_53' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_668 : Operation 4507 [1/1] (0.00ns)   --->   "%weights3_addr_53 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4507 'getelementptr' 'weights3_addr_53' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_668 : Operation 4508 [2/2] (3.25ns)   --->   "%weights3_load_53 = load i8 %weights3_addr_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4508 'load' 'weights3_load_53' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 669 <SV = 147> <Delay = 8.23>
ST_669 : Operation 4509 [4/5] (8.23ns)   --->   "%add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9" [../CCode_backprop/backprop.c:69]   --->   Operation 4509 'dadd' 'add9_i2_9' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4510 [1/6] (7.78ns)   --->   "%mul6_i2_46 = dmul i64 %bitcast_ln69_47, i64 %activations2_load_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4510 'dmul' 'mul6_i2_46' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4511 [2/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4511 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4512 [3/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4512 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4513 [4/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4513 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4514 [5/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4514 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4515 [1/1] (0.00ns)   --->   "%bitcast_ln69_52 = bitcast i64 %weights3_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4515 'bitcast' 'bitcast_ln69_52' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_669 : Operation 4516 [6/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4516 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_669 : Operation 4517 [1/2] (3.25ns)   --->   "%weights3_load_53 = load i8 %weights3_addr_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4517 'load' 'weights3_load_53' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_669 : Operation 4518 [1/1] (0.00ns)   --->   "%or_ln69_53 = or i8 %tmp_11, i8 54" [../CCode_backprop/backprop.c:69]   --->   Operation 4518 'or' 'or_ln69_53' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_669 : Operation 4519 [1/1] (0.00ns)   --->   "%zext_ln69_54 = zext i8 %or_ln69_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4519 'zext' 'zext_ln69_54' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_669 : Operation 4520 [1/1] (0.00ns)   --->   "%weights3_addr_54 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4520 'getelementptr' 'weights3_addr_54' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_669 : Operation 4521 [2/2] (3.25ns)   --->   "%weights3_load_54 = load i8 %weights3_addr_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4521 'load' 'weights3_load_54' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 670 <SV = 148> <Delay = 8.23>
ST_670 : Operation 4522 [3/5] (8.23ns)   --->   "%add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9" [../CCode_backprop/backprop.c:69]   --->   Operation 4522 'dadd' 'add9_i2_9' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4523 [1/6] (7.78ns)   --->   "%mul6_i2_47 = dmul i64 %bitcast_ln69_48, i64 %activations2_load_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4523 'dmul' 'mul6_i2_47' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4524 [2/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4524 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4525 [3/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4525 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4526 [4/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4526 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4527 [5/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4527 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4528 [1/1] (0.00ns)   --->   "%bitcast_ln69_53 = bitcast i64 %weights3_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4528 'bitcast' 'bitcast_ln69_53' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_670 : Operation 4529 [6/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4529 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_670 : Operation 4530 [1/2] (3.25ns)   --->   "%weights3_load_54 = load i8 %weights3_addr_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4530 'load' 'weights3_load_54' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_670 : Operation 4531 [1/1] (0.00ns)   --->   "%or_ln69_54 = or i8 %tmp_11, i8 55" [../CCode_backprop/backprop.c:69]   --->   Operation 4531 'or' 'or_ln69_54' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_670 : Operation 4532 [1/1] (0.00ns)   --->   "%zext_ln69_55 = zext i8 %or_ln69_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4532 'zext' 'zext_ln69_55' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_670 : Operation 4533 [1/1] (0.00ns)   --->   "%weights3_addr_55 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4533 'getelementptr' 'weights3_addr_55' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_670 : Operation 4534 [2/2] (3.25ns)   --->   "%weights3_load_55 = load i8 %weights3_addr_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4534 'load' 'weights3_load_55' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 671 <SV = 149> <Delay = 8.23>
ST_671 : Operation 4535 [2/5] (8.23ns)   --->   "%add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9" [../CCode_backprop/backprop.c:69]   --->   Operation 4535 'dadd' 'add9_i2_9' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4536 [1/6] (7.78ns)   --->   "%mul6_i2_48 = dmul i64 %bitcast_ln69_49, i64 %activations2_load_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4536 'dmul' 'mul6_i2_48' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4537 [2/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4537 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4538 [3/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4538 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4539 [4/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4539 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4540 [5/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4540 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4541 [1/1] (0.00ns)   --->   "%bitcast_ln69_54 = bitcast i64 %weights3_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4541 'bitcast' 'bitcast_ln69_54' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_671 : Operation 4542 [6/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4542 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_671 : Operation 4543 [1/2] (3.25ns)   --->   "%weights3_load_55 = load i8 %weights3_addr_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4543 'load' 'weights3_load_55' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_671 : Operation 4544 [1/1] (0.00ns)   --->   "%or_ln69_55 = or i8 %tmp_11, i8 56" [../CCode_backprop/backprop.c:69]   --->   Operation 4544 'or' 'or_ln69_55' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_671 : Operation 4545 [1/1] (0.00ns)   --->   "%zext_ln69_56 = zext i8 %or_ln69_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4545 'zext' 'zext_ln69_56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_671 : Operation 4546 [1/1] (0.00ns)   --->   "%weights3_addr_56 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4546 'getelementptr' 'weights3_addr_56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_671 : Operation 4547 [2/2] (3.25ns)   --->   "%weights3_load_56 = load i8 %weights3_addr_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4547 'load' 'weights3_load_56' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 672 <SV = 150> <Delay = 8.23>
ST_672 : Operation 4548 [1/5] (8.23ns)   --->   "%add9_i2_9 = dadd i64 %add9_i2_8, i64 %mul6_i2_9" [../CCode_backprop/backprop.c:69]   --->   Operation 4548 'dadd' 'add9_i2_9' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4549 [1/6] (7.78ns)   --->   "%mul6_i2_49 = dmul i64 %bitcast_ln69_50, i64 %activations2_load_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4549 'dmul' 'mul6_i2_49' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4550 [2/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4550 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4551 [3/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4551 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4552 [4/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4552 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4553 [5/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4553 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4554 [1/1] (0.00ns)   --->   "%bitcast_ln69_55 = bitcast i64 %weights3_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4554 'bitcast' 'bitcast_ln69_55' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_672 : Operation 4555 [6/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4555 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_672 : Operation 4556 [1/2] (3.25ns)   --->   "%weights3_load_56 = load i8 %weights3_addr_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4556 'load' 'weights3_load_56' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_672 : Operation 4557 [1/1] (0.00ns)   --->   "%or_ln69_56 = or i8 %tmp_11, i8 57" [../CCode_backprop/backprop.c:69]   --->   Operation 4557 'or' 'or_ln69_56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_672 : Operation 4558 [1/1] (0.00ns)   --->   "%zext_ln69_57 = zext i8 %or_ln69_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4558 'zext' 'zext_ln69_57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_672 : Operation 4559 [1/1] (0.00ns)   --->   "%weights3_addr_57 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4559 'getelementptr' 'weights3_addr_57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_672 : Operation 4560 [2/2] (3.25ns)   --->   "%weights3_load_57 = load i8 %weights3_addr_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4560 'load' 'weights3_load_57' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 673 <SV = 151> <Delay = 8.23>
ST_673 : Operation 4561 [5/5] (8.23ns)   --->   "%add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s" [../CCode_backprop/backprop.c:69]   --->   Operation 4561 'dadd' 'add9_i2_s' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4562 [1/6] (7.78ns)   --->   "%mul6_i2_50 = dmul i64 %bitcast_ln69_51, i64 %activations2_load_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4562 'dmul' 'mul6_i2_50' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4563 [2/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4563 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4564 [3/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4564 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4565 [4/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4565 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4566 [5/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4566 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4567 [1/1] (0.00ns)   --->   "%bitcast_ln69_56 = bitcast i64 %weights3_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4567 'bitcast' 'bitcast_ln69_56' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_673 : Operation 4568 [6/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4568 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_673 : Operation 4569 [1/2] (3.25ns)   --->   "%weights3_load_57 = load i8 %weights3_addr_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4569 'load' 'weights3_load_57' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_673 : Operation 4570 [1/1] (0.00ns)   --->   "%or_ln69_57 = or i8 %tmp_11, i8 58" [../CCode_backprop/backprop.c:69]   --->   Operation 4570 'or' 'or_ln69_57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_673 : Operation 4571 [1/1] (0.00ns)   --->   "%zext_ln69_58 = zext i8 %or_ln69_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4571 'zext' 'zext_ln69_58' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_673 : Operation 4572 [1/1] (0.00ns)   --->   "%weights3_addr_58 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4572 'getelementptr' 'weights3_addr_58' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_673 : Operation 4573 [2/2] (3.25ns)   --->   "%weights3_load_58 = load i8 %weights3_addr_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4573 'load' 'weights3_load_58' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 674 <SV = 152> <Delay = 8.23>
ST_674 : Operation 4574 [4/5] (8.23ns)   --->   "%add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s" [../CCode_backprop/backprop.c:69]   --->   Operation 4574 'dadd' 'add9_i2_s' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4575 [1/6] (7.78ns)   --->   "%mul6_i2_51 = dmul i64 %bitcast_ln69_52, i64 %activations2_load_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4575 'dmul' 'mul6_i2_51' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4576 [2/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4576 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4577 [3/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4577 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4578 [4/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4578 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4579 [5/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4579 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4580 [1/1] (0.00ns)   --->   "%bitcast_ln69_57 = bitcast i64 %weights3_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4580 'bitcast' 'bitcast_ln69_57' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_674 : Operation 4581 [6/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4581 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_674 : Operation 4582 [1/2] (3.25ns)   --->   "%weights3_load_58 = load i8 %weights3_addr_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4582 'load' 'weights3_load_58' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_674 : Operation 4583 [1/1] (0.00ns)   --->   "%or_ln69_58 = or i8 %tmp_11, i8 59" [../CCode_backprop/backprop.c:69]   --->   Operation 4583 'or' 'or_ln69_58' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_674 : Operation 4584 [1/1] (0.00ns)   --->   "%zext_ln69_59 = zext i8 %or_ln69_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4584 'zext' 'zext_ln69_59' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_674 : Operation 4585 [1/1] (0.00ns)   --->   "%weights3_addr_59 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4585 'getelementptr' 'weights3_addr_59' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_674 : Operation 4586 [2/2] (3.25ns)   --->   "%weights3_load_59 = load i8 %weights3_addr_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4586 'load' 'weights3_load_59' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 675 <SV = 153> <Delay = 8.23>
ST_675 : Operation 4587 [3/5] (8.23ns)   --->   "%add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s" [../CCode_backprop/backprop.c:69]   --->   Operation 4587 'dadd' 'add9_i2_s' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4588 [1/6] (7.78ns)   --->   "%mul6_i2_52 = dmul i64 %bitcast_ln69_53, i64 %activations2_load_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4588 'dmul' 'mul6_i2_52' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4589 [2/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4589 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4590 [3/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4590 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4591 [4/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4591 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4592 [5/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4592 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4593 [1/1] (0.00ns)   --->   "%bitcast_ln69_58 = bitcast i64 %weights3_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4593 'bitcast' 'bitcast_ln69_58' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_675 : Operation 4594 [6/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4594 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_675 : Operation 4595 [1/2] (3.25ns)   --->   "%weights3_load_59 = load i8 %weights3_addr_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4595 'load' 'weights3_load_59' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_675 : Operation 4596 [1/1] (0.00ns)   --->   "%or_ln69_59 = or i8 %tmp_11, i8 60" [../CCode_backprop/backprop.c:69]   --->   Operation 4596 'or' 'or_ln69_59' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_675 : Operation 4597 [1/1] (0.00ns)   --->   "%zext_ln69_60 = zext i8 %or_ln69_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4597 'zext' 'zext_ln69_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_675 : Operation 4598 [1/1] (0.00ns)   --->   "%weights3_addr_60 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4598 'getelementptr' 'weights3_addr_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_675 : Operation 4599 [2/2] (3.25ns)   --->   "%weights3_load_60 = load i8 %weights3_addr_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4599 'load' 'weights3_load_60' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 676 <SV = 154> <Delay = 8.23>
ST_676 : Operation 4600 [2/5] (8.23ns)   --->   "%add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s" [../CCode_backprop/backprop.c:69]   --->   Operation 4600 'dadd' 'add9_i2_s' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4601 [1/6] (7.78ns)   --->   "%mul6_i2_53 = dmul i64 %bitcast_ln69_54, i64 %activations2_load_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4601 'dmul' 'mul6_i2_53' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4602 [2/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4602 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4603 [3/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4603 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4604 [4/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4604 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4605 [5/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4605 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4606 [1/1] (0.00ns)   --->   "%bitcast_ln69_59 = bitcast i64 %weights3_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4606 'bitcast' 'bitcast_ln69_59' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_676 : Operation 4607 [6/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4607 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_676 : Operation 4608 [1/2] (3.25ns)   --->   "%weights3_load_60 = load i8 %weights3_addr_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4608 'load' 'weights3_load_60' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_676 : Operation 4609 [1/1] (0.00ns)   --->   "%or_ln69_60 = or i8 %tmp_11, i8 61" [../CCode_backprop/backprop.c:69]   --->   Operation 4609 'or' 'or_ln69_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_676 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln69_61 = zext i8 %or_ln69_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4610 'zext' 'zext_ln69_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_676 : Operation 4611 [1/1] (0.00ns)   --->   "%weights3_addr_61 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4611 'getelementptr' 'weights3_addr_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_676 : Operation 4612 [2/2] (3.25ns)   --->   "%weights3_load_61 = load i8 %weights3_addr_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4612 'load' 'weights3_load_61' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 677 <SV = 155> <Delay = 8.23>
ST_677 : Operation 4613 [1/5] (8.23ns)   --->   "%add9_i2_s = dadd i64 %add9_i2_9, i64 %mul6_i2_s" [../CCode_backprop/backprop.c:69]   --->   Operation 4613 'dadd' 'add9_i2_s' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4614 [1/6] (7.78ns)   --->   "%mul6_i2_54 = dmul i64 %bitcast_ln69_55, i64 %activations2_load_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4614 'dmul' 'mul6_i2_54' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4615 [2/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4615 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4616 [3/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4616 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4617 [4/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4617 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4618 [5/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4618 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4619 [1/1] (0.00ns)   --->   "%bitcast_ln69_60 = bitcast i64 %weights3_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4619 'bitcast' 'bitcast_ln69_60' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_677 : Operation 4620 [6/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4620 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_677 : Operation 4621 [1/2] (3.25ns)   --->   "%weights3_load_61 = load i8 %weights3_addr_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4621 'load' 'weights3_load_61' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_677 : Operation 4622 [1/1] (0.00ns)   --->   "%or_ln69_61 = or i8 %tmp_11, i8 62" [../CCode_backprop/backprop.c:69]   --->   Operation 4622 'or' 'or_ln69_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_677 : Operation 4623 [1/1] (0.00ns)   --->   "%zext_ln69_62 = zext i8 %or_ln69_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4623 'zext' 'zext_ln69_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_677 : Operation 4624 [1/1] (0.00ns)   --->   "%weights3_addr_62 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4624 'getelementptr' 'weights3_addr_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_677 : Operation 4625 [2/2] (3.25ns)   --->   "%weights3_load_62 = load i8 %weights3_addr_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4625 'load' 'weights3_load_62' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 678 <SV = 156> <Delay = 8.23>
ST_678 : Operation 4626 [1/1] (1.56ns)   --->   "%add_ln66 = add i2 %j_7, i2 1" [../CCode_backprop/backprop.c:66]   --->   Operation 4626 'add' 'add_ln66' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4627 [5/5] (8.23ns)   --->   "%add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10" [../CCode_backprop/backprop.c:69]   --->   Operation 4627 'dadd' 'add9_i2_10' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4628 [1/6] (7.78ns)   --->   "%mul6_i2_55 = dmul i64 %bitcast_ln69_56, i64 %activations2_load_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4628 'dmul' 'mul6_i2_55' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4629 [2/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4629 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4630 [3/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4630 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4631 [4/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4631 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4632 [5/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4632 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4633 [1/1] (0.00ns)   --->   "%bitcast_ln69_61 = bitcast i64 %weights3_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4633 'bitcast' 'bitcast_ln69_61' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_678 : Operation 4634 [6/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4634 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_678 : Operation 4635 [1/2] (3.25ns)   --->   "%weights3_load_62 = load i8 %weights3_addr_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4635 'load' 'weights3_load_62' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_678 : Operation 4636 [1/1] (0.00ns)   --->   "%or_ln69_62 = or i8 %tmp_11, i8 63" [../CCode_backprop/backprop.c:69]   --->   Operation 4636 'or' 'or_ln69_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_678 : Operation 4637 [1/1] (0.00ns)   --->   "%zext_ln69_63 = zext i8 %or_ln69_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4637 'zext' 'zext_ln69_63' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_678 : Operation 4638 [1/1] (0.00ns)   --->   "%weights3_addr_63 = getelementptr i64 %weights3, i64 0, i64 %zext_ln69_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4638 'getelementptr' 'weights3_addr_63' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_678 : Operation 4639 [2/2] (3.25ns)   --->   "%weights3_load_63 = load i8 %weights3_addr_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4639 'load' 'weights3_load_63' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 679 <SV = 157> <Delay = 8.23>
ST_679 : Operation 4640 [4/5] (8.23ns)   --->   "%add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10" [../CCode_backprop/backprop.c:69]   --->   Operation 4640 'dadd' 'add9_i2_10' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4641 [1/6] (7.78ns)   --->   "%mul6_i2_56 = dmul i64 %bitcast_ln69_57, i64 %activations2_load_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4641 'dmul' 'mul6_i2_56' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4642 [2/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4642 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4643 [3/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4643 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4644 [4/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4644 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4645 [5/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4645 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4646 [1/1] (0.00ns)   --->   "%bitcast_ln69_62 = bitcast i64 %weights3_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4646 'bitcast' 'bitcast_ln69_62' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_679 : Operation 4647 [6/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4647 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_679 : Operation 4648 [1/2] (3.25ns)   --->   "%weights3_load_63 = load i8 %weights3_addr_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4648 'load' 'weights3_load_63' <Predicate = (!icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 680 <SV = 158> <Delay = 8.23>
ST_680 : Operation 4649 [3/5] (8.23ns)   --->   "%add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10" [../CCode_backprop/backprop.c:69]   --->   Operation 4649 'dadd' 'add9_i2_10' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4650 [1/6] (7.78ns)   --->   "%mul6_i2_57 = dmul i64 %bitcast_ln69_58, i64 %activations2_load_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4650 'dmul' 'mul6_i2_57' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4651 [2/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4651 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4652 [3/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4652 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4653 [4/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4653 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4654 [5/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4654 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_680 : Operation 4655 [1/1] (0.00ns)   --->   "%bitcast_ln69_63 = bitcast i64 %weights3_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4655 'bitcast' 'bitcast_ln69_63' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_680 : Operation 4656 [6/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4656 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 681 <SV = 159> <Delay = 8.23>
ST_681 : Operation 4657 [2/5] (8.23ns)   --->   "%add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10" [../CCode_backprop/backprop.c:69]   --->   Operation 4657 'dadd' 'add9_i2_10' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 4658 [1/6] (7.78ns)   --->   "%mul6_i2_58 = dmul i64 %bitcast_ln69_59, i64 %activations2_load_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4658 'dmul' 'mul6_i2_58' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 4659 [2/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4659 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 4660 [3/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4660 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 4661 [4/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4661 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_681 : Operation 4662 [5/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4662 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 682 <SV = 160> <Delay = 8.23>
ST_682 : Operation 4663 [1/5] (8.23ns)   --->   "%add9_i2_10 = dadd i64 %add9_i2_s, i64 %mul6_i2_10" [../CCode_backprop/backprop.c:69]   --->   Operation 4663 'dadd' 'add9_i2_10' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4664 [1/6] (7.78ns)   --->   "%mul6_i2_59 = dmul i64 %bitcast_ln69_60, i64 %activations2_load_63" [../CCode_backprop/backprop.c:69]   --->   Operation 4664 'dmul' 'mul6_i2_59' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4665 [2/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4665 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4666 [3/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4666 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_682 : Operation 4667 [4/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4667 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 683 <SV = 161> <Delay = 8.23>
ST_683 : Operation 4668 [5/5] (8.23ns)   --->   "%add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4668 'dadd' 'add9_i2_11' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 4669 [1/6] (7.78ns)   --->   "%mul6_i2_60 = dmul i64 %bitcast_ln69_61, i64 %activations2_load_64" [../CCode_backprop/backprop.c:69]   --->   Operation 4669 'dmul' 'mul6_i2_60' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 4670 [2/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4670 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_683 : Operation 4671 [3/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4671 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 684 <SV = 162> <Delay = 8.23>
ST_684 : Operation 4672 [4/5] (8.23ns)   --->   "%add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4672 'dadd' 'add9_i2_11' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 4673 [1/6] (7.78ns)   --->   "%mul6_i2_61 = dmul i64 %bitcast_ln69_62, i64 %activations2_load_65" [../CCode_backprop/backprop.c:69]   --->   Operation 4673 'dmul' 'mul6_i2_61' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_684 : Operation 4674 [2/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4674 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 685 <SV = 163> <Delay = 8.23>
ST_685 : Operation 4675 [3/5] (8.23ns)   --->   "%add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4675 'dadd' 'add9_i2_11' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_685 : Operation 4676 [1/6] (7.78ns)   --->   "%mul6_i2_62 = dmul i64 %bitcast_ln69_63, i64 %activations2_load_66" [../CCode_backprop/backprop.c:69]   --->   Operation 4676 'dmul' 'mul6_i2_62' <Predicate = (!icmp_ln66)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 686 <SV = 164> <Delay = 8.23>
ST_686 : Operation 4677 [2/5] (8.23ns)   --->   "%add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4677 'dadd' 'add9_i2_11' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 687 <SV = 165> <Delay = 8.23>
ST_687 : Operation 4678 [1/5] (8.23ns)   --->   "%add9_i2_11 = dadd i64 %add9_i2_10, i64 %mul6_i2_11" [../CCode_backprop/backprop.c:69]   --->   Operation 4678 'dadd' 'add9_i2_11' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 688 <SV = 166> <Delay = 8.23>
ST_688 : Operation 4679 [5/5] (8.23ns)   --->   "%add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4679 'dadd' 'add9_i2_12' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 689 <SV = 167> <Delay = 8.23>
ST_689 : Operation 4680 [4/5] (8.23ns)   --->   "%add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4680 'dadd' 'add9_i2_12' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 690 <SV = 168> <Delay = 8.23>
ST_690 : Operation 4681 [3/5] (8.23ns)   --->   "%add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4681 'dadd' 'add9_i2_12' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 691 <SV = 169> <Delay = 8.23>
ST_691 : Operation 4682 [2/5] (8.23ns)   --->   "%add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4682 'dadd' 'add9_i2_12' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 692 <SV = 170> <Delay = 8.23>
ST_692 : Operation 4683 [1/5] (8.23ns)   --->   "%add9_i2_12 = dadd i64 %add9_i2_11, i64 %mul6_i2_12" [../CCode_backprop/backprop.c:69]   --->   Operation 4683 'dadd' 'add9_i2_12' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 693 <SV = 171> <Delay = 8.23>
ST_693 : Operation 4684 [5/5] (8.23ns)   --->   "%add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4684 'dadd' 'add9_i2_13' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 694 <SV = 172> <Delay = 8.23>
ST_694 : Operation 4685 [4/5] (8.23ns)   --->   "%add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4685 'dadd' 'add9_i2_13' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 695 <SV = 173> <Delay = 8.23>
ST_695 : Operation 4686 [3/5] (8.23ns)   --->   "%add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4686 'dadd' 'add9_i2_13' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 696 <SV = 174> <Delay = 8.23>
ST_696 : Operation 4687 [2/5] (8.23ns)   --->   "%add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4687 'dadd' 'add9_i2_13' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 697 <SV = 175> <Delay = 8.23>
ST_697 : Operation 4688 [1/5] (8.23ns)   --->   "%add9_i2_13 = dadd i64 %add9_i2_12, i64 %mul6_i2_13" [../CCode_backprop/backprop.c:69]   --->   Operation 4688 'dadd' 'add9_i2_13' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 698 <SV = 176> <Delay = 8.23>
ST_698 : Operation 4689 [5/5] (8.23ns)   --->   "%add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4689 'dadd' 'add9_i2_14' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 699 <SV = 177> <Delay = 8.23>
ST_699 : Operation 4690 [4/5] (8.23ns)   --->   "%add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4690 'dadd' 'add9_i2_14' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 700 <SV = 178> <Delay = 8.23>
ST_700 : Operation 4691 [3/5] (8.23ns)   --->   "%add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4691 'dadd' 'add9_i2_14' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 701 <SV = 179> <Delay = 8.23>
ST_701 : Operation 4692 [2/5] (8.23ns)   --->   "%add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4692 'dadd' 'add9_i2_14' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 702 <SV = 180> <Delay = 8.23>
ST_702 : Operation 4693 [1/5] (8.23ns)   --->   "%add9_i2_14 = dadd i64 %add9_i2_13, i64 %mul6_i2_14" [../CCode_backprop/backprop.c:69]   --->   Operation 4693 'dadd' 'add9_i2_14' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 703 <SV = 181> <Delay = 8.23>
ST_703 : Operation 4694 [5/5] (8.23ns)   --->   "%add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4694 'dadd' 'add9_i2_15' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 704 <SV = 182> <Delay = 8.23>
ST_704 : Operation 4695 [4/5] (8.23ns)   --->   "%add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4695 'dadd' 'add9_i2_15' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 705 <SV = 183> <Delay = 8.23>
ST_705 : Operation 4696 [3/5] (8.23ns)   --->   "%add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4696 'dadd' 'add9_i2_15' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 706 <SV = 184> <Delay = 8.23>
ST_706 : Operation 4697 [2/5] (8.23ns)   --->   "%add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4697 'dadd' 'add9_i2_15' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 707 <SV = 185> <Delay = 8.23>
ST_707 : Operation 4698 [1/5] (8.23ns)   --->   "%add9_i2_15 = dadd i64 %add9_i2_14, i64 %mul6_i2_15" [../CCode_backprop/backprop.c:69]   --->   Operation 4698 'dadd' 'add9_i2_15' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 708 <SV = 186> <Delay = 8.23>
ST_708 : Operation 4699 [5/5] (8.23ns)   --->   "%add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4699 'dadd' 'add9_i2_16' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 709 <SV = 187> <Delay = 8.23>
ST_709 : Operation 4700 [4/5] (8.23ns)   --->   "%add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4700 'dadd' 'add9_i2_16' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 710 <SV = 188> <Delay = 8.23>
ST_710 : Operation 4701 [3/5] (8.23ns)   --->   "%add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4701 'dadd' 'add9_i2_16' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 711 <SV = 189> <Delay = 8.23>
ST_711 : Operation 4702 [2/5] (8.23ns)   --->   "%add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4702 'dadd' 'add9_i2_16' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 712 <SV = 190> <Delay = 8.23>
ST_712 : Operation 4703 [1/5] (8.23ns)   --->   "%add9_i2_16 = dadd i64 %add9_i2_15, i64 %mul6_i2_16" [../CCode_backprop/backprop.c:69]   --->   Operation 4703 'dadd' 'add9_i2_16' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 713 <SV = 191> <Delay = 8.23>
ST_713 : Operation 4704 [5/5] (8.23ns)   --->   "%add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4704 'dadd' 'add9_i2_17' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 714 <SV = 192> <Delay = 8.23>
ST_714 : Operation 4705 [4/5] (8.23ns)   --->   "%add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4705 'dadd' 'add9_i2_17' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 715 <SV = 193> <Delay = 8.23>
ST_715 : Operation 4706 [3/5] (8.23ns)   --->   "%add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4706 'dadd' 'add9_i2_17' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 716 <SV = 194> <Delay = 8.23>
ST_716 : Operation 4707 [2/5] (8.23ns)   --->   "%add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4707 'dadd' 'add9_i2_17' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 717 <SV = 195> <Delay = 8.23>
ST_717 : Operation 4708 [1/5] (8.23ns)   --->   "%add9_i2_17 = dadd i64 %add9_i2_16, i64 %mul6_i2_17" [../CCode_backprop/backprop.c:69]   --->   Operation 4708 'dadd' 'add9_i2_17' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 718 <SV = 196> <Delay = 8.23>
ST_718 : Operation 4709 [5/5] (8.23ns)   --->   "%add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4709 'dadd' 'add9_i2_18' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 719 <SV = 197> <Delay = 8.23>
ST_719 : Operation 4710 [4/5] (8.23ns)   --->   "%add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4710 'dadd' 'add9_i2_18' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 720 <SV = 198> <Delay = 8.23>
ST_720 : Operation 4711 [3/5] (8.23ns)   --->   "%add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4711 'dadd' 'add9_i2_18' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 721 <SV = 199> <Delay = 8.23>
ST_721 : Operation 4712 [2/5] (8.23ns)   --->   "%add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4712 'dadd' 'add9_i2_18' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 722 <SV = 200> <Delay = 8.23>
ST_722 : Operation 4713 [1/5] (8.23ns)   --->   "%add9_i2_18 = dadd i64 %add9_i2_17, i64 %mul6_i2_18" [../CCode_backprop/backprop.c:69]   --->   Operation 4713 'dadd' 'add9_i2_18' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 723 <SV = 201> <Delay = 8.23>
ST_723 : Operation 4714 [5/5] (8.23ns)   --->   "%add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4714 'dadd' 'add9_i2_19' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 724 <SV = 202> <Delay = 8.23>
ST_724 : Operation 4715 [4/5] (8.23ns)   --->   "%add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4715 'dadd' 'add9_i2_19' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 725 <SV = 203> <Delay = 8.23>
ST_725 : Operation 4716 [3/5] (8.23ns)   --->   "%add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4716 'dadd' 'add9_i2_19' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 726 <SV = 204> <Delay = 8.23>
ST_726 : Operation 4717 [2/5] (8.23ns)   --->   "%add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4717 'dadd' 'add9_i2_19' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 727 <SV = 205> <Delay = 8.23>
ST_727 : Operation 4718 [1/5] (8.23ns)   --->   "%add9_i2_19 = dadd i64 %add9_i2_18, i64 %mul6_i2_19" [../CCode_backprop/backprop.c:69]   --->   Operation 4718 'dadd' 'add9_i2_19' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 728 <SV = 206> <Delay = 8.23>
ST_728 : Operation 4719 [5/5] (8.23ns)   --->   "%add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4719 'dadd' 'add9_i2_20' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 729 <SV = 207> <Delay = 8.23>
ST_729 : Operation 4720 [4/5] (8.23ns)   --->   "%add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4720 'dadd' 'add9_i2_20' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 730 <SV = 208> <Delay = 8.23>
ST_730 : Operation 4721 [3/5] (8.23ns)   --->   "%add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4721 'dadd' 'add9_i2_20' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 731 <SV = 209> <Delay = 8.23>
ST_731 : Operation 4722 [2/5] (8.23ns)   --->   "%add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4722 'dadd' 'add9_i2_20' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 732 <SV = 210> <Delay = 8.23>
ST_732 : Operation 4723 [1/5] (8.23ns)   --->   "%add9_i2_20 = dadd i64 %add9_i2_19, i64 %mul6_i2_20" [../CCode_backprop/backprop.c:69]   --->   Operation 4723 'dadd' 'add9_i2_20' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 733 <SV = 211> <Delay = 8.23>
ST_733 : Operation 4724 [5/5] (8.23ns)   --->   "%add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4724 'dadd' 'add9_i2_21' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 734 <SV = 212> <Delay = 8.23>
ST_734 : Operation 4725 [4/5] (8.23ns)   --->   "%add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4725 'dadd' 'add9_i2_21' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 735 <SV = 213> <Delay = 8.23>
ST_735 : Operation 4726 [3/5] (8.23ns)   --->   "%add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4726 'dadd' 'add9_i2_21' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 736 <SV = 214> <Delay = 8.23>
ST_736 : Operation 4727 [2/5] (8.23ns)   --->   "%add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4727 'dadd' 'add9_i2_21' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 737 <SV = 215> <Delay = 8.23>
ST_737 : Operation 4728 [1/5] (8.23ns)   --->   "%add9_i2_21 = dadd i64 %add9_i2_20, i64 %mul6_i2_21" [../CCode_backprop/backprop.c:69]   --->   Operation 4728 'dadd' 'add9_i2_21' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 738 <SV = 216> <Delay = 8.23>
ST_738 : Operation 4729 [5/5] (8.23ns)   --->   "%add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4729 'dadd' 'add9_i2_22' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 739 <SV = 217> <Delay = 8.23>
ST_739 : Operation 4730 [4/5] (8.23ns)   --->   "%add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4730 'dadd' 'add9_i2_22' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 740 <SV = 218> <Delay = 8.23>
ST_740 : Operation 4731 [3/5] (8.23ns)   --->   "%add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4731 'dadd' 'add9_i2_22' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 741 <SV = 219> <Delay = 8.23>
ST_741 : Operation 4732 [2/5] (8.23ns)   --->   "%add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4732 'dadd' 'add9_i2_22' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 742 <SV = 220> <Delay = 8.23>
ST_742 : Operation 4733 [1/5] (8.23ns)   --->   "%add9_i2_22 = dadd i64 %add9_i2_21, i64 %mul6_i2_22" [../CCode_backprop/backprop.c:69]   --->   Operation 4733 'dadd' 'add9_i2_22' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 743 <SV = 221> <Delay = 8.23>
ST_743 : Operation 4734 [5/5] (8.23ns)   --->   "%add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4734 'dadd' 'add9_i2_23' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 744 <SV = 222> <Delay = 8.23>
ST_744 : Operation 4735 [4/5] (8.23ns)   --->   "%add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4735 'dadd' 'add9_i2_23' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 745 <SV = 223> <Delay = 8.23>
ST_745 : Operation 4736 [3/5] (8.23ns)   --->   "%add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4736 'dadd' 'add9_i2_23' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 746 <SV = 224> <Delay = 8.23>
ST_746 : Operation 4737 [2/5] (8.23ns)   --->   "%add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4737 'dadd' 'add9_i2_23' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 747 <SV = 225> <Delay = 8.23>
ST_747 : Operation 4738 [1/5] (8.23ns)   --->   "%add9_i2_23 = dadd i64 %add9_i2_22, i64 %mul6_i2_23" [../CCode_backprop/backprop.c:69]   --->   Operation 4738 'dadd' 'add9_i2_23' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 748 <SV = 226> <Delay = 8.23>
ST_748 : Operation 4739 [5/5] (8.23ns)   --->   "%add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4739 'dadd' 'add9_i2_24' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 749 <SV = 227> <Delay = 8.23>
ST_749 : Operation 4740 [4/5] (8.23ns)   --->   "%add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4740 'dadd' 'add9_i2_24' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 750 <SV = 228> <Delay = 8.23>
ST_750 : Operation 4741 [3/5] (8.23ns)   --->   "%add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4741 'dadd' 'add9_i2_24' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 751 <SV = 229> <Delay = 8.23>
ST_751 : Operation 4742 [2/5] (8.23ns)   --->   "%add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4742 'dadd' 'add9_i2_24' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 752 <SV = 230> <Delay = 8.23>
ST_752 : Operation 4743 [1/5] (8.23ns)   --->   "%add9_i2_24 = dadd i64 %add9_i2_23, i64 %mul6_i2_24" [../CCode_backprop/backprop.c:69]   --->   Operation 4743 'dadd' 'add9_i2_24' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 753 <SV = 231> <Delay = 8.23>
ST_753 : Operation 4744 [5/5] (8.23ns)   --->   "%add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4744 'dadd' 'add9_i2_25' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 754 <SV = 232> <Delay = 8.23>
ST_754 : Operation 4745 [4/5] (8.23ns)   --->   "%add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4745 'dadd' 'add9_i2_25' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 755 <SV = 233> <Delay = 8.23>
ST_755 : Operation 4746 [3/5] (8.23ns)   --->   "%add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4746 'dadd' 'add9_i2_25' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 756 <SV = 234> <Delay = 8.23>
ST_756 : Operation 4747 [2/5] (8.23ns)   --->   "%add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4747 'dadd' 'add9_i2_25' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 757 <SV = 235> <Delay = 8.23>
ST_757 : Operation 4748 [1/5] (8.23ns)   --->   "%add9_i2_25 = dadd i64 %add9_i2_24, i64 %mul6_i2_25" [../CCode_backprop/backprop.c:69]   --->   Operation 4748 'dadd' 'add9_i2_25' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 758 <SV = 236> <Delay = 8.23>
ST_758 : Operation 4749 [5/5] (8.23ns)   --->   "%add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4749 'dadd' 'add9_i2_26' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 759 <SV = 237> <Delay = 8.23>
ST_759 : Operation 4750 [4/5] (8.23ns)   --->   "%add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4750 'dadd' 'add9_i2_26' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 760 <SV = 238> <Delay = 8.23>
ST_760 : Operation 4751 [3/5] (8.23ns)   --->   "%add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4751 'dadd' 'add9_i2_26' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 761 <SV = 239> <Delay = 8.23>
ST_761 : Operation 4752 [2/5] (8.23ns)   --->   "%add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4752 'dadd' 'add9_i2_26' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 762 <SV = 240> <Delay = 8.23>
ST_762 : Operation 4753 [1/5] (8.23ns)   --->   "%add9_i2_26 = dadd i64 %add9_i2_25, i64 %mul6_i2_26" [../CCode_backprop/backprop.c:69]   --->   Operation 4753 'dadd' 'add9_i2_26' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 763 <SV = 241> <Delay = 8.23>
ST_763 : Operation 4754 [5/5] (8.23ns)   --->   "%add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4754 'dadd' 'add9_i2_27' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 764 <SV = 242> <Delay = 8.23>
ST_764 : Operation 4755 [4/5] (8.23ns)   --->   "%add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4755 'dadd' 'add9_i2_27' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 765 <SV = 243> <Delay = 8.23>
ST_765 : Operation 4756 [3/5] (8.23ns)   --->   "%add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4756 'dadd' 'add9_i2_27' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 766 <SV = 244> <Delay = 8.23>
ST_766 : Operation 4757 [2/5] (8.23ns)   --->   "%add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4757 'dadd' 'add9_i2_27' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 767 <SV = 245> <Delay = 8.23>
ST_767 : Operation 4758 [1/5] (8.23ns)   --->   "%add9_i2_27 = dadd i64 %add9_i2_26, i64 %mul6_i2_27" [../CCode_backprop/backprop.c:69]   --->   Operation 4758 'dadd' 'add9_i2_27' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 768 <SV = 246> <Delay = 8.23>
ST_768 : Operation 4759 [5/5] (8.23ns)   --->   "%add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4759 'dadd' 'add9_i2_28' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 769 <SV = 247> <Delay = 8.23>
ST_769 : Operation 4760 [4/5] (8.23ns)   --->   "%add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4760 'dadd' 'add9_i2_28' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 770 <SV = 248> <Delay = 8.23>
ST_770 : Operation 4761 [3/5] (8.23ns)   --->   "%add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4761 'dadd' 'add9_i2_28' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 771 <SV = 249> <Delay = 8.23>
ST_771 : Operation 4762 [2/5] (8.23ns)   --->   "%add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4762 'dadd' 'add9_i2_28' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 772 <SV = 250> <Delay = 8.23>
ST_772 : Operation 4763 [1/5] (8.23ns)   --->   "%add9_i2_28 = dadd i64 %add9_i2_27, i64 %mul6_i2_28" [../CCode_backprop/backprop.c:69]   --->   Operation 4763 'dadd' 'add9_i2_28' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 773 <SV = 251> <Delay = 8.23>
ST_773 : Operation 4764 [5/5] (8.23ns)   --->   "%add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4764 'dadd' 'add9_i2_29' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 774 <SV = 252> <Delay = 8.23>
ST_774 : Operation 4765 [4/5] (8.23ns)   --->   "%add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4765 'dadd' 'add9_i2_29' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 775 <SV = 253> <Delay = 8.23>
ST_775 : Operation 4766 [3/5] (8.23ns)   --->   "%add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4766 'dadd' 'add9_i2_29' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 776 <SV = 254> <Delay = 8.23>
ST_776 : Operation 4767 [2/5] (8.23ns)   --->   "%add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4767 'dadd' 'add9_i2_29' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 777 <SV = 255> <Delay = 8.23>
ST_777 : Operation 4768 [1/5] (8.23ns)   --->   "%add9_i2_29 = dadd i64 %add9_i2_28, i64 %mul6_i2_29" [../CCode_backprop/backprop.c:69]   --->   Operation 4768 'dadd' 'add9_i2_29' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 778 <SV = 256> <Delay = 8.23>
ST_778 : Operation 4769 [5/5] (8.23ns)   --->   "%add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4769 'dadd' 'add9_i2_30' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 779 <SV = 257> <Delay = 8.23>
ST_779 : Operation 4770 [4/5] (8.23ns)   --->   "%add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4770 'dadd' 'add9_i2_30' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 780 <SV = 258> <Delay = 8.23>
ST_780 : Operation 4771 [3/5] (8.23ns)   --->   "%add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4771 'dadd' 'add9_i2_30' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 781 <SV = 259> <Delay = 8.23>
ST_781 : Operation 4772 [2/5] (8.23ns)   --->   "%add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4772 'dadd' 'add9_i2_30' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 782 <SV = 260> <Delay = 8.23>
ST_782 : Operation 4773 [1/5] (8.23ns)   --->   "%add9_i2_30 = dadd i64 %add9_i2_29, i64 %mul6_i2_30" [../CCode_backprop/backprop.c:69]   --->   Operation 4773 'dadd' 'add9_i2_30' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 783 <SV = 261> <Delay = 8.23>
ST_783 : Operation 4774 [5/5] (8.23ns)   --->   "%add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4774 'dadd' 'add9_i2_31' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 784 <SV = 262> <Delay = 8.23>
ST_784 : Operation 4775 [4/5] (8.23ns)   --->   "%add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4775 'dadd' 'add9_i2_31' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 785 <SV = 263> <Delay = 8.23>
ST_785 : Operation 4776 [3/5] (8.23ns)   --->   "%add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4776 'dadd' 'add9_i2_31' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 786 <SV = 264> <Delay = 8.23>
ST_786 : Operation 4777 [2/5] (8.23ns)   --->   "%add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4777 'dadd' 'add9_i2_31' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 787 <SV = 265> <Delay = 8.23>
ST_787 : Operation 4778 [1/5] (8.23ns)   --->   "%add9_i2_31 = dadd i64 %add9_i2_30, i64 %mul6_i2_31" [../CCode_backprop/backprop.c:69]   --->   Operation 4778 'dadd' 'add9_i2_31' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 788 <SV = 266> <Delay = 8.23>
ST_788 : Operation 4779 [5/5] (8.23ns)   --->   "%add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4779 'dadd' 'add9_i2_32' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 789 <SV = 267> <Delay = 8.23>
ST_789 : Operation 4780 [4/5] (8.23ns)   --->   "%add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4780 'dadd' 'add9_i2_32' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 790 <SV = 268> <Delay = 8.23>
ST_790 : Operation 4781 [3/5] (8.23ns)   --->   "%add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4781 'dadd' 'add9_i2_32' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 791 <SV = 269> <Delay = 8.23>
ST_791 : Operation 4782 [2/5] (8.23ns)   --->   "%add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4782 'dadd' 'add9_i2_32' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 792 <SV = 270> <Delay = 8.23>
ST_792 : Operation 4783 [1/5] (8.23ns)   --->   "%add9_i2_32 = dadd i64 %add9_i2_31, i64 %mul6_i2_32" [../CCode_backprop/backprop.c:69]   --->   Operation 4783 'dadd' 'add9_i2_32' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 793 <SV = 271> <Delay = 8.23>
ST_793 : Operation 4784 [5/5] (8.23ns)   --->   "%add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4784 'dadd' 'add9_i2_33' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 794 <SV = 272> <Delay = 8.23>
ST_794 : Operation 4785 [4/5] (8.23ns)   --->   "%add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4785 'dadd' 'add9_i2_33' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 795 <SV = 273> <Delay = 8.23>
ST_795 : Operation 4786 [3/5] (8.23ns)   --->   "%add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4786 'dadd' 'add9_i2_33' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 796 <SV = 274> <Delay = 8.23>
ST_796 : Operation 4787 [2/5] (8.23ns)   --->   "%add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4787 'dadd' 'add9_i2_33' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 797 <SV = 275> <Delay = 8.23>
ST_797 : Operation 4788 [1/5] (8.23ns)   --->   "%add9_i2_33 = dadd i64 %add9_i2_32, i64 %mul6_i2_33" [../CCode_backprop/backprop.c:69]   --->   Operation 4788 'dadd' 'add9_i2_33' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 798 <SV = 276> <Delay = 8.23>
ST_798 : Operation 4789 [5/5] (8.23ns)   --->   "%add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4789 'dadd' 'add9_i2_34' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 799 <SV = 277> <Delay = 8.23>
ST_799 : Operation 4790 [4/5] (8.23ns)   --->   "%add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4790 'dadd' 'add9_i2_34' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 800 <SV = 278> <Delay = 8.23>
ST_800 : Operation 4791 [3/5] (8.23ns)   --->   "%add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4791 'dadd' 'add9_i2_34' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 801 <SV = 279> <Delay = 8.23>
ST_801 : Operation 4792 [2/5] (8.23ns)   --->   "%add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4792 'dadd' 'add9_i2_34' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 802 <SV = 280> <Delay = 8.23>
ST_802 : Operation 4793 [1/5] (8.23ns)   --->   "%add9_i2_34 = dadd i64 %add9_i2_33, i64 %mul6_i2_34" [../CCode_backprop/backprop.c:69]   --->   Operation 4793 'dadd' 'add9_i2_34' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 803 <SV = 281> <Delay = 8.23>
ST_803 : Operation 4794 [5/5] (8.23ns)   --->   "%add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4794 'dadd' 'add9_i2_35' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 804 <SV = 282> <Delay = 8.23>
ST_804 : Operation 4795 [4/5] (8.23ns)   --->   "%add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4795 'dadd' 'add9_i2_35' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 805 <SV = 283> <Delay = 8.23>
ST_805 : Operation 4796 [3/5] (8.23ns)   --->   "%add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4796 'dadd' 'add9_i2_35' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 806 <SV = 284> <Delay = 8.23>
ST_806 : Operation 4797 [2/5] (8.23ns)   --->   "%add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4797 'dadd' 'add9_i2_35' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 807 <SV = 285> <Delay = 8.23>
ST_807 : Operation 4798 [1/5] (8.23ns)   --->   "%add9_i2_35 = dadd i64 %add9_i2_34, i64 %mul6_i2_35" [../CCode_backprop/backprop.c:69]   --->   Operation 4798 'dadd' 'add9_i2_35' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 808 <SV = 286> <Delay = 8.23>
ST_808 : Operation 4799 [5/5] (8.23ns)   --->   "%add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4799 'dadd' 'add9_i2_36' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 809 <SV = 287> <Delay = 8.23>
ST_809 : Operation 4800 [4/5] (8.23ns)   --->   "%add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4800 'dadd' 'add9_i2_36' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 810 <SV = 288> <Delay = 8.23>
ST_810 : Operation 4801 [3/5] (8.23ns)   --->   "%add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4801 'dadd' 'add9_i2_36' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 811 <SV = 289> <Delay = 8.23>
ST_811 : Operation 4802 [2/5] (8.23ns)   --->   "%add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4802 'dadd' 'add9_i2_36' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 812 <SV = 290> <Delay = 8.23>
ST_812 : Operation 4803 [1/5] (8.23ns)   --->   "%add9_i2_36 = dadd i64 %add9_i2_35, i64 %mul6_i2_36" [../CCode_backprop/backprop.c:69]   --->   Operation 4803 'dadd' 'add9_i2_36' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 813 <SV = 291> <Delay = 8.23>
ST_813 : Operation 4804 [5/5] (8.23ns)   --->   "%add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4804 'dadd' 'add9_i2_37' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 814 <SV = 292> <Delay = 8.23>
ST_814 : Operation 4805 [4/5] (8.23ns)   --->   "%add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4805 'dadd' 'add9_i2_37' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 815 <SV = 293> <Delay = 8.23>
ST_815 : Operation 4806 [3/5] (8.23ns)   --->   "%add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4806 'dadd' 'add9_i2_37' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 816 <SV = 294> <Delay = 8.23>
ST_816 : Operation 4807 [2/5] (8.23ns)   --->   "%add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4807 'dadd' 'add9_i2_37' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 817 <SV = 295> <Delay = 8.23>
ST_817 : Operation 4808 [1/5] (8.23ns)   --->   "%add9_i2_37 = dadd i64 %add9_i2_36, i64 %mul6_i2_37" [../CCode_backprop/backprop.c:69]   --->   Operation 4808 'dadd' 'add9_i2_37' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 818 <SV = 296> <Delay = 8.23>
ST_818 : Operation 4809 [5/5] (8.23ns)   --->   "%add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4809 'dadd' 'add9_i2_38' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 819 <SV = 297> <Delay = 8.23>
ST_819 : Operation 4810 [4/5] (8.23ns)   --->   "%add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4810 'dadd' 'add9_i2_38' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 820 <SV = 298> <Delay = 8.23>
ST_820 : Operation 4811 [3/5] (8.23ns)   --->   "%add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4811 'dadd' 'add9_i2_38' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 821 <SV = 299> <Delay = 8.23>
ST_821 : Operation 4812 [2/5] (8.23ns)   --->   "%add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4812 'dadd' 'add9_i2_38' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 822 <SV = 300> <Delay = 8.23>
ST_822 : Operation 4813 [1/5] (8.23ns)   --->   "%add9_i2_38 = dadd i64 %add9_i2_37, i64 %mul6_i2_38" [../CCode_backprop/backprop.c:69]   --->   Operation 4813 'dadd' 'add9_i2_38' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 823 <SV = 301> <Delay = 8.23>
ST_823 : Operation 4814 [5/5] (8.23ns)   --->   "%add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4814 'dadd' 'add9_i2_39' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 824 <SV = 302> <Delay = 8.23>
ST_824 : Operation 4815 [4/5] (8.23ns)   --->   "%add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4815 'dadd' 'add9_i2_39' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 825 <SV = 303> <Delay = 8.23>
ST_825 : Operation 4816 [3/5] (8.23ns)   --->   "%add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4816 'dadd' 'add9_i2_39' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 826 <SV = 304> <Delay = 8.23>
ST_826 : Operation 4817 [2/5] (8.23ns)   --->   "%add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4817 'dadd' 'add9_i2_39' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 827 <SV = 305> <Delay = 8.23>
ST_827 : Operation 4818 [1/5] (8.23ns)   --->   "%add9_i2_39 = dadd i64 %add9_i2_38, i64 %mul6_i2_39" [../CCode_backprop/backprop.c:69]   --->   Operation 4818 'dadd' 'add9_i2_39' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 828 <SV = 306> <Delay = 8.23>
ST_828 : Operation 4819 [5/5] (8.23ns)   --->   "%add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4819 'dadd' 'add9_i2_40' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 829 <SV = 307> <Delay = 8.23>
ST_829 : Operation 4820 [4/5] (8.23ns)   --->   "%add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4820 'dadd' 'add9_i2_40' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 830 <SV = 308> <Delay = 8.23>
ST_830 : Operation 4821 [3/5] (8.23ns)   --->   "%add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4821 'dadd' 'add9_i2_40' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 831 <SV = 309> <Delay = 8.23>
ST_831 : Operation 4822 [2/5] (8.23ns)   --->   "%add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4822 'dadd' 'add9_i2_40' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 832 <SV = 310> <Delay = 8.23>
ST_832 : Operation 4823 [1/5] (8.23ns)   --->   "%add9_i2_40 = dadd i64 %add9_i2_39, i64 %mul6_i2_40" [../CCode_backprop/backprop.c:69]   --->   Operation 4823 'dadd' 'add9_i2_40' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 833 <SV = 311> <Delay = 8.23>
ST_833 : Operation 4824 [5/5] (8.23ns)   --->   "%add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4824 'dadd' 'add9_i2_41' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 834 <SV = 312> <Delay = 8.23>
ST_834 : Operation 4825 [4/5] (8.23ns)   --->   "%add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4825 'dadd' 'add9_i2_41' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 835 <SV = 313> <Delay = 8.23>
ST_835 : Operation 4826 [3/5] (8.23ns)   --->   "%add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4826 'dadd' 'add9_i2_41' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 836 <SV = 314> <Delay = 8.23>
ST_836 : Operation 4827 [2/5] (8.23ns)   --->   "%add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4827 'dadd' 'add9_i2_41' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 837 <SV = 315> <Delay = 8.23>
ST_837 : Operation 4828 [1/5] (8.23ns)   --->   "%add9_i2_41 = dadd i64 %add9_i2_40, i64 %mul6_i2_41" [../CCode_backprop/backprop.c:69]   --->   Operation 4828 'dadd' 'add9_i2_41' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 838 <SV = 316> <Delay = 8.23>
ST_838 : Operation 4829 [5/5] (8.23ns)   --->   "%add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4829 'dadd' 'add9_i2_42' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 839 <SV = 317> <Delay = 8.23>
ST_839 : Operation 4830 [4/5] (8.23ns)   --->   "%add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4830 'dadd' 'add9_i2_42' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 840 <SV = 318> <Delay = 8.23>
ST_840 : Operation 4831 [3/5] (8.23ns)   --->   "%add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4831 'dadd' 'add9_i2_42' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 841 <SV = 319> <Delay = 8.23>
ST_841 : Operation 4832 [2/5] (8.23ns)   --->   "%add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4832 'dadd' 'add9_i2_42' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 842 <SV = 320> <Delay = 8.23>
ST_842 : Operation 4833 [1/5] (8.23ns)   --->   "%add9_i2_42 = dadd i64 %add9_i2_41, i64 %mul6_i2_42" [../CCode_backprop/backprop.c:69]   --->   Operation 4833 'dadd' 'add9_i2_42' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 843 <SV = 321> <Delay = 8.23>
ST_843 : Operation 4834 [5/5] (8.23ns)   --->   "%add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4834 'dadd' 'add9_i2_43' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 844 <SV = 322> <Delay = 8.23>
ST_844 : Operation 4835 [4/5] (8.23ns)   --->   "%add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4835 'dadd' 'add9_i2_43' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 845 <SV = 323> <Delay = 8.23>
ST_845 : Operation 4836 [3/5] (8.23ns)   --->   "%add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4836 'dadd' 'add9_i2_43' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 846 <SV = 324> <Delay = 8.23>
ST_846 : Operation 4837 [2/5] (8.23ns)   --->   "%add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4837 'dadd' 'add9_i2_43' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 847 <SV = 325> <Delay = 8.23>
ST_847 : Operation 4838 [1/5] (8.23ns)   --->   "%add9_i2_43 = dadd i64 %add9_i2_42, i64 %mul6_i2_43" [../CCode_backprop/backprop.c:69]   --->   Operation 4838 'dadd' 'add9_i2_43' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 848 <SV = 326> <Delay = 8.23>
ST_848 : Operation 4839 [5/5] (8.23ns)   --->   "%add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4839 'dadd' 'add9_i2_44' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 849 <SV = 327> <Delay = 8.23>
ST_849 : Operation 4840 [4/5] (8.23ns)   --->   "%add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4840 'dadd' 'add9_i2_44' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 850 <SV = 328> <Delay = 8.23>
ST_850 : Operation 4841 [3/5] (8.23ns)   --->   "%add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4841 'dadd' 'add9_i2_44' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 851 <SV = 329> <Delay = 8.23>
ST_851 : Operation 4842 [2/5] (8.23ns)   --->   "%add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4842 'dadd' 'add9_i2_44' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 852 <SV = 330> <Delay = 8.23>
ST_852 : Operation 4843 [1/5] (8.23ns)   --->   "%add9_i2_44 = dadd i64 %add9_i2_43, i64 %mul6_i2_44" [../CCode_backprop/backprop.c:69]   --->   Operation 4843 'dadd' 'add9_i2_44' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 853 <SV = 331> <Delay = 8.23>
ST_853 : Operation 4844 [5/5] (8.23ns)   --->   "%add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4844 'dadd' 'add9_i2_45' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 854 <SV = 332> <Delay = 8.23>
ST_854 : Operation 4845 [4/5] (8.23ns)   --->   "%add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4845 'dadd' 'add9_i2_45' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 855 <SV = 333> <Delay = 8.23>
ST_855 : Operation 4846 [3/5] (8.23ns)   --->   "%add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4846 'dadd' 'add9_i2_45' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 856 <SV = 334> <Delay = 8.23>
ST_856 : Operation 4847 [2/5] (8.23ns)   --->   "%add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4847 'dadd' 'add9_i2_45' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 857 <SV = 335> <Delay = 8.23>
ST_857 : Operation 4848 [1/5] (8.23ns)   --->   "%add9_i2_45 = dadd i64 %add9_i2_44, i64 %mul6_i2_45" [../CCode_backprop/backprop.c:69]   --->   Operation 4848 'dadd' 'add9_i2_45' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 858 <SV = 336> <Delay = 8.23>
ST_858 : Operation 4849 [5/5] (8.23ns)   --->   "%add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4849 'dadd' 'add9_i2_46' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 859 <SV = 337> <Delay = 8.23>
ST_859 : Operation 4850 [4/5] (8.23ns)   --->   "%add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4850 'dadd' 'add9_i2_46' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 860 <SV = 338> <Delay = 8.23>
ST_860 : Operation 4851 [3/5] (8.23ns)   --->   "%add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4851 'dadd' 'add9_i2_46' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 861 <SV = 339> <Delay = 8.23>
ST_861 : Operation 4852 [2/5] (8.23ns)   --->   "%add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4852 'dadd' 'add9_i2_46' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 862 <SV = 340> <Delay = 8.23>
ST_862 : Operation 4853 [1/5] (8.23ns)   --->   "%add9_i2_46 = dadd i64 %add9_i2_45, i64 %mul6_i2_46" [../CCode_backprop/backprop.c:69]   --->   Operation 4853 'dadd' 'add9_i2_46' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 863 <SV = 341> <Delay = 8.23>
ST_863 : Operation 4854 [5/5] (8.23ns)   --->   "%add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4854 'dadd' 'add9_i2_47' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 864 <SV = 342> <Delay = 8.23>
ST_864 : Operation 4855 [4/5] (8.23ns)   --->   "%add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4855 'dadd' 'add9_i2_47' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 865 <SV = 343> <Delay = 8.23>
ST_865 : Operation 4856 [3/5] (8.23ns)   --->   "%add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4856 'dadd' 'add9_i2_47' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 866 <SV = 344> <Delay = 8.23>
ST_866 : Operation 4857 [2/5] (8.23ns)   --->   "%add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4857 'dadd' 'add9_i2_47' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 867 <SV = 345> <Delay = 8.23>
ST_867 : Operation 4858 [1/5] (8.23ns)   --->   "%add9_i2_47 = dadd i64 %add9_i2_46, i64 %mul6_i2_47" [../CCode_backprop/backprop.c:69]   --->   Operation 4858 'dadd' 'add9_i2_47' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 868 <SV = 346> <Delay = 8.23>
ST_868 : Operation 4859 [5/5] (8.23ns)   --->   "%add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4859 'dadd' 'add9_i2_48' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 869 <SV = 347> <Delay = 8.23>
ST_869 : Operation 4860 [4/5] (8.23ns)   --->   "%add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4860 'dadd' 'add9_i2_48' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 870 <SV = 348> <Delay = 8.23>
ST_870 : Operation 4861 [3/5] (8.23ns)   --->   "%add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4861 'dadd' 'add9_i2_48' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 871 <SV = 349> <Delay = 8.23>
ST_871 : Operation 4862 [2/5] (8.23ns)   --->   "%add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4862 'dadd' 'add9_i2_48' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 872 <SV = 350> <Delay = 8.23>
ST_872 : Operation 4863 [1/5] (8.23ns)   --->   "%add9_i2_48 = dadd i64 %add9_i2_47, i64 %mul6_i2_48" [../CCode_backprop/backprop.c:69]   --->   Operation 4863 'dadd' 'add9_i2_48' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 873 <SV = 351> <Delay = 8.23>
ST_873 : Operation 4864 [5/5] (8.23ns)   --->   "%add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4864 'dadd' 'add9_i2_49' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 874 <SV = 352> <Delay = 8.23>
ST_874 : Operation 4865 [4/5] (8.23ns)   --->   "%add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4865 'dadd' 'add9_i2_49' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 875 <SV = 353> <Delay = 8.23>
ST_875 : Operation 4866 [3/5] (8.23ns)   --->   "%add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4866 'dadd' 'add9_i2_49' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 876 <SV = 354> <Delay = 8.23>
ST_876 : Operation 4867 [2/5] (8.23ns)   --->   "%add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4867 'dadd' 'add9_i2_49' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 877 <SV = 355> <Delay = 8.23>
ST_877 : Operation 4868 [1/5] (8.23ns)   --->   "%add9_i2_49 = dadd i64 %add9_i2_48, i64 %mul6_i2_49" [../CCode_backprop/backprop.c:69]   --->   Operation 4868 'dadd' 'add9_i2_49' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 878 <SV = 356> <Delay = 8.23>
ST_878 : Operation 4869 [5/5] (8.23ns)   --->   "%add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4869 'dadd' 'add9_i2_50' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 879 <SV = 357> <Delay = 8.23>
ST_879 : Operation 4870 [1/1] (0.00ns)   --->   "%activations3_2_4 = phi i64 %activations3_2_1, void %RELU.exit43.preheader, i64 %activations3_2_5, void %.split20347" [../CCode_backprop/backprop.c:20]   --->   Operation 4870 'phi' 'activations3_2_4' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 4871 [1/1] (0.00ns)   --->   "%activations3_1_4 = phi i64 %activations3_1_1, void %RELU.exit43.preheader, i64 %activations3_1_5, void %.split20347" [../CCode_backprop/backprop.c:20]   --->   Operation 4871 'phi' 'activations3_1_4' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 4872 [1/1] (0.00ns)   --->   "%activations3_0_41 = phi i64 %activations3_0_1, void %RELU.exit43.preheader, i64 %activations3_0_52, void %.split20347" [../CCode_backprop/backprop.c:20]   --->   Operation 4872 'phi' 'activations3_0_41' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 4873 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4873 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 4874 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 4874 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_879 : Operation 4875 [4/5] (8.23ns)   --->   "%add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4875 'dadd' 'add9_i2_50' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 880 <SV = 358> <Delay = 8.23>
ST_880 : Operation 4876 [3/5] (8.23ns)   --->   "%add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4876 'dadd' 'add9_i2_50' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 881 <SV = 359> <Delay = 8.23>
ST_881 : Operation 4877 [2/5] (8.23ns)   --->   "%add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4877 'dadd' 'add9_i2_50' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 882 <SV = 360> <Delay = 8.23>
ST_882 : Operation 4878 [1/5] (8.23ns)   --->   "%add9_i2_50 = dadd i64 %add9_i2_49, i64 %mul6_i2_50" [../CCode_backprop/backprop.c:69]   --->   Operation 4878 'dadd' 'add9_i2_50' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 883 <SV = 361> <Delay = 8.23>
ST_883 : Operation 4879 [5/5] (8.23ns)   --->   "%add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4879 'dadd' 'add9_i2_51' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 884 <SV = 362> <Delay = 8.23>
ST_884 : Operation 4880 [4/5] (8.23ns)   --->   "%add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4880 'dadd' 'add9_i2_51' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 885 <SV = 363> <Delay = 8.23>
ST_885 : Operation 4881 [3/5] (8.23ns)   --->   "%add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4881 'dadd' 'add9_i2_51' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 886 <SV = 364> <Delay = 8.23>
ST_886 : Operation 4882 [2/5] (8.23ns)   --->   "%add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4882 'dadd' 'add9_i2_51' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 887 <SV = 365> <Delay = 8.23>
ST_887 : Operation 4883 [1/5] (8.23ns)   --->   "%add9_i2_51 = dadd i64 %add9_i2_50, i64 %mul6_i2_51" [../CCode_backprop/backprop.c:69]   --->   Operation 4883 'dadd' 'add9_i2_51' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 888 <SV = 366> <Delay = 8.23>
ST_888 : Operation 4884 [5/5] (8.23ns)   --->   "%add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4884 'dadd' 'add9_i2_52' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 889 <SV = 367> <Delay = 8.23>
ST_889 : Operation 4885 [4/5] (8.23ns)   --->   "%add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4885 'dadd' 'add9_i2_52' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 890 <SV = 368> <Delay = 8.23>
ST_890 : Operation 4886 [3/5] (8.23ns)   --->   "%add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4886 'dadd' 'add9_i2_52' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 891 <SV = 369> <Delay = 8.23>
ST_891 : Operation 4887 [2/5] (8.23ns)   --->   "%add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4887 'dadd' 'add9_i2_52' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 892 <SV = 370> <Delay = 8.23>
ST_892 : Operation 4888 [1/5] (8.23ns)   --->   "%add9_i2_52 = dadd i64 %add9_i2_51, i64 %mul6_i2_52" [../CCode_backprop/backprop.c:69]   --->   Operation 4888 'dadd' 'add9_i2_52' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 893 <SV = 371> <Delay = 8.23>
ST_893 : Operation 4889 [5/5] (8.23ns)   --->   "%add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4889 'dadd' 'add9_i2_53' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 894 <SV = 372> <Delay = 8.23>
ST_894 : Operation 4890 [4/5] (8.23ns)   --->   "%add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4890 'dadd' 'add9_i2_53' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 895 <SV = 373> <Delay = 8.23>
ST_895 : Operation 4891 [3/5] (8.23ns)   --->   "%add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4891 'dadd' 'add9_i2_53' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 896 <SV = 374> <Delay = 8.23>
ST_896 : Operation 4892 [2/5] (8.23ns)   --->   "%add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4892 'dadd' 'add9_i2_53' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 897 <SV = 375> <Delay = 8.23>
ST_897 : Operation 4893 [1/5] (8.23ns)   --->   "%add9_i2_53 = dadd i64 %add9_i2_52, i64 %mul6_i2_53" [../CCode_backprop/backprop.c:69]   --->   Operation 4893 'dadd' 'add9_i2_53' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 898 <SV = 376> <Delay = 8.23>
ST_898 : Operation 4894 [5/5] (8.23ns)   --->   "%add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4894 'dadd' 'add9_i2_54' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 899 <SV = 377> <Delay = 8.23>
ST_899 : Operation 4895 [4/5] (8.23ns)   --->   "%add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4895 'dadd' 'add9_i2_54' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 900 <SV = 378> <Delay = 8.23>
ST_900 : Operation 4896 [3/5] (8.23ns)   --->   "%add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4896 'dadd' 'add9_i2_54' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 901 <SV = 379> <Delay = 8.23>
ST_901 : Operation 4897 [2/5] (8.23ns)   --->   "%add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4897 'dadd' 'add9_i2_54' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 902 <SV = 380> <Delay = 8.23>
ST_902 : Operation 4898 [1/5] (8.23ns)   --->   "%add9_i2_54 = dadd i64 %add9_i2_53, i64 %mul6_i2_54" [../CCode_backprop/backprop.c:69]   --->   Operation 4898 'dadd' 'add9_i2_54' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 903 <SV = 381> <Delay = 8.23>
ST_903 : Operation 4899 [5/5] (8.23ns)   --->   "%add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4899 'dadd' 'add9_i2_55' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 904 <SV = 382> <Delay = 8.23>
ST_904 : Operation 4900 [4/5] (8.23ns)   --->   "%add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4900 'dadd' 'add9_i2_55' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 905 <SV = 383> <Delay = 8.23>
ST_905 : Operation 4901 [3/5] (8.23ns)   --->   "%add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4901 'dadd' 'add9_i2_55' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 906 <SV = 384> <Delay = 8.23>
ST_906 : Operation 4902 [2/5] (8.23ns)   --->   "%add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4902 'dadd' 'add9_i2_55' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 907 <SV = 385> <Delay = 8.23>
ST_907 : Operation 4903 [1/5] (8.23ns)   --->   "%add9_i2_55 = dadd i64 %add9_i2_54, i64 %mul6_i2_55" [../CCode_backprop/backprop.c:69]   --->   Operation 4903 'dadd' 'add9_i2_55' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 908 <SV = 386> <Delay = 8.23>
ST_908 : Operation 4904 [5/5] (8.23ns)   --->   "%add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4904 'dadd' 'add9_i2_56' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 909 <SV = 387> <Delay = 8.23>
ST_909 : Operation 4905 [4/5] (8.23ns)   --->   "%add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4905 'dadd' 'add9_i2_56' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 910 <SV = 388> <Delay = 8.23>
ST_910 : Operation 4906 [3/5] (8.23ns)   --->   "%add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4906 'dadd' 'add9_i2_56' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 911 <SV = 389> <Delay = 8.23>
ST_911 : Operation 4907 [2/5] (8.23ns)   --->   "%add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4907 'dadd' 'add9_i2_56' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 912 <SV = 390> <Delay = 8.23>
ST_912 : Operation 4908 [1/5] (8.23ns)   --->   "%add9_i2_56 = dadd i64 %add9_i2_55, i64 %mul6_i2_56" [../CCode_backprop/backprop.c:69]   --->   Operation 4908 'dadd' 'add9_i2_56' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 913 <SV = 391> <Delay = 8.23>
ST_913 : Operation 4909 [5/5] (8.23ns)   --->   "%add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4909 'dadd' 'add9_i2_57' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 914 <SV = 392> <Delay = 8.23>
ST_914 : Operation 4910 [4/5] (8.23ns)   --->   "%add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4910 'dadd' 'add9_i2_57' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 915 <SV = 393> <Delay = 8.23>
ST_915 : Operation 4911 [3/5] (8.23ns)   --->   "%add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4911 'dadd' 'add9_i2_57' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 916 <SV = 394> <Delay = 8.23>
ST_916 : Operation 4912 [2/5] (8.23ns)   --->   "%add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4912 'dadd' 'add9_i2_57' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 917 <SV = 395> <Delay = 8.23>
ST_917 : Operation 4913 [1/5] (8.23ns)   --->   "%add9_i2_57 = dadd i64 %add9_i2_56, i64 %mul6_i2_57" [../CCode_backprop/backprop.c:69]   --->   Operation 4913 'dadd' 'add9_i2_57' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 918 <SV = 396> <Delay = 8.23>
ST_918 : Operation 4914 [5/5] (8.23ns)   --->   "%add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4914 'dadd' 'add9_i2_58' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 919 <SV = 397> <Delay = 8.23>
ST_919 : Operation 4915 [4/5] (8.23ns)   --->   "%add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4915 'dadd' 'add9_i2_58' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 920 <SV = 398> <Delay = 8.23>
ST_920 : Operation 4916 [3/5] (8.23ns)   --->   "%add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4916 'dadd' 'add9_i2_58' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 921 <SV = 399> <Delay = 8.23>
ST_921 : Operation 4917 [2/5] (8.23ns)   --->   "%add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4917 'dadd' 'add9_i2_58' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 922 <SV = 400> <Delay = 8.23>
ST_922 : Operation 4918 [1/5] (8.23ns)   --->   "%add9_i2_58 = dadd i64 %add9_i2_57, i64 %mul6_i2_58" [../CCode_backprop/backprop.c:69]   --->   Operation 4918 'dadd' 'add9_i2_58' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 923 <SV = 401> <Delay = 8.23>
ST_923 : Operation 4919 [5/5] (8.23ns)   --->   "%add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4919 'dadd' 'add9_i2_59' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 924 <SV = 402> <Delay = 8.23>
ST_924 : Operation 4920 [4/5] (8.23ns)   --->   "%add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4920 'dadd' 'add9_i2_59' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 925 <SV = 403> <Delay = 8.23>
ST_925 : Operation 4921 [3/5] (8.23ns)   --->   "%add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4921 'dadd' 'add9_i2_59' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 926 <SV = 404> <Delay = 8.23>
ST_926 : Operation 4922 [2/5] (8.23ns)   --->   "%add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4922 'dadd' 'add9_i2_59' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 927 <SV = 405> <Delay = 8.23>
ST_927 : Operation 4923 [1/5] (8.23ns)   --->   "%add9_i2_59 = dadd i64 %add9_i2_58, i64 %mul6_i2_59" [../CCode_backprop/backprop.c:69]   --->   Operation 4923 'dadd' 'add9_i2_59' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 928 <SV = 406> <Delay = 8.23>
ST_928 : Operation 4924 [5/5] (8.23ns)   --->   "%add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4924 'dadd' 'add9_i2_60' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 929 <SV = 407> <Delay = 8.23>
ST_929 : Operation 4925 [4/5] (8.23ns)   --->   "%add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4925 'dadd' 'add9_i2_60' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 930 <SV = 408> <Delay = 8.23>
ST_930 : Operation 4926 [3/5] (8.23ns)   --->   "%add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4926 'dadd' 'add9_i2_60' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 931 <SV = 409> <Delay = 8.23>
ST_931 : Operation 4927 [2/5] (8.23ns)   --->   "%add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4927 'dadd' 'add9_i2_60' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 932 <SV = 410> <Delay = 8.23>
ST_932 : Operation 4928 [1/5] (8.23ns)   --->   "%add9_i2_60 = dadd i64 %add9_i2_59, i64 %mul6_i2_60" [../CCode_backprop/backprop.c:69]   --->   Operation 4928 'dadd' 'add9_i2_60' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 933 <SV = 411> <Delay = 8.23>
ST_933 : Operation 4929 [5/5] (8.23ns)   --->   "%add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4929 'dadd' 'add9_i2_61' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 934 <SV = 412> <Delay = 8.23>
ST_934 : Operation 4930 [4/5] (8.23ns)   --->   "%add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4930 'dadd' 'add9_i2_61' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 935 <SV = 413> <Delay = 8.23>
ST_935 : Operation 4931 [3/5] (8.23ns)   --->   "%add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4931 'dadd' 'add9_i2_61' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 936 <SV = 414> <Delay = 8.23>
ST_936 : Operation 4932 [2/5] (8.23ns)   --->   "%add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4932 'dadd' 'add9_i2_61' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 937 <SV = 415> <Delay = 8.23>
ST_937 : Operation 4933 [1/5] (8.23ns)   --->   "%add9_i2_61 = dadd i64 %add9_i2_60, i64 %mul6_i2_61" [../CCode_backprop/backprop.c:69]   --->   Operation 4933 'dadd' 'add9_i2_61' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 938 <SV = 416> <Delay = 8.23>
ST_938 : Operation 4934 [5/5] (8.23ns)   --->   "%activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4934 'dadd' 'activations3_0' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 939 <SV = 417> <Delay = 8.23>
ST_939 : Operation 4935 [4/5] (8.23ns)   --->   "%activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4935 'dadd' 'activations3_0' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 940 <SV = 418> <Delay = 8.23>
ST_940 : Operation 4936 [3/5] (8.23ns)   --->   "%activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4936 'dadd' 'activations3_0' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 941 <SV = 419> <Delay = 8.23>
ST_941 : Operation 4937 [2/5] (8.23ns)   --->   "%activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4937 'dadd' 'activations3_0' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 942 <SV = 420> <Delay = 9.82>
ST_942 : Operation 4938 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../CCode_backprop/backprop.c:65]   --->   Operation 4938 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_942 : Operation 4939 [1/5] (8.23ns)   --->   "%activations3_0 = dadd i64 %add9_i2_61, i64 %mul6_i2_62" [../CCode_backprop/backprop.c:69]   --->   Operation 4939 'dadd' 'activations3_0' <Predicate = (!icmp_ln66)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_942 : Operation 4940 [1/1] (1.58ns)   --->   "%switch_ln69 = switch i2 %j_7, void %branch8, i2 0, void %.split20347, i2 1, void %branch7" [../CCode_backprop/backprop.c:69]   --->   Operation 4940 'switch' 'switch_ln69' <Predicate = (!icmp_ln66)> <Delay = 1.58>
ST_942 : Operation 4941 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.split20347" [../CCode_backprop/backprop.c:69]   --->   Operation 4941 'br' 'br_ln69' <Predicate = (!icmp_ln66 & j_7 == 1)> <Delay = 1.58>
ST_942 : Operation 4942 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.split20347" [../CCode_backprop/backprop.c:69]   --->   Operation 4942 'br' 'br_ln69' <Predicate = (!icmp_ln66 & j_7 != 0 & j_7 != 1)> <Delay = 1.58>
ST_942 : Operation 4943 [1/1] (0.00ns)   --->   "%activations3_2_5 = phi i64 %activations3_0, void %branch8, i64 %activations3_2_4, void %branch7, i64 %activations3_2_4, void %.split20"   --->   Operation 4943 'phi' 'activations3_2_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_942 : Operation 4944 [1/1] (0.00ns)   --->   "%activations3_1_5 = phi i64 %activations3_1_4, void %branch8, i64 %activations3_0, void %branch7, i64 %activations3_1_4, void %.split20"   --->   Operation 4944 'phi' 'activations3_1_5' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_942 : Operation 4945 [1/1] (0.00ns)   --->   "%activations3_0_52 = phi i64 %activations3_0_41, void %branch8, i64 %activations3_0_41, void %branch7, i64 %activations3_0, void %.split20"   --->   Operation 4945 'phi' 'activations3_0_52' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_942 : Operation 4946 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RELU.exit43"   --->   Operation 4946 'br' 'br_ln0' <Predicate = (!icmp_ln66)> <Delay = 0.00>

State 943 <SV = 358> <Delay = 1.58>
ST_943 : Operation 4947 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 4947 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 944 <SV = 359> <Delay = 2.32>
ST_944 : Operation 4948 [1/1] (0.00ns)   --->   "%i_17 = phi i2 %add_ln28_2, void %.split22343, i2 0, void %.preheader1.preheader" [../CCode_backprop/backprop.c:29]   --->   Operation 4948 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_944 : Operation 4949 [1/1] (0.95ns)   --->   "%icmp_ln28_2 = icmp_eq  i2 %i_17, i2 3" [../CCode_backprop/backprop.c:28]   --->   Operation 4949 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_944 : Operation 4950 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_2, void %.split22, void %matrix_vector_product_with_bias_output_layer.exit.preheader" [../CCode_backprop/backprop.c:28]   --->   Operation 4950 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_944 : Operation 4951 [1/1] (0.00ns)   --->   "%trunc_ln29_cast = zext i2 %i_17" [../CCode_backprop/backprop.c:29]   --->   Operation 4951 'zext' 'trunc_ln29_cast' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_944 : Operation 4952 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %trunc_ln29_cast" [../CCode_backprop/backprop.c:29]   --->   Operation 4952 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_944 : Operation 4953 [2/2] (2.32ns)   --->   "%biases3_load = load i2 %biases3_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 4953 'load' 'biases3_load' <Predicate = (!icmp_ln28_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 945 <SV = 360> <Delay = 2.32>
ST_945 : Operation 4954 [1/1] (0.00ns)   --->   "%activations3_2_6 = phi i64 %activations3_2_7, void %.split22343, i64 %activations3_2_4, void %.preheader1.preheader" [../CCode_backprop/backprop.c:29]   --->   Operation 4954 'phi' 'activations3_2_6' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4955 [1/1] (0.00ns)   --->   "%activations3_1_6 = phi i64 %activations3_1_7, void %.split22343, i64 %activations3_1_4, void %.preheader1.preheader" [../CCode_backprop/backprop.c:29]   --->   Operation 4955 'phi' 'activations3_1_6' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4956 [1/1] (0.00ns)   --->   "%activations3_0_63 = phi i64 %activations3_0_7, void %.split22343, i64 %activations3_0_41, void %.preheader1.preheader" [../CCode_backprop/backprop.c:29]   --->   Operation 4956 'phi' 'activations3_0_63' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4957 [1/1] (1.56ns)   --->   "%add_ln28_2 = add i2 %i_17, i2 1" [../CCode_backprop/backprop.c:28]   --->   Operation 4957 'add' 'add_ln28_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4958 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4958 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4959 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 4959 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_945 : Operation 4960 [1/1] (1.70ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_63, i64 %activations3_1_6, i64 %activations3_2_6, i2 %i_17" [../CCode_backprop/backprop.c:29]   --->   Operation 4960 'mux' 'tmp_5' <Predicate = (!icmp_ln28_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_945 : Operation 4961 [1/2] (2.32ns)   --->   "%biases3_load = load i2 %biases3_addr" [../CCode_backprop/backprop.c:29]   --->   Operation 4961 'load' 'biases3_load' <Predicate = (!icmp_ln28_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 3> <RAM>

State 946 <SV = 361> <Delay = 8.23>
ST_946 : Operation 4962 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast i64 %biases3_load" [../CCode_backprop/backprop.c:29]   --->   Operation 4962 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_946 : Operation 4963 [5/5] (8.23ns)   --->   "%activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2" [../CCode_backprop/backprop.c:29]   --->   Operation 4963 'dadd' 'activations3_0_2' <Predicate = (!icmp_ln28_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 947 <SV = 362> <Delay = 8.23>
ST_947 : Operation 4964 [4/5] (8.23ns)   --->   "%activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2" [../CCode_backprop/backprop.c:29]   --->   Operation 4964 'dadd' 'activations3_0_2' <Predicate = (!icmp_ln28_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 948 <SV = 363> <Delay = 8.23>
ST_948 : Operation 4965 [3/5] (8.23ns)   --->   "%activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2" [../CCode_backprop/backprop.c:29]   --->   Operation 4965 'dadd' 'activations3_0_2' <Predicate = (!icmp_ln28_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 949 <SV = 364> <Delay = 8.23>
ST_949 : Operation 4966 [2/5] (8.23ns)   --->   "%activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2" [../CCode_backprop/backprop.c:29]   --->   Operation 4966 'dadd' 'activations3_0_2' <Predicate = (!icmp_ln28_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 950 <SV = 365> <Delay = 9.82>
ST_950 : Operation 4967 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [../CCode_backprop/backprop.c:27]   --->   Operation 4967 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_950 : Operation 4968 [1/5] (8.23ns)   --->   "%activations3_0_2 = dadd i64 %tmp_5, i64 %bitcast_ln29_2" [../CCode_backprop/backprop.c:29]   --->   Operation 4968 'dadd' 'activations3_0_2' <Predicate = (!icmp_ln28_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_950 : Operation 4969 [1/1] (1.58ns)   --->   "%switch_ln29 = switch i2 %i_17, void %branch5, i2 0, void %.split22343, i2 1, void %branch4" [../CCode_backprop/backprop.c:29]   --->   Operation 4969 'switch' 'switch_ln29' <Predicate = (!icmp_ln28_2)> <Delay = 1.58>
ST_950 : Operation 4970 [1/1] (1.58ns)   --->   "%br_ln29 = br void %.split22343" [../CCode_backprop/backprop.c:29]   --->   Operation 4970 'br' 'br_ln29' <Predicate = (!icmp_ln28_2 & i_17 == 1)> <Delay = 1.58>
ST_950 : Operation 4971 [1/1] (1.58ns)   --->   "%br_ln29 = br void %.split22343" [../CCode_backprop/backprop.c:29]   --->   Operation 4971 'br' 'br_ln29' <Predicate = (!icmp_ln28_2 & i_17 != 0 & i_17 != 1)> <Delay = 1.58>
ST_950 : Operation 4972 [1/1] (0.00ns)   --->   "%activations3_2_7 = phi i64 %activations3_0_2, void %branch5, i64 %activations3_2_6, void %branch4, i64 %activations3_2_6, void %.split22"   --->   Operation 4972 'phi' 'activations3_2_7' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_950 : Operation 4973 [1/1] (0.00ns)   --->   "%activations3_1_7 = phi i64 %activations3_1_6, void %branch5, i64 %activations3_0_2, void %branch4, i64 %activations3_1_6, void %.split22"   --->   Operation 4973 'phi' 'activations3_1_7' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_950 : Operation 4974 [1/1] (0.00ns)   --->   "%activations3_0_7 = phi i64 %activations3_0_63, void %branch5, i64 %activations3_0_63, void %branch4, i64 %activations3_0_2, void %.split22"   --->   Operation 4974 'phi' 'activations3_0_7' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>
ST_950 : Operation 4975 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 4975 'br' 'br_ln0' <Predicate = (!icmp_ln28_2)> <Delay = 0.00>

State 951 <SV = 361> <Delay = 1.58>
ST_951 : Operation 4976 [1/1] (1.58ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_output_layer.exit"   --->   Operation 4976 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 952 <SV = 362> <Delay = 2.69>
ST_952 : Operation 4977 [1/1] (0.00ns)   --->   "%activations3_2_8 = phi i64 %activations3_2_9, void %.split24339, i64 %activations3_2_6, void %matrix_vector_product_with_bias_output_layer.exit.preheader" [../CCode_backprop/backprop.c:20]   --->   Operation 4977 'phi' 'activations3_2_8' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4978 [1/1] (0.00ns)   --->   "%activations3_1_8 = phi i64 %activations3_1_9, void %.split24339, i64 %activations3_1_6, void %matrix_vector_product_with_bias_output_layer.exit.preheader" [../CCode_backprop/backprop.c:20]   --->   Operation 4978 'phi' 'activations3_1_8' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4979 [1/1] (0.00ns)   --->   "%activations3_0_8 = phi i64 %activations3_0_9, void %.split24339, i64 %activations3_0_63, void %matrix_vector_product_with_bias_output_layer.exit.preheader" [../CCode_backprop/backprop.c:20]   --->   Operation 4979 'phi' 'activations3_0_8' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4980 [1/1] (0.00ns)   --->   "%i_18 = phi i2 %add_ln18_2, void %.split24339, i2 0, void %matrix_vector_product_with_bias_output_layer.exit.preheader" [../CCode_backprop/backprop.c:19]   --->   Operation 4980 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4981 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %i_18, i2 1" [../CCode_backprop/backprop.c:18]   --->   Operation 4981 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4982 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 4982 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4983 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp_eq  i2 %i_18, i2 3" [../CCode_backprop/backprop.c:18]   --->   Operation 4983 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4984 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 4984 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4985 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_2, void %.split24, void %RELU.exit79.preheader" [../CCode_backprop/backprop.c:18]   --->   Operation 4985 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_952 : Operation 4986 [1/1] (1.70ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_18" [../CCode_backprop/backprop.c:19]   --->   Operation 4986 'mux' 'tmp_6' <Predicate = (!icmp_ln18_2)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4987 [1/1] (0.00ns)   --->   "%bitcast_ln20_4 = bitcast i64 %tmp_6" [../CCode_backprop/backprop.c:20]   --->   Operation 4987 'bitcast' 'bitcast_ln20_4' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_952 : Operation 4988 [1/1] (0.99ns)   --->   "%xor_ln20_2 = xor i64 %bitcast_ln20_4, i64 9223372036854775808" [../CCode_backprop/backprop.c:20]   --->   Operation 4988 'xor' 'xor_ln20_2' <Predicate = (!icmp_ln18_2)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_952 : Operation 4989 [1/1] (1.13ns)   --->   "%switch_ln19 = switch i2 %i_18, void %branch14, i2 0, void %.split24..split24339_crit_edge, i2 1, void %branch13" [../CCode_backprop/backprop.c:19]   --->   Operation 4989 'switch' 'switch_ln19' <Predicate = (!icmp_ln18_2)> <Delay = 1.13>

State 953 <SV = 363> <Delay = 9.17>
ST_953 : Operation 4990 [5/5] (8.23ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [../CCode_backprop/backprop.c:19]   --->   Operation 4990 'dsub' 'sub_i2' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_953 : Operation 4991 [1/1] (0.00ns)   --->   "%bitcast_ln20_5 = bitcast i64 %xor_ln20_2" [../CCode_backprop/backprop.c:20]   --->   Operation 4991 'bitcast' 'bitcast_ln20_5' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_953 : Operation 4992 [15/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 4992 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 954 <SV = 364> <Delay = 9.17>
ST_954 : Operation 4993 [4/5] (8.23ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [../CCode_backprop/backprop.c:19]   --->   Operation 4993 'dsub' 'sub_i2' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_954 : Operation 4994 [14/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 4994 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 955 <SV = 365> <Delay = 9.17>
ST_955 : Operation 4995 [3/5] (8.23ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [../CCode_backprop/backprop.c:19]   --->   Operation 4995 'dsub' 'sub_i2' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_955 : Operation 4996 [13/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 4996 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 956 <SV = 366> <Delay = 9.17>
ST_956 : Operation 4997 [2/5] (8.23ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [../CCode_backprop/backprop.c:19]   --->   Operation 4997 'dsub' 'sub_i2' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_956 : Operation 4998 [12/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 4998 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 957 <SV = 367> <Delay = 9.17>
ST_957 : Operation 4999 [1/5] (8.23ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [../CCode_backprop/backprop.c:19]   --->   Operation 4999 'dsub' 'sub_i2' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_957 : Operation 5000 [11/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5000 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 958 <SV = 368> <Delay = 9.17>
ST_958 : Operation 5001 [6/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5001 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_958 : Operation 5002 [10/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5002 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 959 <SV = 369> <Delay = 9.17>
ST_959 : Operation 5003 [5/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5003 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_959 : Operation 5004 [9/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5004 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 960 <SV = 370> <Delay = 9.17>
ST_960 : Operation 5005 [4/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5005 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_960 : Operation 5006 [8/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5006 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 961 <SV = 371> <Delay = 9.17>
ST_961 : Operation 5007 [3/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5007 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_961 : Operation 5008 [7/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5008 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 962 <SV = 372> <Delay = 9.17>
ST_962 : Operation 5009 [2/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5009 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_962 : Operation 5010 [6/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5010 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 963 <SV = 373> <Delay = 9.17>
ST_963 : Operation 5011 [1/6] (7.78ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [../CCode_backprop/backprop.c:19]   --->   Operation 5011 'dmul' 'dactivations3_0' <Predicate = (!icmp_ln18_2)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_963 : Operation 5012 [5/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5012 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_963 : Operation 5013 [1/1] (0.00ns)   --->   "%store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2_1" [../CCode_backprop/backprop.c:19]   --->   Operation 5013 'store' 'store_ln19' <Predicate = (!icmp_ln18_2 & i_18 == 1)> <Delay = 0.00>
ST_963 : Operation 5014 [1/1] (0.00ns)   --->   "%store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2" [../CCode_backprop/backprop.c:19]   --->   Operation 5014 'store' 'store_ln19' <Predicate = (!icmp_ln18_2 & i_18 == 0)> <Delay = 0.00>
ST_963 : Operation 5015 [1/1] (0.00ns)   --->   "%store_ln19 = store i64 %dactivations3_0, i64 %dactivations3_2_2" [../CCode_backprop/backprop.c:19]   --->   Operation 5015 'store' 'store_ln19' <Predicate = (!icmp_ln18_2 & i_18 != 0 & i_18 != 1)> <Delay = 0.00>

State 964 <SV = 374> <Delay = 9.17>
ST_964 : Operation 5016 [4/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5016 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 965 <SV = 375> <Delay = 9.17>
ST_965 : Operation 5017 [3/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5017 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 966 <SV = 376> <Delay = 9.17>
ST_966 : Operation 5018 [2/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5018 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 967 <SV = 377> <Delay = 9.17>
ST_967 : Operation 5019 [1/15] (9.17ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln20_5" [../CCode_backprop/backprop.c:20]   --->   Operation 5019 'dexp' 'tmp_2' <Predicate = (!icmp_ln18_2)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 968 <SV = 378> <Delay = 8.23>
ST_968 : Operation 5020 [5/5] (8.23ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 5020 'dadd' 'add_i1' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 969 <SV = 379> <Delay = 8.23>
ST_969 : Operation 5021 [4/5] (8.23ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 5021 'dadd' 'add_i1' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 970 <SV = 380> <Delay = 8.23>
ST_970 : Operation 5022 [3/5] (8.23ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 5022 'dadd' 'add_i1' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 971 <SV = 381> <Delay = 8.23>
ST_971 : Operation 5023 [2/5] (8.23ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 5023 'dadd' 'add_i1' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 972 <SV = 382> <Delay = 8.23>
ST_972 : Operation 5024 [1/5] (8.23ns)   --->   "%add_i1 = dadd i64 %tmp_2, i64 1" [../CCode_backprop/backprop.c:20]   --->   Operation 5024 'dadd' 'add_i1' <Predicate = (!icmp_ln18_2)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 973 <SV = 383> <Delay = 8.62>
ST_973 : Operation 5025 [31/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5025 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 974 <SV = 384> <Delay = 8.62>
ST_974 : Operation 5026 [30/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5026 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 975 <SV = 385> <Delay = 8.62>
ST_975 : Operation 5027 [29/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5027 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 976 <SV = 386> <Delay = 8.62>
ST_976 : Operation 5028 [28/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5028 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 977 <SV = 387> <Delay = 8.62>
ST_977 : Operation 5029 [27/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5029 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 978 <SV = 388> <Delay = 8.62>
ST_978 : Operation 5030 [26/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5030 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 979 <SV = 389> <Delay = 8.62>
ST_979 : Operation 5031 [25/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5031 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 980 <SV = 390> <Delay = 8.62>
ST_980 : Operation 5032 [24/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5032 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 981 <SV = 391> <Delay = 8.62>
ST_981 : Operation 5033 [23/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5033 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 982 <SV = 392> <Delay = 8.62>
ST_982 : Operation 5034 [22/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5034 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 983 <SV = 393> <Delay = 8.62>
ST_983 : Operation 5035 [21/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5035 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 984 <SV = 394> <Delay = 8.62>
ST_984 : Operation 5036 [20/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5036 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 985 <SV = 395> <Delay = 8.62>
ST_985 : Operation 5037 [19/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5037 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 986 <SV = 396> <Delay = 8.62>
ST_986 : Operation 5038 [18/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5038 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 987 <SV = 397> <Delay = 8.62>
ST_987 : Operation 5039 [17/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5039 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 988 <SV = 398> <Delay = 8.62>
ST_988 : Operation 5040 [16/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5040 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 989 <SV = 399> <Delay = 8.62>
ST_989 : Operation 5041 [15/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5041 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 990 <SV = 400> <Delay = 8.62>
ST_990 : Operation 5042 [14/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5042 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 991 <SV = 401> <Delay = 8.62>
ST_991 : Operation 5043 [13/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5043 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 992 <SV = 402> <Delay = 8.62>
ST_992 : Operation 5044 [12/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5044 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 993 <SV = 403> <Delay = 8.62>
ST_993 : Operation 5045 [11/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5045 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 994 <SV = 404> <Delay = 8.62>
ST_994 : Operation 5046 [10/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5046 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 995 <SV = 405> <Delay = 8.62>
ST_995 : Operation 5047 [9/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5047 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 996 <SV = 406> <Delay = 8.62>
ST_996 : Operation 5048 [8/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5048 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 997 <SV = 407> <Delay = 8.62>
ST_997 : Operation 5049 [7/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5049 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 998 <SV = 408> <Delay = 8.62>
ST_998 : Operation 5050 [6/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5050 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 999 <SV = 409> <Delay = 8.62>
ST_999 : Operation 5051 [5/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5051 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1000 <SV = 410> <Delay = 8.62>
ST_1000 : Operation 5052 [4/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5052 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1001 <SV = 411> <Delay = 8.62>
ST_1001 : Operation 5053 [3/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5053 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1002 <SV = 412> <Delay = 8.62>
ST_1002 : Operation 5054 [2/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5054 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1003 <SV = 413> <Delay = 8.62>
ST_1003 : Operation 5055 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [../CCode_backprop/backprop.c:17]   --->   Operation 5055 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_1003 : Operation 5056 [1/31] (8.62ns)   --->   "%activations3_0_3 = ddiv i64 1, i64 %add_i1" [../CCode_backprop/backprop.c:20]   --->   Operation 5056 'ddiv' 'activations3_0_3' <Predicate = (!icmp_ln18_2)> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1004 <SV = 414> <Delay = 4.28>
ST_1004 : Operation 5057 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split24339"   --->   Operation 5057 'br' 'br_ln0' <Predicate = (!icmp_ln18_2 & i_18 == 1)> <Delay = 1.58>
ST_1004 : Operation 5058 [1/1] (1.58ns)   --->   "%br_ln19 = br void %.split24339" [../CCode_backprop/backprop.c:19]   --->   Operation 5058 'br' 'br_ln19' <Predicate = (!icmp_ln18_2 & i_18 == 0)> <Delay = 1.58>
ST_1004 : Operation 5059 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split24339"   --->   Operation 5059 'br' 'br_ln0' <Predicate = (!icmp_ln18_2 & i_18 != 0 & i_18 != 1)> <Delay = 1.58>
ST_1004 : Operation 5060 [1/1] (0.00ns)   --->   "%activations3_2_9 = phi i64 %activations3_0_3, void %branch14, i64 %activations3_2_8, void %branch13, i64 %activations3_2_8, void %.split24..split24339_crit_edge"   --->   Operation 5060 'phi' 'activations3_2_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_1004 : Operation 5061 [1/1] (0.00ns)   --->   "%activations3_1_9 = phi i64 %activations3_1_8, void %branch14, i64 %activations3_0_3, void %branch13, i64 %activations3_1_8, void %.split24..split24339_crit_edge"   --->   Operation 5061 'phi' 'activations3_1_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_1004 : Operation 5062 [1/1] (0.00ns)   --->   "%activations3_0_9 = phi i64 %activations3_0_8, void %branch14, i64 %activations3_0_8, void %branch13, i64 %activations3_0_3, void %.split24..split24339_crit_edge"   --->   Operation 5062 'phi' 'activations3_0_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_1004 : Operation 5063 [1/1] (0.00ns)   --->   "%br_ln0 = br void %matrix_vector_product_with_bias_output_layer.exit"   --->   Operation 5063 'br' 'br_ln0' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>

State 1005 <SV = 363> <Delay = 1.58>
ST_1005 : Operation 5064 [1/1] (1.58ns)   --->   "%br_ln0 = br void %RELU.exit79"   --->   Operation 5064 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1006 <SV = 364> <Delay = 2.69>
ST_1006 : Operation 5065 [1/1] (0.00ns)   --->   "%i_19 = phi i2 %add_ln8, void %.split26, i2 0, void %RELU.exit79.preheader" [../CCode_backprop/backprop.c:9]   --->   Operation 5065 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5066 [1/1] (0.00ns)   --->   "%sum = phi i64 %sum_1, void %.split26, i64 0, void %RELU.exit79.preheader"   --->   Operation 5066 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5067 [1/1] (1.56ns)   --->   "%add_ln8 = add i2 %i_19, i2 1" [../CCode_backprop/backprop.c:8]   --->   Operation 5067 'add' 'add_ln8' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 5068 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5068 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5069 [1/1] (0.95ns)   --->   "%icmp_ln8 = icmp_eq  i2 %i_19, i2 3" [../CCode_backprop/backprop.c:8]   --->   Operation 5069 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 5070 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 5070 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5071 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %.split26, void %.preheader.preheader" [../CCode_backprop/backprop.c:8]   --->   Operation 5071 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1006 : Operation 5072 [1/1] (1.70ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_19" [../CCode_backprop/backprop.c:9]   --->   Operation 5072 'mux' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1006 : Operation 5073 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i64 %tmp_7" [../CCode_backprop/backprop.c:9]   --->   Operation 5073 'bitcast' 'bitcast_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1006 : Operation 5074 [1/1] (0.99ns)   --->   "%xor_ln9 = xor i64 %bitcast_ln9, i64 9223372036854775808" [../CCode_backprop/backprop.c:9]   --->   Operation 5074 'xor' 'xor_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 1007 <SV = 365> <Delay = 9.17>
ST_1007 : Operation 5075 [1/1] (0.00ns)   --->   "%bitcast_ln9_1 = bitcast i64 %xor_ln9" [../CCode_backprop/backprop.c:9]   --->   Operation 5075 'bitcast' 'bitcast_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1007 : Operation 5076 [15/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5076 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1008 <SV = 366> <Delay = 9.17>
ST_1008 : Operation 5077 [14/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5077 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1009 <SV = 367> <Delay = 9.17>
ST_1009 : Operation 5078 [13/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5078 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1010 <SV = 368> <Delay = 9.17>
ST_1010 : Operation 5079 [12/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5079 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1011 <SV = 369> <Delay = 9.17>
ST_1011 : Operation 5080 [11/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5080 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1012 <SV = 370> <Delay = 9.17>
ST_1012 : Operation 5081 [10/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5081 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1013 <SV = 371> <Delay = 9.17>
ST_1013 : Operation 5082 [9/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5082 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1014 <SV = 372> <Delay = 9.17>
ST_1014 : Operation 5083 [8/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5083 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1015 <SV = 373> <Delay = 9.17>
ST_1015 : Operation 5084 [7/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5084 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1016 <SV = 374> <Delay = 9.17>
ST_1016 : Operation 5085 [6/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5085 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1017 <SV = 375> <Delay = 9.17>
ST_1017 : Operation 5086 [5/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5086 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1018 <SV = 376> <Delay = 9.17>
ST_1018 : Operation 5087 [4/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5087 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1019 <SV = 377> <Delay = 9.17>
ST_1019 : Operation 5088 [3/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5088 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1020 <SV = 378> <Delay = 9.17>
ST_1020 : Operation 5089 [2/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5089 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1021 <SV = 379> <Delay = 9.17>
ST_1021 : Operation 5090 [1/15] (9.17ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln9_1" [../CCode_backprop/backprop.c:9]   --->   Operation 5090 'dexp' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1022 <SV = 380> <Delay = 9.89>
ST_1022 : Operation 5091 [1/1] (0.95ns)   --->   "%icmp_ln9 = icmp_eq  i2 %add_ln8, i2 3" [../CCode_backprop/backprop.c:9]   --->   Operation 5091 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1022 : Operation 5092 [4/4] (8.93ns)   --->   "%sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9" [../CCode_backprop/backprop.c:9]   --->   Operation 5092 'dacc' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 1023 <SV = 381> <Delay = 8.93>
ST_1023 : Operation 5093 [3/4] (8.93ns)   --->   "%sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9" [../CCode_backprop/backprop.c:9]   --->   Operation 5093 'dacc' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 1024 <SV = 382> <Delay = 8.93>
ST_1024 : Operation 5094 [2/4] (8.93ns)   --->   "%sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9" [../CCode_backprop/backprop.c:9]   --->   Operation 5094 'dacc' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>

State 1025 <SV = 383> <Delay = 8.93>
ST_1025 : Operation 5095 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../CCode_backprop/backprop.c:4]   --->   Operation 5095 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1025 : Operation 5096 [1/4] (8.93ns)   --->   "%sum_1 = dacc i64 @_ssdm_op_DACC, i64 %tmp_3, i1 %icmp_ln9" [../CCode_backprop/backprop.c:9]   --->   Operation 5096 'dacc' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 8.93> <CoreInst = "DAcc_meddsp">   --->   Core 15 'DAcc_meddsp' <Latency = 3> <II = 1> <Delay = 8.93> <FuncUnit> <Opcode : 'dacc'> <InPorts = 2> <OutPorts = 1>
ST_1025 : Operation 5097 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RELU.exit79"   --->   Operation 5097 'br' 'br_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 1026 <SV = 365> <Delay = 1.58>
ST_1026 : Operation 5098 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 5098 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1027 <SV = 366> <Delay = 2.69>
ST_1027 : Operation 5099 [1/1] (0.00ns)   --->   "%i_20 = phi i2 %add_ln11, void %.split28367, i2 0, void %.preheader.preheader" [../CCode_backprop/backprop.c:12]   --->   Operation 5099 'phi' 'i_20' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 5100 [1/1] (1.56ns)   --->   "%add_ln11 = add i2 %i_20, i2 1" [../CCode_backprop/backprop.c:11]   --->   Operation 5100 'add' 'add_ln11' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 5101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 5102 [1/1] (0.95ns)   --->   "%icmp_ln11 = icmp_eq  i2 %i_20, i2 3" [../CCode_backprop/backprop.c:11]   --->   Operation 5102 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 5103 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 5103 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 5104 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split28, void %soft_max.exit" [../CCode_backprop/backprop.c:11]   --->   Operation 5104 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1027 : Operation 5105 [1/1] (1.70ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_20" [../CCode_backprop/backprop.c:12]   --->   Operation 5105 'mux' 'tmp_8' <Predicate = (!icmp_ln11)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 5106 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i64 %tmp_8" [../CCode_backprop/backprop.c:12]   --->   Operation 5106 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1027 : Operation 5107 [1/1] (0.99ns)   --->   "%xor_ln12 = xor i64 %bitcast_ln12, i64 9223372036854775808" [../CCode_backprop/backprop.c:12]   --->   Operation 5107 'xor' 'xor_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1027 : Operation 5108 [1/1] (1.13ns)   --->   "%switch_ln12 = switch i2 %i_20, void %branch17, i2 0, void %.split28..split28367_crit_edge, i2 1, void %branch16" [../CCode_backprop/backprop.c:12]   --->   Operation 5108 'switch' 'switch_ln12' <Predicate = (!icmp_ln11)> <Delay = 1.13>
ST_1027 : Operation 5109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 5109 'br' 'br_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 1028 <SV = 367> <Delay = 9.17>
ST_1028 : Operation 5110 [1/1] (0.00ns)   --->   "%bitcast_ln12_1 = bitcast i64 %xor_ln12" [../CCode_backprop/backprop.c:12]   --->   Operation 5110 'bitcast' 'bitcast_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1028 : Operation 5111 [15/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5111 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1029 <SV = 368> <Delay = 9.17>
ST_1029 : Operation 5112 [14/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5112 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1030 <SV = 369> <Delay = 9.17>
ST_1030 : Operation 5113 [13/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5113 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1031 <SV = 370> <Delay = 9.17>
ST_1031 : Operation 5114 [12/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5114 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1032 <SV = 371> <Delay = 9.17>
ST_1032 : Operation 5115 [11/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5115 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1033 <SV = 372> <Delay = 9.17>
ST_1033 : Operation 5116 [10/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5116 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1034 <SV = 373> <Delay = 9.17>
ST_1034 : Operation 5117 [9/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5117 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1035 <SV = 374> <Delay = 9.17>
ST_1035 : Operation 5118 [8/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5118 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1036 <SV = 375> <Delay = 9.17>
ST_1036 : Operation 5119 [7/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5119 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1037 <SV = 376> <Delay = 9.17>
ST_1037 : Operation 5120 [6/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5120 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1038 <SV = 377> <Delay = 9.17>
ST_1038 : Operation 5121 [5/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5121 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1039 <SV = 378> <Delay = 9.17>
ST_1039 : Operation 5122 [4/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5122 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1040 <SV = 379> <Delay = 9.17>
ST_1040 : Operation 5123 [3/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5123 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1041 <SV = 380> <Delay = 9.17>
ST_1041 : Operation 5124 [2/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5124 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1042 <SV = 381> <Delay = 9.17>
ST_1042 : Operation 5125 [1/15] (9.17ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln12_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5125 'dexp' 'tmp_4' <Predicate = true> <Delay = 9.17> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 14> <II = 1> <Delay = 9.17> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 1043 <SV = 382> <Delay = 8.62>
ST_1043 : Operation 5126 [31/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5126 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1044 <SV = 383> <Delay = 8.62>
ST_1044 : Operation 5127 [30/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5127 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1045 <SV = 384> <Delay = 8.62>
ST_1045 : Operation 5128 [29/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5128 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1046 <SV = 385> <Delay = 8.62>
ST_1046 : Operation 5129 [28/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5129 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1047 <SV = 386> <Delay = 8.62>
ST_1047 : Operation 5130 [27/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5130 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1048 <SV = 387> <Delay = 8.62>
ST_1048 : Operation 5131 [26/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5131 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1049 <SV = 388> <Delay = 8.62>
ST_1049 : Operation 5132 [25/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5132 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1050 <SV = 389> <Delay = 8.62>
ST_1050 : Operation 5133 [24/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5133 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1051 <SV = 390> <Delay = 8.62>
ST_1051 : Operation 5134 [23/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5134 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1052 <SV = 391> <Delay = 8.62>
ST_1052 : Operation 5135 [22/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5135 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1053 <SV = 392> <Delay = 8.62>
ST_1053 : Operation 5136 [21/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5136 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1054 <SV = 393> <Delay = 8.62>
ST_1054 : Operation 5137 [20/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5137 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1055 <SV = 394> <Delay = 8.62>
ST_1055 : Operation 5138 [19/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5138 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1056 <SV = 395> <Delay = 8.62>
ST_1056 : Operation 5139 [18/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5139 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1057 <SV = 396> <Delay = 8.62>
ST_1057 : Operation 5140 [17/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5140 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1058 <SV = 397> <Delay = 8.62>
ST_1058 : Operation 5141 [16/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5141 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1059 <SV = 398> <Delay = 8.62>
ST_1059 : Operation 5142 [15/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5142 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1060 <SV = 399> <Delay = 8.62>
ST_1060 : Operation 5143 [14/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5143 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1061 <SV = 400> <Delay = 8.62>
ST_1061 : Operation 5144 [13/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5144 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1062 <SV = 401> <Delay = 8.62>
ST_1062 : Operation 5145 [12/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5145 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1063 <SV = 402> <Delay = 8.62>
ST_1063 : Operation 5146 [11/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5146 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1064 <SV = 403> <Delay = 8.62>
ST_1064 : Operation 5147 [10/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5147 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1065 <SV = 404> <Delay = 8.62>
ST_1065 : Operation 5148 [9/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5148 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1066 <SV = 405> <Delay = 8.62>
ST_1066 : Operation 5149 [8/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5149 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1067 <SV = 406> <Delay = 8.62>
ST_1067 : Operation 5150 [7/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5150 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1068 <SV = 407> <Delay = 8.62>
ST_1068 : Operation 5151 [6/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5151 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1069 <SV = 408> <Delay = 8.62>
ST_1069 : Operation 5152 [5/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5152 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1070 <SV = 409> <Delay = 8.62>
ST_1070 : Operation 5153 [4/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5153 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1071 <SV = 410> <Delay = 8.62>
ST_1071 : Operation 5154 [3/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5154 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1072 <SV = 411> <Delay = 8.62>
ST_1072 : Operation 5155 [2/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5155 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 1073 <SV = 412> <Delay = 8.62>
ST_1073 : Operation 5156 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../CCode_backprop/backprop.c:4]   --->   Operation 5156 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_1073 : Operation 5157 [1/31] (8.62ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [../CCode_backprop/backprop.c:12]   --->   Operation 5157 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 8.62> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_1073 : Operation 5158 [1/1] (0.00ns)   --->   "%store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2_1" [../CCode_backprop/backprop.c:12]   --->   Operation 5158 'store' 'store_ln12' <Predicate = (i_20 == 1)> <Delay = 0.00>
ST_1073 : Operation 5159 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split28367" [../CCode_backprop/backprop.c:12]   --->   Operation 5159 'br' 'br_ln12' <Predicate = (i_20 == 1)> <Delay = 0.00>
ST_1073 : Operation 5160 [1/1] (0.00ns)   --->   "%store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2" [../CCode_backprop/backprop.c:12]   --->   Operation 5160 'store' 'store_ln12' <Predicate = (i_20 == 0)> <Delay = 0.00>
ST_1073 : Operation 5161 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split28367" [../CCode_backprop/backprop.c:12]   --->   Operation 5161 'br' 'br_ln12' <Predicate = (i_20 == 0)> <Delay = 0.00>
ST_1073 : Operation 5162 [1/1] (0.00ns)   --->   "%store_ln12 = store i64 %net_outputs_0, i64 %net_outputs_2_2" [../CCode_backprop/backprop.c:12]   --->   Operation 5162 'store' 'store_ln12' <Predicate = (i_20 != 0 & i_20 != 1)> <Delay = 0.00>
ST_1073 : Operation 5163 [1/1] (0.00ns)   --->   "%br_ln12 = br void %.split28367" [../CCode_backprop/backprop.c:12]   --->   Operation 5163 'br' 'br_ln12' <Predicate = (i_20 != 0 & i_20 != 1)> <Delay = 0.00>

State 1074 <SV = 367> <Delay = 1.82>
ST_1074 : Operation 5164 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i8 %i" [../CCode_backprop/backprop.c:290]   --->   Operation 5164 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_1074 : Operation 5165 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln290, i2 0" [../CCode_backprop/backprop.c:290]   --->   Operation 5165 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1074 : Operation 5166 [1/1] (1.82ns)   --->   "%sub_ln290 = sub i9 %shl_ln, i9 %zext_ln275" [../CCode_backprop/backprop.c:290]   --->   Operation 5166 'sub' 'sub_ln290' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1074 : Operation 5167 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../CCode_backprop/backprop.c:80]   --->   Operation 5167 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 1075 <SV = 368> <Delay = 5.07>
ST_1075 : Operation 5168 [1/1] (0.00ns)   --->   "%i_21 = phi i2 0, void %soft_max.exit, i2 %add_ln80, void %.split30396" [../CCode_backprop/backprop.c:81]   --->   Operation 5168 'phi' 'i_21' <Predicate = true> <Delay = 0.00>
ST_1075 : Operation 5169 [1/1] (1.56ns)   --->   "%add_ln80 = add i2 %i_21, i2 1" [../CCode_backprop/backprop.c:80]   --->   Operation 5169 'add' 'add_ln80' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 5170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1075 : Operation 5171 [1/1] (0.95ns)   --->   "%icmp_ln80 = icmp_eq  i2 %i_21, i2 3" [../CCode_backprop/backprop.c:80]   --->   Operation 5171 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 5172 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 5172 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1075 : Operation 5173 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split30, void %take_difference.exit.preheader" [../CCode_backprop/backprop.c:80]   --->   Operation 5173 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1075 : Operation 5174 [1/1] (0.00ns)   --->   "%trunc_ln81_cast = zext i2 %i_21" [../CCode_backprop/backprop.c:81]   --->   Operation 5174 'zext' 'trunc_ln81_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1075 : Operation 5175 [1/1] (1.82ns)   --->   "%add_ln81 = add i9 %trunc_ln81_cast, i9 %sub_ln290" [../CCode_backprop/backprop.c:81]   --->   Operation 5175 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1075 : Operation 5176 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i9 %add_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5176 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1075 : Operation 5177 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5177 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_1075 : Operation 5178 [2/2] (3.25ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [../CCode_backprop/backprop.c:81]   --->   Operation 5178 'load' 'training_targets_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 489> <RAM>
ST_1075 : Operation 5179 [1/1] (1.13ns)   --->   "%switch_ln81 = switch i2 %i_21, void %branch20, i2 0, void %.split30..split30396_crit_edge, i2 1, void %branch19" [../CCode_backprop/backprop.c:81]   --->   Operation 5179 'switch' 'switch_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.13>
ST_1075 : Operation 5180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 5180 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 1076 <SV = 369> <Delay = 3.25>
ST_1076 : Operation 5181 [1/1] (0.00ns)   --->   "%net_outputs_2_load = load i64 %net_outputs_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5181 'load' 'net_outputs_2_load' <Predicate = true> <Delay = 0.00>
ST_1076 : Operation 5182 [1/1] (0.00ns)   --->   "%net_outputs_2_1_load = load i64 %net_outputs_2_1" [../CCode_backprop/backprop.c:81]   --->   Operation 5182 'load' 'net_outputs_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1076 : Operation 5183 [1/1] (0.00ns)   --->   "%net_outputs_2_2_load = load i64 %net_outputs_2_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5183 'load' 'net_outputs_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1076 : Operation 5184 [1/1] (1.70ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_2_load, i64 %net_outputs_2_1_load, i64 %net_outputs_2_2_load, i2 %i_21" [../CCode_backprop/backprop.c:81]   --->   Operation 5184 'mux' 'tmp_9' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1076 : Operation 5185 [1/2] (3.25ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [../CCode_backprop/backprop.c:81]   --->   Operation 5185 'load' 'training_targets_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 489> <RAM>

State 1077 <SV = 370> <Delay = 8.23>
ST_1077 : Operation 5186 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i64 %training_targets_load" [../CCode_backprop/backprop.c:81]   --->   Operation 5186 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_1077 : Operation 5187 [5/5] (8.23ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5187 'dsub' 'sub_i4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1078 <SV = 371> <Delay = 8.23>
ST_1078 : Operation 5188 [4/5] (8.23ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5188 'dsub' 'sub_i4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1079 <SV = 372> <Delay = 8.23>
ST_1079 : Operation 5189 [3/5] (8.23ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5189 'dsub' 'sub_i4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1080 <SV = 373> <Delay = 8.23>
ST_1080 : Operation 5190 [2/5] (8.23ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5190 'dsub' 'sub_i4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1081 <SV = 374> <Delay = 8.23>
ST_1081 : Operation 5191 [1/5] (8.23ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5191 'dsub' 'sub_i4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1082 <SV = 375> <Delay = 9.49>
ST_1082 : Operation 5192 [1/1] (0.00ns)   --->   "%dactivations3_2_load = load i64 %dactivations3_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5192 'load' 'dactivations3_2_load' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5193 [1/1] (0.00ns)   --->   "%dactivations3_2_1_load = load i64 %dactivations3_2_1" [../CCode_backprop/backprop.c:81]   --->   Operation 5193 'load' 'dactivations3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5194 [1/1] (0.00ns)   --->   "%dactivations3_2_2_load = load i64 %dactivations3_2_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5194 'load' 'dactivations3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5195 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i64 %sub_i4" [../CCode_backprop/backprop.c:81]   --->   Operation 5195 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5196 [1/1] (0.99ns)   --->   "%xor_ln81 = xor i64 %bitcast_ln81_1, i64 9223372036854775808" [../CCode_backprop/backprop.c:81]   --->   Operation 5196 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1082 : Operation 5197 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i64 %xor_ln81" [../CCode_backprop/backprop.c:81]   --->   Operation 5197 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_1082 : Operation 5198 [1/1] (1.70ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_2_load, i64 %dactivations3_2_1_load, i64 %dactivations3_2_2_load, i2 %i_21" [../CCode_backprop/backprop.c:81]   --->   Operation 5198 'mux' 'tmp_s' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1082 : Operation 5199 [6/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5199 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1083 <SV = 376> <Delay = 7.78>
ST_1083 : Operation 5200 [5/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5200 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1084 <SV = 377> <Delay = 7.78>
ST_1084 : Operation 5201 [4/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5201 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1085 <SV = 378> <Delay = 7.78>
ST_1085 : Operation 5202 [3/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5202 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1086 <SV = 379> <Delay = 7.78>
ST_1086 : Operation 5203 [2/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5203 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1087 <SV = 380> <Delay = 7.78>
ST_1087 : Operation 5204 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [../CCode_backprop/backprop.c:79]   --->   Operation 5204 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_1087 : Operation 5205 [1/6] (7.78ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln81_2, i64 %tmp_s" [../CCode_backprop/backprop.c:81]   --->   Operation 5205 'dmul' 'output_difference_0' <Predicate = true> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1087 : Operation 5206 [1/1] (0.00ns)   --->   "%store_ln81 = store i64 %output_difference_0, i64 %output_difference_2_1" [../CCode_backprop/backprop.c:81]   --->   Operation 5206 'store' 'store_ln81' <Predicate = (i_21 == 1)> <Delay = 0.00>
ST_1087 : Operation 5207 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split30396" [../CCode_backprop/backprop.c:81]   --->   Operation 5207 'br' 'br_ln81' <Predicate = (i_21 == 1)> <Delay = 0.00>
ST_1087 : Operation 5208 [1/1] (0.00ns)   --->   "%store_ln81 = store i64 %output_difference_0, i64 %output_difference_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5208 'store' 'store_ln81' <Predicate = (i_21 == 0)> <Delay = 0.00>
ST_1087 : Operation 5209 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split30396" [../CCode_backprop/backprop.c:81]   --->   Operation 5209 'br' 'br_ln81' <Predicate = (i_21 == 0)> <Delay = 0.00>
ST_1087 : Operation 5210 [1/1] (0.00ns)   --->   "%store_ln81 = store i64 %output_difference_0, i64 %output_difference_2_2" [../CCode_backprop/backprop.c:81]   --->   Operation 5210 'store' 'store_ln81' <Predicate = (i_21 != 0 & i_21 != 1)> <Delay = 0.00>
ST_1087 : Operation 5211 [1/1] (0.00ns)   --->   "%br_ln81 = br void %.split30396" [../CCode_backprop/backprop.c:81]   --->   Operation 5211 'br' 'br_ln81' <Predicate = (i_21 != 0 & i_21 != 1)> <Delay = 0.00>

State 1088 <SV = 369> <Delay = 1.58>
ST_1088 : Operation 5212 [1/1] (1.58ns)   --->   "%br_ln0 = br void %take_difference.exit"   --->   Operation 5212 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1089 <SV = 370> <Delay = 3.25>
ST_1089 : Operation 5213 [1/1] (0.00ns)   --->   "%i_22 = phi i7 %add_ln89, void %.split34, i7 0, void %take_difference.exit.preheader" [../CCode_backprop/backprop.c:89]   --->   Operation 5213 'phi' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 5214 [1/1] (1.87ns)   --->   "%add_ln89 = add i7 %i_22, i7 1" [../CCode_backprop/backprop.c:89]   --->   Operation 5214 'add' 'add_ln89' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1089 : Operation 5215 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5215 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 5216 [1/1] (1.48ns)   --->   "%icmp_ln89 = icmp_eq  i7 %i_22, i7 64" [../CCode_backprop/backprop.c:89]   --->   Operation 5216 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1089 : Operation 5217 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 5217 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 5218 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split34, void %get_delta_matrix_weights3.exit.preheader" [../CCode_backprop/backprop.c:89]   --->   Operation 5218 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1089 : Operation 5219 [1/1] (0.00ns)   --->   "%i_22_cast39 = zext i7 %i_22" [../CCode_backprop/backprop.c:89]   --->   Operation 5219 'zext' 'i_22_cast39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1089 : Operation 5220 [1/1] (0.00ns)   --->   "%activations2_addr_5 = getelementptr i64 %activations2, i64 0, i64 %i_22_cast39" [../CCode_backprop/backprop.c:89]   --->   Operation 5220 'getelementptr' 'activations2_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1089 : Operation 5221 [2/2] (3.25ns)   --->   "%activations2_load_3 = load i6 %activations2_addr_5" [../CCode_backprop/backprop.c:89]   --->   Operation 5221 'load' 'activations2_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1090 <SV = 371> <Delay = 3.25>
ST_1090 : Operation 5222 [1/2] (3.25ns)   --->   "%activations2_load_3 = load i6 %activations2_addr_5" [../CCode_backprop/backprop.c:89]   --->   Operation 5222 'load' 'activations2_load_3' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1091 <SV = 372> <Delay = 7.78>
ST_1091 : Operation 5223 [1/1] (0.00ns)   --->   "%output_difference_2_load = load i64 %output_difference_2" [../CCode_backprop/backprop.c:91]   --->   Operation 5223 'load' 'output_difference_2_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1091 : Operation 5224 [1/1] (0.00ns)   --->   "%output_difference_2_1_load = load i64 %output_difference_2_1" [../CCode_backprop/backprop.c:91]   --->   Operation 5224 'load' 'output_difference_2_1_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1091 : Operation 5225 [6/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5225 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1091 : Operation 5226 [6/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5226 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1092 <SV = 373> <Delay = 7.78>
ST_1092 : Operation 5227 [1/1] (0.00ns)   --->   "%output_difference_2_2_load = load i64 %output_difference_2_2" [../CCode_backprop/backprop.c:91]   --->   Operation 5227 'load' 'output_difference_2_2_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1092 : Operation 5228 [5/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5228 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1092 : Operation 5229 [5/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5229 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1092 : Operation 5230 [6/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5230 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1093 <SV = 374> <Delay = 7.78>
ST_1093 : Operation 5231 [4/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5231 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1093 : Operation 5232 [4/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5232 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1093 : Operation 5233 [5/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5233 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1094 <SV = 375> <Delay = 7.78>
ST_1094 : Operation 5234 [3/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5234 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1094 : Operation 5235 [3/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5235 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1094 : Operation 5236 [4/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5236 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1095 <SV = 376> <Delay = 7.78>
ST_1095 : Operation 5237 [2/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5237 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1095 : Operation 5238 [2/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5238 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1095 : Operation 5239 [3/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5239 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1096 <SV = 377> <Delay = 7.78>
ST_1096 : Operation 5240 [1/6] (7.78ns)   --->   "%mul_i3 = dmul i64 %activations2_load_3, i64 %output_difference_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5240 'dmul' 'mul_i3' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1096 : Operation 5241 [1/6] (7.78ns)   --->   "%mul_i3_1 = dmul i64 %activations2_load_3, i64 %output_difference_2_1_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5241 'dmul' 'mul_i3_1' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1096 : Operation 5242 [2/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5242 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1097 <SV = 378> <Delay = 7.78>
ST_1097 : Operation 5243 [1/1] (0.00ns)   --->   "%i_22_cast = zext i7 %i_22" [../CCode_backprop/backprop.c:89]   --->   Operation 5243 'zext' 'i_22_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5244 [1/1] (0.00ns)   --->   "%empty_86 = trunc i7 %i_22" [../CCode_backprop/backprop.c:89]   --->   Operation 5244 'trunc' 'empty_86' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5245 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_86, i2 0" [../CCode_backprop/backprop.c:89]   --->   Operation 5245 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5246 [1/1] (1.91ns)   --->   "%empty_87 = sub i8 %p_shl1, i8 %i_22_cast" [../CCode_backprop/backprop.c:89]   --->   Operation 5246 'sub' 'empty_87' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1097 : Operation 5247 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %empty_87" [../CCode_backprop/backprop.c:89]   --->   Operation 5247 'zext' 'p_cast41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5248 [1/1] (0.00ns)   --->   "%delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %p_cast41" [../CCode_backprop/backprop.c:91]   --->   Operation 5248 'getelementptr' 'delta_weights3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5249 [1/1] (3.25ns)   --->   "%store_ln91 = store i64 %mul_i3, i8 %delta_weights3_addr" [../CCode_backprop/backprop.c:91]   --->   Operation 5249 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1097 : Operation 5250 [1/1] (1.91ns)   --->   "%add_ln91 = add i8 %empty_87, i8 1" [../CCode_backprop/backprop.c:91]   --->   Operation 5250 'add' 'add_ln91' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1097 : Operation 5251 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91" [../CCode_backprop/backprop.c:91]   --->   Operation 5251 'zext' 'zext_ln91' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5252 [1/1] (0.00ns)   --->   "%delta_weights3_addr_1 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91" [../CCode_backprop/backprop.c:91]   --->   Operation 5252 'getelementptr' 'delta_weights3_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1097 : Operation 5253 [1/1] (3.25ns)   --->   "%store_ln91 = store i64 %mul_i3_1, i8 %delta_weights3_addr_1" [../CCode_backprop/backprop.c:91]   --->   Operation 5253 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1097 : Operation 5254 [1/6] (7.78ns)   --->   "%mul_i3_2 = dmul i64 %activations2_load_3, i64 %output_difference_2_2_load" [../CCode_backprop/backprop.c:91]   --->   Operation 5254 'dmul' 'mul_i3_2' <Predicate = (!icmp_ln89)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1098 <SV = 379> <Delay = 5.16>
ST_1098 : Operation 5255 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../CCode_backprop/backprop.c:88]   --->   Operation 5255 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1098 : Operation 5256 [1/1] (1.91ns)   --->   "%add_ln91_1 = add i8 %empty_87, i8 2" [../CCode_backprop/backprop.c:91]   --->   Operation 5256 'add' 'add_ln91_1' <Predicate = (!icmp_ln89)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1098 : Operation 5257 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i8 %add_ln91_1" [../CCode_backprop/backprop.c:91]   --->   Operation 5257 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1098 : Operation 5258 [1/1] (0.00ns)   --->   "%delta_weights3_addr_2 = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln91_1" [../CCode_backprop/backprop.c:91]   --->   Operation 5258 'getelementptr' 'delta_weights3_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1098 : Operation 5259 [1/1] (3.25ns)   --->   "%store_ln91 = store i64 %mul_i3_2, i8 %delta_weights3_addr_2" [../CCode_backprop/backprop.c:91]   --->   Operation 5259 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1098 : Operation 5260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %take_difference.exit"   --->   Operation 5260 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 1099 <SV = 371> <Delay = 1.58>
ST_1099 : Operation 5261 [1/1] (1.58ns)   --->   "%br_ln0 = br void %get_delta_matrix_weights3.exit"   --->   Operation 5261 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1100 <SV = 372> <Delay = 5.16>
ST_1100 : Operation 5262 [1/1] (0.00ns)   --->   "%i_23 = phi i7 %add_ln101, void %.split38, i7 0, void %get_delta_matrix_weights3.exit.preheader" [../CCode_backprop/backprop.c:101]   --->   Operation 5262 'phi' 'i_23' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 5263 [1/1] (1.87ns)   --->   "%add_ln101 = add i7 %i_23, i7 1" [../CCode_backprop/backprop.c:101]   --->   Operation 5263 'add' 'add_ln101' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1100 : Operation 5264 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5264 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 5265 [1/1] (1.48ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_23, i7 64" [../CCode_backprop/backprop.c:101]   --->   Operation 5265 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1100 : Operation 5266 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 5266 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 5267 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split38, void %get_oracle_activations2.exit.preheader" [../CCode_backprop/backprop.c:101]   --->   Operation 5267 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1100 : Operation 5268 [1/1] (0.00ns)   --->   "%i_23_cast = zext i7 %i_23" [../CCode_backprop/backprop.c:101]   --->   Operation 5268 'zext' 'i_23_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1100 : Operation 5269 [1/1] (0.00ns)   --->   "%empty_89 = trunc i7 %i_23" [../CCode_backprop/backprop.c:101]   --->   Operation 5269 'trunc' 'empty_89' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1100 : Operation 5270 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_89, i2 0" [../CCode_backprop/backprop.c:101]   --->   Operation 5270 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1100 : Operation 5271 [1/1] (1.91ns)   --->   "%empty_90 = sub i8 %p_shl2, i8 %i_23_cast" [../CCode_backprop/backprop.c:101]   --->   Operation 5271 'sub' 'empty_90' <Predicate = (!icmp_ln101)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1100 : Operation 5272 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %empty_90" [../CCode_backprop/backprop.c:104]   --->   Operation 5272 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1100 : Operation 5273 [1/1] (0.00ns)   --->   "%weights3_addr_64 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5273 'getelementptr' 'weights3_addr_64' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1100 : Operation 5274 [2/2] (3.25ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [../CCode_backprop/backprop.c:104]   --->   Operation 5274 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 1101 <SV = 373> <Delay = 5.16>
ST_1101 : Operation 5275 [1/2] (3.25ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [../CCode_backprop/backprop.c:104]   --->   Operation 5275 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_1101 : Operation 5276 [1/1] (1.91ns)   --->   "%add_ln104 = add i8 %empty_90, i8 1" [../CCode_backprop/backprop.c:104]   --->   Operation 5276 'add' 'add_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1101 : Operation 5277 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i8 %add_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5277 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1101 : Operation 5278 [1/1] (0.00ns)   --->   "%weights3_addr_65 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5278 'getelementptr' 'weights3_addr_65' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1101 : Operation 5279 [2/2] (3.25ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [../CCode_backprop/backprop.c:104]   --->   Operation 5279 'load' 'weights3_load_65' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 1102 <SV = 374> <Delay = 7.78>
ST_1102 : Operation 5280 [1/1] (0.00ns)   --->   "%output_difference_2_load_1 = load i64 %output_difference_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5280 'load' 'output_difference_2_load_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1102 : Operation 5281 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i64 %weights3_load_64" [../CCode_backprop/backprop.c:104]   --->   Operation 5281 'bitcast' 'bitcast_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1102 : Operation 5282 [6/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5282 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 5283 [1/2] (3.25ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [../CCode_backprop/backprop.c:104]   --->   Operation 5283 'load' 'weights3_load_65' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>
ST_1102 : Operation 5284 [1/1] (1.91ns)   --->   "%add_ln104_1 = add i8 %empty_90, i8 2" [../CCode_backprop/backprop.c:104]   --->   Operation 5284 'add' 'add_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1102 : Operation 5285 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i8 %add_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5285 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1102 : Operation 5286 [1/1] (0.00ns)   --->   "%weights3_addr_66 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5286 'getelementptr' 'weights3_addr_66' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1102 : Operation 5287 [2/2] (3.25ns)   --->   "%weights3_load_66 = load i8 %weights3_addr_66" [../CCode_backprop/backprop.c:104]   --->   Operation 5287 'load' 'weights3_load_66' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 1103 <SV = 375> <Delay = 7.78>
ST_1103 : Operation 5288 [1/1] (0.00ns)   --->   "%output_difference_2_1_load_1 = load i64 %output_difference_2_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5288 'load' 'output_difference_2_1_load_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1103 : Operation 5289 [5/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5289 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1103 : Operation 5290 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast i64 %weights3_load_65" [../CCode_backprop/backprop.c:104]   --->   Operation 5290 'bitcast' 'bitcast_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1103 : Operation 5291 [6/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5291 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1103 : Operation 5292 [1/2] (3.25ns)   --->   "%weights3_load_66 = load i8 %weights3_addr_66" [../CCode_backprop/backprop.c:104]   --->   Operation 5292 'load' 'weights3_load_66' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 192> <RAM>

State 1104 <SV = 376> <Delay = 7.78>
ST_1104 : Operation 5293 [1/1] (0.00ns)   --->   "%output_difference_2_2_load_1 = load i64 %output_difference_2_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5293 'load' 'output_difference_2_2_load_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1104 : Operation 5294 [4/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5294 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1104 : Operation 5295 [5/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5295 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1104 : Operation 5296 [1/1] (0.00ns)   --->   "%bitcast_ln104_2 = bitcast i64 %weights3_load_66" [../CCode_backprop/backprop.c:104]   --->   Operation 5296 'bitcast' 'bitcast_ln104_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1104 : Operation 5297 [6/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5297 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1105 <SV = 377> <Delay = 7.78>
ST_1105 : Operation 5298 [3/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5298 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1105 : Operation 5299 [4/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5299 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1105 : Operation 5300 [5/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5300 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1106 <SV = 378> <Delay = 7.78>
ST_1106 : Operation 5301 [2/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5301 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1106 : Operation 5302 [3/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5302 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1106 : Operation 5303 [4/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5303 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1107 <SV = 379> <Delay = 7.78>
ST_1107 : Operation 5304 [1/6] (7.78ns)   --->   "%mul6_i3 = dmul i64 %output_difference_2_load_1, i64 %bitcast_ln104" [../CCode_backprop/backprop.c:104]   --->   Operation 5304 'dmul' 'mul6_i3' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1107 : Operation 5305 [2/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5305 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1107 : Operation 5306 [3/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5306 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1108 <SV = 380> <Delay = 8.23>
ST_1108 : Operation 5307 [5/5] (8.23ns)   --->   "%add9_i3 = dadd i64 %mul6_i3, i64 0" [../CCode_backprop/backprop.c:104]   --->   Operation 5307 'dadd' 'add9_i3' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1108 : Operation 5308 [1/6] (7.78ns)   --->   "%mul6_i3_1 = dmul i64 %output_difference_2_1_load_1, i64 %bitcast_ln104_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5308 'dmul' 'mul6_i3_1' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1108 : Operation 5309 [2/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5309 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1109 <SV = 381> <Delay = 8.23>
ST_1109 : Operation 5310 [4/5] (8.23ns)   --->   "%add9_i3 = dadd i64 %mul6_i3, i64 0" [../CCode_backprop/backprop.c:104]   --->   Operation 5310 'dadd' 'add9_i3' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1109 : Operation 5311 [1/6] (7.78ns)   --->   "%mul6_i3_2 = dmul i64 %output_difference_2_2_load_1, i64 %bitcast_ln104_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5311 'dmul' 'mul6_i3_2' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1110 <SV = 382> <Delay = 8.23>
ST_1110 : Operation 5312 [3/5] (8.23ns)   --->   "%add9_i3 = dadd i64 %mul6_i3, i64 0" [../CCode_backprop/backprop.c:104]   --->   Operation 5312 'dadd' 'add9_i3' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1111 <SV = 383> <Delay = 8.23>
ST_1111 : Operation 5313 [2/5] (8.23ns)   --->   "%add9_i3 = dadd i64 %mul6_i3, i64 0" [../CCode_backprop/backprop.c:104]   --->   Operation 5313 'dadd' 'add9_i3' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1112 <SV = 384> <Delay = 8.23>
ST_1112 : Operation 5314 [1/5] (8.23ns)   --->   "%add9_i3 = dadd i64 %mul6_i3, i64 0" [../CCode_backprop/backprop.c:104]   --->   Operation 5314 'dadd' 'add9_i3' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1113 <SV = 385> <Delay = 8.23>
ST_1113 : Operation 5315 [5/5] (8.23ns)   --->   "%add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5315 'dadd' 'add9_i3_1' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1114 <SV = 386> <Delay = 8.23>
ST_1114 : Operation 5316 [4/5] (8.23ns)   --->   "%add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5316 'dadd' 'add9_i3_1' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1115 <SV = 387> <Delay = 8.23>
ST_1115 : Operation 5317 [3/5] (8.23ns)   --->   "%add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5317 'dadd' 'add9_i3_1' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1116 <SV = 388> <Delay = 8.23>
ST_1116 : Operation 5318 [2/5] (8.23ns)   --->   "%add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5318 'dadd' 'add9_i3_1' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1117 <SV = 389> <Delay = 8.23>
ST_1117 : Operation 5319 [1/5] (8.23ns)   --->   "%add9_i3_1 = dadd i64 %add9_i3, i64 %mul6_i3_1" [../CCode_backprop/backprop.c:104]   --->   Operation 5319 'dadd' 'add9_i3_1' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1118 <SV = 390> <Delay = 8.23>
ST_1118 : Operation 5320 [5/5] (8.23ns)   --->   "%add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5320 'dadd' 'add9_i3_2' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1119 <SV = 391> <Delay = 8.23>
ST_1119 : Operation 5321 [4/5] (8.23ns)   --->   "%add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5321 'dadd' 'add9_i3_2' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1120 <SV = 392> <Delay = 8.23>
ST_1120 : Operation 5322 [3/5] (8.23ns)   --->   "%add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5322 'dadd' 'add9_i3_2' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1121 <SV = 393> <Delay = 8.23>
ST_1121 : Operation 5323 [1/1] (0.00ns)   --->   "%i_23_cast40 = zext i7 %i_23" [../CCode_backprop/backprop.c:101]   --->   Operation 5323 'zext' 'i_23_cast40' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1121 : Operation 5324 [2/5] (8.23ns)   --->   "%add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5324 'dadd' 'add9_i3_2' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1121 : Operation 5325 [1/1] (0.00ns)   --->   "%dactivations2_addr_1 = getelementptr i64 %dactivations2, i64 0, i64 %i_23_cast40" [../CCode_backprop/backprop.c:106]   --->   Operation 5325 'getelementptr' 'dactivations2_addr_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1121 : Operation 5326 [2/2] (3.25ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr_1" [../CCode_backprop/backprop.c:106]   --->   Operation 5326 'load' 'dactivations2_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1122 <SV = 394> <Delay = 8.23>
ST_1122 : Operation 5327 [1/5] (8.23ns)   --->   "%add9_i3_2 = dadd i64 %add9_i3_1, i64 %mul6_i3_2" [../CCode_backprop/backprop.c:104]   --->   Operation 5327 'dadd' 'add9_i3_2' <Predicate = (!icmp_ln101)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1122 : Operation 5328 [1/2] (3.25ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr_1" [../CCode_backprop/backprop.c:106]   --->   Operation 5328 'load' 'dactivations2_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1123 <SV = 395> <Delay = 7.78>
ST_1123 : Operation 5329 [6/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5329 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1124 <SV = 396> <Delay = 7.78>
ST_1124 : Operation 5330 [5/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5330 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1125 <SV = 397> <Delay = 7.78>
ST_1125 : Operation 5331 [4/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5331 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1126 <SV = 398> <Delay = 7.78>
ST_1126 : Operation 5332 [3/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5332 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1127 <SV = 399> <Delay = 7.78>
ST_1127 : Operation 5333 [2/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5333 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1128 <SV = 400> <Delay = 7.78>
ST_1128 : Operation 5334 [1/6] (7.78ns)   --->   "%mul14_i = dmul i64 %add9_i3_2, i64 %dactivations2_load" [../CCode_backprop/backprop.c:106]   --->   Operation 5334 'dmul' 'mul14_i' <Predicate = (!icmp_ln101)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1129 <SV = 401> <Delay = 3.25>
ST_1129 : Operation 5335 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CCode_backprop/backprop.c:100]   --->   Operation 5335 'specloopname' 'specloopname_ln100' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1129 : Operation 5336 [1/1] (0.00ns)   --->   "%oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %i_23_cast40" [../CCode_backprop/backprop.c:102]   --->   Operation 5336 'getelementptr' 'oracle_activations2_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1129 : Operation 5337 [1/1] (3.25ns)   --->   "%store_ln106 = store i64 %mul14_i, i6 %oracle_activations2_addr" [../CCode_backprop/backprop.c:106]   --->   Operation 5337 'store' 'store_ln106' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1129 : Operation 5338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %get_delta_matrix_weights3.exit"   --->   Operation 5338 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 1130 <SV = 373> <Delay = 3.25>
ST_1130 : Operation 5339 [2/2] (3.25ns)   --->   "%oracle_activations2_load = load i6 %oracle_activations2_addr_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5339 'load' 'oracle_activations2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1130 : Operation 5340 [2/2] (3.25ns)   --->   "%oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5340 'load' 'oracle_activations2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1131 <SV = 374> <Delay = 3.25>
ST_1131 : Operation 5341 [1/2] (3.25ns)   --->   "%oracle_activations2_load = load i6 %oracle_activations2_addr_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5341 'load' 'oracle_activations2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1131 : Operation 5342 [1/2] (3.25ns)   --->   "%oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5342 'load' 'oracle_activations2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1131 : Operation 5343 [2/2] (3.25ns)   --->   "%oracle_activations2_load_2 = load i6 %oracle_activations2_addr_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5343 'load' 'oracle_activations2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1131 : Operation 5344 [2/2] (3.25ns)   --->   "%oracle_activations2_load_3 = load i6 %oracle_activations2_addr_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5344 'load' 'oracle_activations2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1132 <SV = 375> <Delay = 3.25>
ST_1132 : Operation 5345 [1/2] (3.25ns)   --->   "%oracle_activations2_load_2 = load i6 %oracle_activations2_addr_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5345 'load' 'oracle_activations2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1132 : Operation 5346 [1/2] (3.25ns)   --->   "%oracle_activations2_load_3 = load i6 %oracle_activations2_addr_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5346 'load' 'oracle_activations2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1132 : Operation 5347 [2/2] (3.25ns)   --->   "%oracle_activations2_load_4 = load i6 %oracle_activations2_addr_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5347 'load' 'oracle_activations2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1132 : Operation 5348 [2/2] (3.25ns)   --->   "%oracle_activations2_load_5 = load i6 %oracle_activations2_addr_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5348 'load' 'oracle_activations2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1133 <SV = 376> <Delay = 3.25>
ST_1133 : Operation 5349 [1/2] (3.25ns)   --->   "%oracle_activations2_load_4 = load i6 %oracle_activations2_addr_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5349 'load' 'oracle_activations2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1133 : Operation 5350 [1/2] (3.25ns)   --->   "%oracle_activations2_load_5 = load i6 %oracle_activations2_addr_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5350 'load' 'oracle_activations2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1133 : Operation 5351 [2/2] (3.25ns)   --->   "%oracle_activations2_load_6 = load i6 %oracle_activations2_addr_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5351 'load' 'oracle_activations2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1133 : Operation 5352 [2/2] (3.25ns)   --->   "%oracle_activations2_load_7 = load i6 %oracle_activations2_addr_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5352 'load' 'oracle_activations2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1134 <SV = 377> <Delay = 3.25>
ST_1134 : Operation 5353 [1/2] (3.25ns)   --->   "%oracle_activations2_load_6 = load i6 %oracle_activations2_addr_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5353 'load' 'oracle_activations2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1134 : Operation 5354 [1/2] (3.25ns)   --->   "%oracle_activations2_load_7 = load i6 %oracle_activations2_addr_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5354 'load' 'oracle_activations2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1134 : Operation 5355 [2/2] (3.25ns)   --->   "%oracle_activations2_load_8 = load i6 %oracle_activations2_addr_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5355 'load' 'oracle_activations2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1134 : Operation 5356 [2/2] (3.25ns)   --->   "%oracle_activations2_load_9 = load i6 %oracle_activations2_addr_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5356 'load' 'oracle_activations2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1135 <SV = 378> <Delay = 3.25>
ST_1135 : Operation 5357 [1/2] (3.25ns)   --->   "%oracle_activations2_load_8 = load i6 %oracle_activations2_addr_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5357 'load' 'oracle_activations2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1135 : Operation 5358 [1/2] (3.25ns)   --->   "%oracle_activations2_load_9 = load i6 %oracle_activations2_addr_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5358 'load' 'oracle_activations2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1135 : Operation 5359 [2/2] (3.25ns)   --->   "%oracle_activations2_load_10 = load i6 %oracle_activations2_addr_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5359 'load' 'oracle_activations2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1135 : Operation 5360 [2/2] (3.25ns)   --->   "%oracle_activations2_load_11 = load i6 %oracle_activations2_addr_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5360 'load' 'oracle_activations2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1136 <SV = 379> <Delay = 3.25>
ST_1136 : Operation 5361 [1/2] (3.25ns)   --->   "%oracle_activations2_load_10 = load i6 %oracle_activations2_addr_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5361 'load' 'oracle_activations2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1136 : Operation 5362 [1/2] (3.25ns)   --->   "%oracle_activations2_load_11 = load i6 %oracle_activations2_addr_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5362 'load' 'oracle_activations2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1136 : Operation 5363 [2/2] (3.25ns)   --->   "%oracle_activations2_load_12 = load i6 %oracle_activations2_addr_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5363 'load' 'oracle_activations2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1136 : Operation 5364 [2/2] (3.25ns)   --->   "%oracle_activations2_load_13 = load i6 %oracle_activations2_addr_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5364 'load' 'oracle_activations2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1137 <SV = 380> <Delay = 3.25>
ST_1137 : Operation 5365 [1/2] (3.25ns)   --->   "%oracle_activations2_load_12 = load i6 %oracle_activations2_addr_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5365 'load' 'oracle_activations2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1137 : Operation 5366 [1/2] (3.25ns)   --->   "%oracle_activations2_load_13 = load i6 %oracle_activations2_addr_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5366 'load' 'oracle_activations2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1137 : Operation 5367 [2/2] (3.25ns)   --->   "%oracle_activations2_load_14 = load i6 %oracle_activations2_addr_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5367 'load' 'oracle_activations2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1137 : Operation 5368 [2/2] (3.25ns)   --->   "%oracle_activations2_load_15 = load i6 %oracle_activations2_addr_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5368 'load' 'oracle_activations2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1138 <SV = 381> <Delay = 3.25>
ST_1138 : Operation 5369 [1/2] (3.25ns)   --->   "%oracle_activations2_load_14 = load i6 %oracle_activations2_addr_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5369 'load' 'oracle_activations2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1138 : Operation 5370 [1/2] (3.25ns)   --->   "%oracle_activations2_load_15 = load i6 %oracle_activations2_addr_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5370 'load' 'oracle_activations2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1138 : Operation 5371 [2/2] (3.25ns)   --->   "%oracle_activations2_load_16 = load i6 %oracle_activations2_addr_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5371 'load' 'oracle_activations2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1138 : Operation 5372 [2/2] (3.25ns)   --->   "%oracle_activations2_load_17 = load i6 %oracle_activations2_addr_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5372 'load' 'oracle_activations2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1139 <SV = 382> <Delay = 3.25>
ST_1139 : Operation 5373 [1/2] (3.25ns)   --->   "%oracle_activations2_load_16 = load i6 %oracle_activations2_addr_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5373 'load' 'oracle_activations2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1139 : Operation 5374 [1/2] (3.25ns)   --->   "%oracle_activations2_load_17 = load i6 %oracle_activations2_addr_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5374 'load' 'oracle_activations2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1139 : Operation 5375 [2/2] (3.25ns)   --->   "%oracle_activations2_load_18 = load i6 %oracle_activations2_addr_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5375 'load' 'oracle_activations2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1139 : Operation 5376 [2/2] (3.25ns)   --->   "%oracle_activations2_load_19 = load i6 %oracle_activations2_addr_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5376 'load' 'oracle_activations2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1140 <SV = 383> <Delay = 3.25>
ST_1140 : Operation 5377 [1/2] (3.25ns)   --->   "%oracle_activations2_load_18 = load i6 %oracle_activations2_addr_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5377 'load' 'oracle_activations2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1140 : Operation 5378 [1/2] (3.25ns)   --->   "%oracle_activations2_load_19 = load i6 %oracle_activations2_addr_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5378 'load' 'oracle_activations2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1140 : Operation 5379 [2/2] (3.25ns)   --->   "%oracle_activations2_load_20 = load i6 %oracle_activations2_addr_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5379 'load' 'oracle_activations2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1140 : Operation 5380 [2/2] (3.25ns)   --->   "%oracle_activations2_load_21 = load i6 %oracle_activations2_addr_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5380 'load' 'oracle_activations2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1141 <SV = 384> <Delay = 3.25>
ST_1141 : Operation 5381 [1/2] (3.25ns)   --->   "%oracle_activations2_load_20 = load i6 %oracle_activations2_addr_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5381 'load' 'oracle_activations2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1141 : Operation 5382 [1/2] (3.25ns)   --->   "%oracle_activations2_load_21 = load i6 %oracle_activations2_addr_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5382 'load' 'oracle_activations2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1141 : Operation 5383 [2/2] (3.25ns)   --->   "%oracle_activations2_load_22 = load i6 %oracle_activations2_addr_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5383 'load' 'oracle_activations2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1141 : Operation 5384 [2/2] (3.25ns)   --->   "%oracle_activations2_load_23 = load i6 %oracle_activations2_addr_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5384 'load' 'oracle_activations2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1142 <SV = 385> <Delay = 3.25>
ST_1142 : Operation 5385 [1/2] (3.25ns)   --->   "%oracle_activations2_load_22 = load i6 %oracle_activations2_addr_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5385 'load' 'oracle_activations2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1142 : Operation 5386 [1/2] (3.25ns)   --->   "%oracle_activations2_load_23 = load i6 %oracle_activations2_addr_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5386 'load' 'oracle_activations2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1142 : Operation 5387 [2/2] (3.25ns)   --->   "%oracle_activations2_load_24 = load i6 %oracle_activations2_addr_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5387 'load' 'oracle_activations2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1142 : Operation 5388 [2/2] (3.25ns)   --->   "%oracle_activations2_load_25 = load i6 %oracle_activations2_addr_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5388 'load' 'oracle_activations2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1143 <SV = 386> <Delay = 3.25>
ST_1143 : Operation 5389 [1/2] (3.25ns)   --->   "%oracle_activations2_load_24 = load i6 %oracle_activations2_addr_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5389 'load' 'oracle_activations2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1143 : Operation 5390 [1/2] (3.25ns)   --->   "%oracle_activations2_load_25 = load i6 %oracle_activations2_addr_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5390 'load' 'oracle_activations2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1143 : Operation 5391 [2/2] (3.25ns)   --->   "%oracle_activations2_load_26 = load i6 %oracle_activations2_addr_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5391 'load' 'oracle_activations2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1143 : Operation 5392 [2/2] (3.25ns)   --->   "%oracle_activations2_load_27 = load i6 %oracle_activations2_addr_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5392 'load' 'oracle_activations2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1144 <SV = 387> <Delay = 3.25>
ST_1144 : Operation 5393 [1/2] (3.25ns)   --->   "%oracle_activations2_load_26 = load i6 %oracle_activations2_addr_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5393 'load' 'oracle_activations2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1144 : Operation 5394 [1/2] (3.25ns)   --->   "%oracle_activations2_load_27 = load i6 %oracle_activations2_addr_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5394 'load' 'oracle_activations2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1144 : Operation 5395 [2/2] (3.25ns)   --->   "%oracle_activations2_load_28 = load i6 %oracle_activations2_addr_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5395 'load' 'oracle_activations2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1144 : Operation 5396 [2/2] (3.25ns)   --->   "%oracle_activations2_load_29 = load i6 %oracle_activations2_addr_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5396 'load' 'oracle_activations2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1145 <SV = 388> <Delay = 3.25>
ST_1145 : Operation 5397 [1/2] (3.25ns)   --->   "%oracle_activations2_load_28 = load i6 %oracle_activations2_addr_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5397 'load' 'oracle_activations2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1145 : Operation 5398 [1/2] (3.25ns)   --->   "%oracle_activations2_load_29 = load i6 %oracle_activations2_addr_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5398 'load' 'oracle_activations2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1145 : Operation 5399 [2/2] (3.25ns)   --->   "%oracle_activations2_load_30 = load i6 %oracle_activations2_addr_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5399 'load' 'oracle_activations2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1145 : Operation 5400 [2/2] (3.25ns)   --->   "%oracle_activations2_load_31 = load i6 %oracle_activations2_addr_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5400 'load' 'oracle_activations2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1146 <SV = 389> <Delay = 3.25>
ST_1146 : Operation 5401 [1/2] (3.25ns)   --->   "%oracle_activations2_load_30 = load i6 %oracle_activations2_addr_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5401 'load' 'oracle_activations2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1146 : Operation 5402 [1/2] (3.25ns)   --->   "%oracle_activations2_load_31 = load i6 %oracle_activations2_addr_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5402 'load' 'oracle_activations2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1146 : Operation 5403 [2/2] (3.25ns)   --->   "%oracle_activations2_load_32 = load i6 %oracle_activations2_addr_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5403 'load' 'oracle_activations2_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1146 : Operation 5404 [2/2] (3.25ns)   --->   "%oracle_activations2_load_33 = load i6 %oracle_activations2_addr_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5404 'load' 'oracle_activations2_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1147 <SV = 390> <Delay = 3.25>
ST_1147 : Operation 5405 [1/2] (3.25ns)   --->   "%oracle_activations2_load_32 = load i6 %oracle_activations2_addr_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5405 'load' 'oracle_activations2_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1147 : Operation 5406 [1/2] (3.25ns)   --->   "%oracle_activations2_load_33 = load i6 %oracle_activations2_addr_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5406 'load' 'oracle_activations2_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1147 : Operation 5407 [2/2] (3.25ns)   --->   "%oracle_activations2_load_34 = load i6 %oracle_activations2_addr_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5407 'load' 'oracle_activations2_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1147 : Operation 5408 [2/2] (3.25ns)   --->   "%oracle_activations2_load_35 = load i6 %oracle_activations2_addr_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5408 'load' 'oracle_activations2_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1148 <SV = 391> <Delay = 3.25>
ST_1148 : Operation 5409 [1/2] (3.25ns)   --->   "%oracle_activations2_load_34 = load i6 %oracle_activations2_addr_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5409 'load' 'oracle_activations2_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1148 : Operation 5410 [1/2] (3.25ns)   --->   "%oracle_activations2_load_35 = load i6 %oracle_activations2_addr_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5410 'load' 'oracle_activations2_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1148 : Operation 5411 [2/2] (3.25ns)   --->   "%oracle_activations2_load_36 = load i6 %oracle_activations2_addr_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5411 'load' 'oracle_activations2_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1148 : Operation 5412 [2/2] (3.25ns)   --->   "%oracle_activations2_load_37 = load i6 %oracle_activations2_addr_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5412 'load' 'oracle_activations2_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1149 <SV = 392> <Delay = 3.25>
ST_1149 : Operation 5413 [1/2] (3.25ns)   --->   "%oracle_activations2_load_36 = load i6 %oracle_activations2_addr_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5413 'load' 'oracle_activations2_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1149 : Operation 5414 [1/2] (3.25ns)   --->   "%oracle_activations2_load_37 = load i6 %oracle_activations2_addr_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5414 'load' 'oracle_activations2_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1149 : Operation 5415 [2/2] (3.25ns)   --->   "%oracle_activations2_load_38 = load i6 %oracle_activations2_addr_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5415 'load' 'oracle_activations2_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1149 : Operation 5416 [2/2] (3.25ns)   --->   "%oracle_activations2_load_39 = load i6 %oracle_activations2_addr_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5416 'load' 'oracle_activations2_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1150 <SV = 393> <Delay = 3.25>
ST_1150 : Operation 5417 [1/2] (3.25ns)   --->   "%oracle_activations2_load_38 = load i6 %oracle_activations2_addr_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5417 'load' 'oracle_activations2_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1150 : Operation 5418 [1/2] (3.25ns)   --->   "%oracle_activations2_load_39 = load i6 %oracle_activations2_addr_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5418 'load' 'oracle_activations2_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1150 : Operation 5419 [2/2] (3.25ns)   --->   "%oracle_activations2_load_40 = load i6 %oracle_activations2_addr_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5419 'load' 'oracle_activations2_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1150 : Operation 5420 [2/2] (3.25ns)   --->   "%oracle_activations2_load_41 = load i6 %oracle_activations2_addr_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5420 'load' 'oracle_activations2_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1151 <SV = 394> <Delay = 3.25>
ST_1151 : Operation 5421 [1/2] (3.25ns)   --->   "%oracle_activations2_load_40 = load i6 %oracle_activations2_addr_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5421 'load' 'oracle_activations2_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1151 : Operation 5422 [1/2] (3.25ns)   --->   "%oracle_activations2_load_41 = load i6 %oracle_activations2_addr_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5422 'load' 'oracle_activations2_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1151 : Operation 5423 [2/2] (3.25ns)   --->   "%oracle_activations2_load_42 = load i6 %oracle_activations2_addr_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5423 'load' 'oracle_activations2_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1151 : Operation 5424 [2/2] (3.25ns)   --->   "%oracle_activations2_load_43 = load i6 %oracle_activations2_addr_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5424 'load' 'oracle_activations2_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1152 <SV = 395> <Delay = 3.25>
ST_1152 : Operation 5425 [1/2] (3.25ns)   --->   "%oracle_activations2_load_42 = load i6 %oracle_activations2_addr_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5425 'load' 'oracle_activations2_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1152 : Operation 5426 [1/2] (3.25ns)   --->   "%oracle_activations2_load_43 = load i6 %oracle_activations2_addr_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5426 'load' 'oracle_activations2_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1152 : Operation 5427 [2/2] (3.25ns)   --->   "%oracle_activations2_load_44 = load i6 %oracle_activations2_addr_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5427 'load' 'oracle_activations2_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1152 : Operation 5428 [2/2] (3.25ns)   --->   "%oracle_activations2_load_45 = load i6 %oracle_activations2_addr_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5428 'load' 'oracle_activations2_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1153 <SV = 396> <Delay = 3.25>
ST_1153 : Operation 5429 [1/2] (3.25ns)   --->   "%oracle_activations2_load_44 = load i6 %oracle_activations2_addr_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5429 'load' 'oracle_activations2_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1153 : Operation 5430 [1/2] (3.25ns)   --->   "%oracle_activations2_load_45 = load i6 %oracle_activations2_addr_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5430 'load' 'oracle_activations2_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1153 : Operation 5431 [2/2] (3.25ns)   --->   "%oracle_activations2_load_46 = load i6 %oracle_activations2_addr_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5431 'load' 'oracle_activations2_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1153 : Operation 5432 [2/2] (3.25ns)   --->   "%oracle_activations2_load_47 = load i6 %oracle_activations2_addr_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5432 'load' 'oracle_activations2_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1154 <SV = 397> <Delay = 3.25>
ST_1154 : Operation 5433 [1/2] (3.25ns)   --->   "%oracle_activations2_load_46 = load i6 %oracle_activations2_addr_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5433 'load' 'oracle_activations2_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1154 : Operation 5434 [1/2] (3.25ns)   --->   "%oracle_activations2_load_47 = load i6 %oracle_activations2_addr_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5434 'load' 'oracle_activations2_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1154 : Operation 5435 [2/2] (3.25ns)   --->   "%oracle_activations2_load_48 = load i6 %oracle_activations2_addr_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5435 'load' 'oracle_activations2_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1154 : Operation 5436 [2/2] (3.25ns)   --->   "%oracle_activations2_load_49 = load i6 %oracle_activations2_addr_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5436 'load' 'oracle_activations2_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1155 <SV = 398> <Delay = 3.25>
ST_1155 : Operation 5437 [1/2] (3.25ns)   --->   "%oracle_activations2_load_48 = load i6 %oracle_activations2_addr_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5437 'load' 'oracle_activations2_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1155 : Operation 5438 [1/2] (3.25ns)   --->   "%oracle_activations2_load_49 = load i6 %oracle_activations2_addr_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5438 'load' 'oracle_activations2_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1155 : Operation 5439 [2/2] (3.25ns)   --->   "%oracle_activations2_load_50 = load i6 %oracle_activations2_addr_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5439 'load' 'oracle_activations2_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1155 : Operation 5440 [2/2] (3.25ns)   --->   "%oracle_activations2_load_51 = load i6 %oracle_activations2_addr_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5440 'load' 'oracle_activations2_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1156 <SV = 399> <Delay = 3.25>
ST_1156 : Operation 5441 [1/2] (3.25ns)   --->   "%oracle_activations2_load_50 = load i6 %oracle_activations2_addr_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5441 'load' 'oracle_activations2_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1156 : Operation 5442 [1/2] (3.25ns)   --->   "%oracle_activations2_load_51 = load i6 %oracle_activations2_addr_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5442 'load' 'oracle_activations2_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1156 : Operation 5443 [2/2] (3.25ns)   --->   "%oracle_activations2_load_52 = load i6 %oracle_activations2_addr_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5443 'load' 'oracle_activations2_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1156 : Operation 5444 [2/2] (3.25ns)   --->   "%oracle_activations2_load_53 = load i6 %oracle_activations2_addr_54" [../CCode_backprop/backprop.c:116]   --->   Operation 5444 'load' 'oracle_activations2_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1157 <SV = 400> <Delay = 3.25>
ST_1157 : Operation 5445 [1/2] (3.25ns)   --->   "%oracle_activations2_load_52 = load i6 %oracle_activations2_addr_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5445 'load' 'oracle_activations2_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1157 : Operation 5446 [1/2] (3.25ns)   --->   "%oracle_activations2_load_53 = load i6 %oracle_activations2_addr_54" [../CCode_backprop/backprop.c:116]   --->   Operation 5446 'load' 'oracle_activations2_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1157 : Operation 5447 [2/2] (3.25ns)   --->   "%oracle_activations2_load_54 = load i6 %oracle_activations2_addr_55" [../CCode_backprop/backprop.c:116]   --->   Operation 5447 'load' 'oracle_activations2_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1157 : Operation 5448 [2/2] (3.25ns)   --->   "%oracle_activations2_load_55 = load i6 %oracle_activations2_addr_56" [../CCode_backprop/backprop.c:116]   --->   Operation 5448 'load' 'oracle_activations2_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1158 <SV = 401> <Delay = 3.25>
ST_1158 : Operation 5449 [1/2] (3.25ns)   --->   "%oracle_activations2_load_54 = load i6 %oracle_activations2_addr_55" [../CCode_backprop/backprop.c:116]   --->   Operation 5449 'load' 'oracle_activations2_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1158 : Operation 5450 [1/2] (3.25ns)   --->   "%oracle_activations2_load_55 = load i6 %oracle_activations2_addr_56" [../CCode_backprop/backprop.c:116]   --->   Operation 5450 'load' 'oracle_activations2_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1158 : Operation 5451 [2/2] (3.25ns)   --->   "%oracle_activations2_load_56 = load i6 %oracle_activations2_addr_57" [../CCode_backprop/backprop.c:116]   --->   Operation 5451 'load' 'oracle_activations2_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1158 : Operation 5452 [2/2] (3.25ns)   --->   "%oracle_activations2_load_57 = load i6 %oracle_activations2_addr_58" [../CCode_backprop/backprop.c:116]   --->   Operation 5452 'load' 'oracle_activations2_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1159 <SV = 402> <Delay = 3.25>
ST_1159 : Operation 5453 [1/2] (3.25ns)   --->   "%oracle_activations2_load_56 = load i6 %oracle_activations2_addr_57" [../CCode_backprop/backprop.c:116]   --->   Operation 5453 'load' 'oracle_activations2_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1159 : Operation 5454 [1/2] (3.25ns)   --->   "%oracle_activations2_load_57 = load i6 %oracle_activations2_addr_58" [../CCode_backprop/backprop.c:116]   --->   Operation 5454 'load' 'oracle_activations2_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1159 : Operation 5455 [2/2] (3.25ns)   --->   "%oracle_activations2_load_58 = load i6 %oracle_activations2_addr_59" [../CCode_backprop/backprop.c:116]   --->   Operation 5455 'load' 'oracle_activations2_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1159 : Operation 5456 [2/2] (3.25ns)   --->   "%oracle_activations2_load_59 = load i6 %oracle_activations2_addr_60" [../CCode_backprop/backprop.c:116]   --->   Operation 5456 'load' 'oracle_activations2_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1160 <SV = 403> <Delay = 3.25>
ST_1160 : Operation 5457 [1/2] (3.25ns)   --->   "%oracle_activations2_load_58 = load i6 %oracle_activations2_addr_59" [../CCode_backprop/backprop.c:116]   --->   Operation 5457 'load' 'oracle_activations2_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1160 : Operation 5458 [1/2] (3.25ns)   --->   "%oracle_activations2_load_59 = load i6 %oracle_activations2_addr_60" [../CCode_backprop/backprop.c:116]   --->   Operation 5458 'load' 'oracle_activations2_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1160 : Operation 5459 [2/2] (3.25ns)   --->   "%oracle_activations2_load_60 = load i6 %oracle_activations2_addr_61" [../CCode_backprop/backprop.c:116]   --->   Operation 5459 'load' 'oracle_activations2_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1160 : Operation 5460 [2/2] (3.25ns)   --->   "%oracle_activations2_load_61 = load i6 %oracle_activations2_addr_62" [../CCode_backprop/backprop.c:116]   --->   Operation 5460 'load' 'oracle_activations2_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1161 <SV = 404> <Delay = 3.25>
ST_1161 : Operation 5461 [1/2] (3.25ns)   --->   "%oracle_activations2_load_60 = load i6 %oracle_activations2_addr_61" [../CCode_backprop/backprop.c:116]   --->   Operation 5461 'load' 'oracle_activations2_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1161 : Operation 5462 [1/2] (3.25ns)   --->   "%oracle_activations2_load_61 = load i6 %oracle_activations2_addr_62" [../CCode_backprop/backprop.c:116]   --->   Operation 5462 'load' 'oracle_activations2_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1161 : Operation 5463 [2/2] (3.25ns)   --->   "%oracle_activations2_load_62 = load i6 %oracle_activations2_addr_63" [../CCode_backprop/backprop.c:116]   --->   Operation 5463 'load' 'oracle_activations2_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1161 : Operation 5464 [2/2] (3.25ns)   --->   "%oracle_activations2_load_63 = load i6 %oracle_activations2_addr_64" [../CCode_backprop/backprop.c:116]   --->   Operation 5464 'load' 'oracle_activations2_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1162 <SV = 405> <Delay = 3.25>
ST_1162 : Operation 5465 [1/2] (3.25ns)   --->   "%oracle_activations2_load_62 = load i6 %oracle_activations2_addr_63" [../CCode_backprop/backprop.c:116]   --->   Operation 5465 'load' 'oracle_activations2_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1162 : Operation 5466 [1/2] (3.25ns)   --->   "%oracle_activations2_load_63 = load i6 %oracle_activations2_addr_64" [../CCode_backprop/backprop.c:116]   --->   Operation 5466 'load' 'oracle_activations2_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1162 : Operation 5467 [1/1] (1.58ns)   --->   "%br_ln0 = br void %get_oracle_activations2.exit"   --->   Operation 5467 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1163 <SV = 406> <Delay = 3.25>
ST_1163 : Operation 5468 [1/1] (0.00ns)   --->   "%i_24 = phi i7 %add_ln114, void %.split42, i7 0, void %get_oracle_activations2.exit.preheader" [../CCode_backprop/backprop.c:114]   --->   Operation 5468 'phi' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1163 : Operation 5469 [1/1] (1.87ns)   --->   "%add_ln114 = add i7 %i_24, i7 1" [../CCode_backprop/backprop.c:114]   --->   Operation 5469 'add' 'add_ln114' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1163 : Operation 5470 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 5470 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1163 : Operation 5471 [1/1] (1.48ns)   --->   "%icmp_ln114 = icmp_eq  i7 %i_24, i7 64" [../CCode_backprop/backprop.c:114]   --->   Operation 5471 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1163 : Operation 5472 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 5472 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_1163 : Operation 5473 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.split42, void %get_delta_matrix_weights2.exit.preheader" [../CCode_backprop/backprop.c:114]   --->   Operation 5473 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1163 : Operation 5474 [1/1] (0.00ns)   --->   "%i_24_cast43 = zext i7 %i_24" [../CCode_backprop/backprop.c:114]   --->   Operation 5474 'zext' 'i_24_cast43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1163 : Operation 5475 [1/1] (0.00ns)   --->   "%activations1_addr_68 = getelementptr i64 %activations1, i64 0, i64 %i_24_cast43" [../CCode_backprop/backprop.c:114]   --->   Operation 5475 'getelementptr' 'activations1_addr_68' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1163 : Operation 5476 [1/1] (0.00ns)   --->   "%empty_92 = trunc i7 %i_24" [../CCode_backprop/backprop.c:114]   --->   Operation 5476 'trunc' 'empty_92' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1163 : Operation 5477 [2/2] (3.25ns)   --->   "%activations1_load_66 = load i6 %activations1_addr_68" [../CCode_backprop/backprop.c:114]   --->   Operation 5477 'load' 'activations1_load_66' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1164 <SV = 407> <Delay = 3.25>
ST_1164 : Operation 5478 [1/2] (3.25ns)   --->   "%activations1_load_66 = load i6 %activations1_addr_68" [../CCode_backprop/backprop.c:114]   --->   Operation 5478 'load' 'activations1_load_66' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1165 <SV = 408> <Delay = 7.78>
ST_1165 : Operation 5479 [6/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5479 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1165 : Operation 5480 [6/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5480 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1166 <SV = 409> <Delay = 7.78>
ST_1166 : Operation 5481 [5/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5481 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 5482 [5/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5482 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 5483 [6/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5483 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1166 : Operation 5484 [6/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5484 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1167 <SV = 410> <Delay = 7.78>
ST_1167 : Operation 5485 [4/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5485 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5486 [4/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5486 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5487 [5/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5487 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5488 [5/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5488 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5489 [6/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5489 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1167 : Operation 5490 [6/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5490 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1168 <SV = 411> <Delay = 7.78>
ST_1168 : Operation 5491 [3/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5491 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5492 [3/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5492 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5493 [4/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5493 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5494 [4/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5494 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5495 [5/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5495 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5496 [5/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5496 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5497 [6/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5497 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1168 : Operation 5498 [6/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5498 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1169 <SV = 412> <Delay = 7.78>
ST_1169 : Operation 5499 [2/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5499 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5500 [2/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5500 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5501 [3/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5501 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5502 [3/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5502 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5503 [4/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5503 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5504 [4/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5504 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5505 [5/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5505 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5506 [5/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5506 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5507 [6/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5507 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1169 : Operation 5508 [6/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5508 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1170 <SV = 413> <Delay = 7.78>
ST_1170 : Operation 5509 [1/6] (7.78ns)   --->   "%mul_i4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load" [../CCode_backprop/backprop.c:116]   --->   Operation 5509 'dmul' 'mul_i4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5510 [1/6] (7.78ns)   --->   "%mul_i4_1 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5510 'dmul' 'mul_i4_1' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5511 [2/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5511 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5512 [2/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5512 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5513 [3/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5513 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5514 [3/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5514 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5515 [4/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5515 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5516 [4/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5516 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5517 [5/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5517 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5518 [5/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5518 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5519 [6/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5519 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1170 : Operation 5520 [6/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5520 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1171 <SV = 414> <Delay = 7.78>
ST_1171 : Operation 5521 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_92, i6 0" [../CCode_backprop/backprop.c:114]   --->   Operation 5521 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5522 [1/1] (0.00ns)   --->   "%p_cast45 = zext i12 %tmp_12" [../CCode_backprop/backprop.c:114]   --->   Operation 5522 'zext' 'p_cast45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5523 [1/1] (0.00ns)   --->   "%delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %p_cast45" [../CCode_backprop/backprop.c:116]   --->   Operation 5523 'getelementptr' 'delta_weights2_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5524 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4, i12 %delta_weights2_addr" [../CCode_backprop/backprop.c:116]   --->   Operation 5524 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1171 : Operation 5525 [1/1] (0.00ns)   --->   "%or_ln116 = or i12 %tmp_12, i12 1" [../CCode_backprop/backprop.c:116]   --->   Operation 5525 'or' 'or_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5526 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i12 %or_ln116" [../CCode_backprop/backprop.c:116]   --->   Operation 5526 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5527 [1/1] (0.00ns)   --->   "%delta_weights2_addr_1 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116" [../CCode_backprop/backprop.c:116]   --->   Operation 5527 'getelementptr' 'delta_weights2_addr_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1171 : Operation 5528 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_1, i12 %delta_weights2_addr_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5528 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1171 : Operation 5529 [1/6] (7.78ns)   --->   "%mul_i4_2 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5529 'dmul' 'mul_i4_2' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5530 [1/6] (7.78ns)   --->   "%mul_i4_3 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5530 'dmul' 'mul_i4_3' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5531 [2/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5531 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5532 [2/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5532 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5533 [3/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5533 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5534 [3/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5534 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5535 [4/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5535 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5536 [4/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5536 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5537 [5/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5537 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5538 [5/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5538 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5539 [6/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5539 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1171 : Operation 5540 [6/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5540 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1172 <SV = 415> <Delay = 7.78>
ST_1172 : Operation 5541 [1/1] (0.00ns)   --->   "%or_ln116_1 = or i12 %tmp_12, i12 2" [../CCode_backprop/backprop.c:116]   --->   Operation 5541 'or' 'or_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5542 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i12 %or_ln116_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5542 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5543 [1/1] (0.00ns)   --->   "%delta_weights2_addr_2 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_1" [../CCode_backprop/backprop.c:116]   --->   Operation 5543 'getelementptr' 'delta_weights2_addr_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5544 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_2, i12 %delta_weights2_addr_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5544 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1172 : Operation 5545 [1/1] (0.00ns)   --->   "%or_ln116_2 = or i12 %tmp_12, i12 3" [../CCode_backprop/backprop.c:116]   --->   Operation 5545 'or' 'or_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5546 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i12 %or_ln116_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5546 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5547 [1/1] (0.00ns)   --->   "%delta_weights2_addr_3 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_2" [../CCode_backprop/backprop.c:116]   --->   Operation 5547 'getelementptr' 'delta_weights2_addr_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1172 : Operation 5548 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_3, i12 %delta_weights2_addr_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5548 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1172 : Operation 5549 [1/6] (7.78ns)   --->   "%mul_i4_4 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5549 'dmul' 'mul_i4_4' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5550 [1/6] (7.78ns)   --->   "%mul_i4_5 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5550 'dmul' 'mul_i4_5' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5551 [2/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5551 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5552 [2/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5552 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5553 [3/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5553 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5554 [3/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5554 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5555 [4/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5555 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5556 [4/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5556 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5557 [5/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5557 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5558 [5/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5558 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5559 [6/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5559 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1172 : Operation 5560 [6/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5560 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1173 <SV = 416> <Delay = 7.78>
ST_1173 : Operation 5561 [1/1] (0.00ns)   --->   "%or_ln116_3 = or i12 %tmp_12, i12 4" [../CCode_backprop/backprop.c:116]   --->   Operation 5561 'or' 'or_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5562 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i12 %or_ln116_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5562 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5563 [1/1] (0.00ns)   --->   "%delta_weights2_addr_4 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_3" [../CCode_backprop/backprop.c:116]   --->   Operation 5563 'getelementptr' 'delta_weights2_addr_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5564 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_4, i12 %delta_weights2_addr_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5564 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1173 : Operation 5565 [1/1] (0.00ns)   --->   "%or_ln116_4 = or i12 %tmp_12, i12 5" [../CCode_backprop/backprop.c:116]   --->   Operation 5565 'or' 'or_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5566 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i12 %or_ln116_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5566 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5567 [1/1] (0.00ns)   --->   "%delta_weights2_addr_5 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_4" [../CCode_backprop/backprop.c:116]   --->   Operation 5567 'getelementptr' 'delta_weights2_addr_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1173 : Operation 5568 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_5, i12 %delta_weights2_addr_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5568 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1173 : Operation 5569 [1/6] (7.78ns)   --->   "%mul_i4_6 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5569 'dmul' 'mul_i4_6' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5570 [1/6] (7.78ns)   --->   "%mul_i4_7 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5570 'dmul' 'mul_i4_7' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5571 [2/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5571 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5572 [2/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5572 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5573 [3/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5573 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5574 [3/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5574 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5575 [4/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5575 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5576 [4/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5576 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5577 [5/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5577 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5578 [5/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5578 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5579 [6/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5579 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1173 : Operation 5580 [6/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5580 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1174 <SV = 417> <Delay = 7.78>
ST_1174 : Operation 5581 [1/1] (0.00ns)   --->   "%or_ln116_5 = or i12 %tmp_12, i12 6" [../CCode_backprop/backprop.c:116]   --->   Operation 5581 'or' 'or_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5582 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i12 %or_ln116_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5582 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5583 [1/1] (0.00ns)   --->   "%delta_weights2_addr_6 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_5" [../CCode_backprop/backprop.c:116]   --->   Operation 5583 'getelementptr' 'delta_weights2_addr_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5584 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_6, i12 %delta_weights2_addr_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5584 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1174 : Operation 5585 [1/1] (0.00ns)   --->   "%or_ln116_6 = or i12 %tmp_12, i12 7" [../CCode_backprop/backprop.c:116]   --->   Operation 5585 'or' 'or_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5586 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i12 %or_ln116_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5586 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5587 [1/1] (0.00ns)   --->   "%delta_weights2_addr_7 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_6" [../CCode_backprop/backprop.c:116]   --->   Operation 5587 'getelementptr' 'delta_weights2_addr_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1174 : Operation 5588 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_7, i12 %delta_weights2_addr_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5588 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1174 : Operation 5589 [1/6] (7.78ns)   --->   "%mul_i4_8 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5589 'dmul' 'mul_i4_8' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5590 [1/6] (7.78ns)   --->   "%mul_i4_9 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5590 'dmul' 'mul_i4_9' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5591 [2/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5591 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5592 [2/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5592 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5593 [3/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5593 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5594 [3/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5594 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5595 [4/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5595 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5596 [4/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5596 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5597 [5/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5597 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5598 [5/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5598 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5599 [6/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5599 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1174 : Operation 5600 [6/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5600 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1175 <SV = 418> <Delay = 7.78>
ST_1175 : Operation 5601 [1/1] (0.00ns)   --->   "%or_ln116_7 = or i12 %tmp_12, i12 8" [../CCode_backprop/backprop.c:116]   --->   Operation 5601 'or' 'or_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5602 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i12 %or_ln116_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5602 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5603 [1/1] (0.00ns)   --->   "%delta_weights2_addr_8 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_7" [../CCode_backprop/backprop.c:116]   --->   Operation 5603 'getelementptr' 'delta_weights2_addr_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5604 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_8, i12 %delta_weights2_addr_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5604 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1175 : Operation 5605 [1/1] (0.00ns)   --->   "%or_ln116_8 = or i12 %tmp_12, i12 9" [../CCode_backprop/backprop.c:116]   --->   Operation 5605 'or' 'or_ln116_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5606 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i12 %or_ln116_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5606 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5607 [1/1] (0.00ns)   --->   "%delta_weights2_addr_9 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_8" [../CCode_backprop/backprop.c:116]   --->   Operation 5607 'getelementptr' 'delta_weights2_addr_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1175 : Operation 5608 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_9, i12 %delta_weights2_addr_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5608 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1175 : Operation 5609 [1/6] (7.78ns)   --->   "%mul_i4_s = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5609 'dmul' 'mul_i4_s' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5610 [1/6] (7.78ns)   --->   "%mul_i4_10 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5610 'dmul' 'mul_i4_10' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5611 [2/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5611 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5612 [2/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5612 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5613 [3/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5613 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5614 [3/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5614 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5615 [4/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5615 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5616 [4/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5616 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5617 [5/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5617 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5618 [5/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5618 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5619 [6/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5619 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1175 : Operation 5620 [6/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5620 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1176 <SV = 419> <Delay = 7.78>
ST_1176 : Operation 5621 [1/1] (0.00ns)   --->   "%or_ln116_9 = or i12 %tmp_12, i12 10" [../CCode_backprop/backprop.c:116]   --->   Operation 5621 'or' 'or_ln116_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5622 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i12 %or_ln116_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5622 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5623 [1/1] (0.00ns)   --->   "%delta_weights2_addr_10 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_9" [../CCode_backprop/backprop.c:116]   --->   Operation 5623 'getelementptr' 'delta_weights2_addr_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5624 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_s, i12 %delta_weights2_addr_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5624 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1176 : Operation 5625 [1/1] (0.00ns)   --->   "%or_ln116_10 = or i12 %tmp_12, i12 11" [../CCode_backprop/backprop.c:116]   --->   Operation 5625 'or' 'or_ln116_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5626 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i12 %or_ln116_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5626 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5627 [1/1] (0.00ns)   --->   "%delta_weights2_addr_11 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_10" [../CCode_backprop/backprop.c:116]   --->   Operation 5627 'getelementptr' 'delta_weights2_addr_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1176 : Operation 5628 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_10, i12 %delta_weights2_addr_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5628 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1176 : Operation 5629 [1/6] (7.78ns)   --->   "%mul_i4_11 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5629 'dmul' 'mul_i4_11' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5630 [1/6] (7.78ns)   --->   "%mul_i4_12 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5630 'dmul' 'mul_i4_12' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5631 [2/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5631 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5632 [2/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5632 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5633 [3/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5633 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5634 [3/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5634 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5635 [4/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5635 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5636 [4/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5636 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5637 [5/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5637 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5638 [5/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5638 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5639 [6/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5639 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1176 : Operation 5640 [6/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5640 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1177 <SV = 420> <Delay = 7.78>
ST_1177 : Operation 5641 [1/1] (0.00ns)   --->   "%or_ln116_11 = or i12 %tmp_12, i12 12" [../CCode_backprop/backprop.c:116]   --->   Operation 5641 'or' 'or_ln116_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5642 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i12 %or_ln116_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5642 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5643 [1/1] (0.00ns)   --->   "%delta_weights2_addr_12 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_11" [../CCode_backprop/backprop.c:116]   --->   Operation 5643 'getelementptr' 'delta_weights2_addr_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5644 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_11, i12 %delta_weights2_addr_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5644 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1177 : Operation 5645 [1/1] (0.00ns)   --->   "%or_ln116_12 = or i12 %tmp_12, i12 13" [../CCode_backprop/backprop.c:116]   --->   Operation 5645 'or' 'or_ln116_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5646 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i12 %or_ln116_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5646 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5647 [1/1] (0.00ns)   --->   "%delta_weights2_addr_13 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_12" [../CCode_backprop/backprop.c:116]   --->   Operation 5647 'getelementptr' 'delta_weights2_addr_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1177 : Operation 5648 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_12, i12 %delta_weights2_addr_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5648 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1177 : Operation 5649 [1/6] (7.78ns)   --->   "%mul_i4_13 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5649 'dmul' 'mul_i4_13' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5650 [1/6] (7.78ns)   --->   "%mul_i4_14 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5650 'dmul' 'mul_i4_14' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5651 [2/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5651 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5652 [2/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5652 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5653 [3/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5653 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5654 [3/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5654 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5655 [4/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5655 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5656 [4/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5656 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5657 [5/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5657 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5658 [5/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5658 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5659 [6/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5659 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1177 : Operation 5660 [6/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5660 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1178 <SV = 421> <Delay = 7.78>
ST_1178 : Operation 5661 [1/1] (0.00ns)   --->   "%or_ln116_13 = or i12 %tmp_12, i12 14" [../CCode_backprop/backprop.c:116]   --->   Operation 5661 'or' 'or_ln116_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5662 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i12 %or_ln116_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5662 'zext' 'zext_ln116_13' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5663 [1/1] (0.00ns)   --->   "%delta_weights2_addr_14 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_13" [../CCode_backprop/backprop.c:116]   --->   Operation 5663 'getelementptr' 'delta_weights2_addr_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5664 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_13, i12 %delta_weights2_addr_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5664 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1178 : Operation 5665 [1/1] (0.00ns)   --->   "%or_ln116_14 = or i12 %tmp_12, i12 15" [../CCode_backprop/backprop.c:116]   --->   Operation 5665 'or' 'or_ln116_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5666 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i12 %or_ln116_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5666 'zext' 'zext_ln116_14' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5667 [1/1] (0.00ns)   --->   "%delta_weights2_addr_15 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_14" [../CCode_backprop/backprop.c:116]   --->   Operation 5667 'getelementptr' 'delta_weights2_addr_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1178 : Operation 5668 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_14, i12 %delta_weights2_addr_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5668 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1178 : Operation 5669 [1/6] (7.78ns)   --->   "%mul_i4_15 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5669 'dmul' 'mul_i4_15' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5670 [1/6] (7.78ns)   --->   "%mul_i4_16 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5670 'dmul' 'mul_i4_16' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5671 [2/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5671 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5672 [2/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5672 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5673 [3/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5673 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5674 [3/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5674 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5675 [4/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5675 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5676 [4/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5676 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5677 [5/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5677 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5678 [5/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5678 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5679 [6/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5679 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1178 : Operation 5680 [6/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5680 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1179 <SV = 422> <Delay = 7.78>
ST_1179 : Operation 5681 [1/1] (0.00ns)   --->   "%or_ln116_15 = or i12 %tmp_12, i12 16" [../CCode_backprop/backprop.c:116]   --->   Operation 5681 'or' 'or_ln116_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5682 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i12 %or_ln116_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5682 'zext' 'zext_ln116_15' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5683 [1/1] (0.00ns)   --->   "%delta_weights2_addr_16 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_15" [../CCode_backprop/backprop.c:116]   --->   Operation 5683 'getelementptr' 'delta_weights2_addr_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5684 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_15, i12 %delta_weights2_addr_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5684 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1179 : Operation 5685 [1/1] (0.00ns)   --->   "%or_ln116_16 = or i12 %tmp_12, i12 17" [../CCode_backprop/backprop.c:116]   --->   Operation 5685 'or' 'or_ln116_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5686 [1/1] (0.00ns)   --->   "%zext_ln116_16 = zext i12 %or_ln116_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5686 'zext' 'zext_ln116_16' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5687 [1/1] (0.00ns)   --->   "%delta_weights2_addr_17 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_16" [../CCode_backprop/backprop.c:116]   --->   Operation 5687 'getelementptr' 'delta_weights2_addr_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1179 : Operation 5688 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_16, i12 %delta_weights2_addr_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5688 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1179 : Operation 5689 [1/6] (7.78ns)   --->   "%mul_i4_17 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5689 'dmul' 'mul_i4_17' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5690 [1/6] (7.78ns)   --->   "%mul_i4_18 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5690 'dmul' 'mul_i4_18' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5691 [2/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5691 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5692 [2/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5692 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5693 [3/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5693 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5694 [3/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5694 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5695 [4/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5695 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5696 [4/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5696 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5697 [5/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5697 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5698 [5/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5698 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5699 [6/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5699 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1179 : Operation 5700 [6/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5700 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1180 <SV = 423> <Delay = 7.78>
ST_1180 : Operation 5701 [1/1] (0.00ns)   --->   "%or_ln116_17 = or i12 %tmp_12, i12 18" [../CCode_backprop/backprop.c:116]   --->   Operation 5701 'or' 'or_ln116_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5702 [1/1] (0.00ns)   --->   "%zext_ln116_17 = zext i12 %or_ln116_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5702 'zext' 'zext_ln116_17' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5703 [1/1] (0.00ns)   --->   "%delta_weights2_addr_18 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_17" [../CCode_backprop/backprop.c:116]   --->   Operation 5703 'getelementptr' 'delta_weights2_addr_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5704 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_17, i12 %delta_weights2_addr_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5704 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1180 : Operation 5705 [1/1] (0.00ns)   --->   "%or_ln116_18 = or i12 %tmp_12, i12 19" [../CCode_backprop/backprop.c:116]   --->   Operation 5705 'or' 'or_ln116_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5706 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i12 %or_ln116_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5706 'zext' 'zext_ln116_18' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5707 [1/1] (0.00ns)   --->   "%delta_weights2_addr_19 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_18" [../CCode_backprop/backprop.c:116]   --->   Operation 5707 'getelementptr' 'delta_weights2_addr_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1180 : Operation 5708 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_18, i12 %delta_weights2_addr_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5708 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1180 : Operation 5709 [1/6] (7.78ns)   --->   "%mul_i4_19 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5709 'dmul' 'mul_i4_19' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5710 [1/6] (7.78ns)   --->   "%mul_i4_20 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5710 'dmul' 'mul_i4_20' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5711 [2/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5711 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5712 [2/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5712 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5713 [3/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5713 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5714 [3/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5714 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5715 [4/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5715 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5716 [4/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5716 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5717 [5/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5717 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5718 [5/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5718 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5719 [6/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5719 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1180 : Operation 5720 [6/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5720 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1181 <SV = 424> <Delay = 7.78>
ST_1181 : Operation 5721 [1/1] (0.00ns)   --->   "%or_ln116_19 = or i12 %tmp_12, i12 20" [../CCode_backprop/backprop.c:116]   --->   Operation 5721 'or' 'or_ln116_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5722 [1/1] (0.00ns)   --->   "%zext_ln116_19 = zext i12 %or_ln116_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5722 'zext' 'zext_ln116_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5723 [1/1] (0.00ns)   --->   "%delta_weights2_addr_20 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_19" [../CCode_backprop/backprop.c:116]   --->   Operation 5723 'getelementptr' 'delta_weights2_addr_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5724 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_19, i12 %delta_weights2_addr_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5724 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1181 : Operation 5725 [1/1] (0.00ns)   --->   "%or_ln116_20 = or i12 %tmp_12, i12 21" [../CCode_backprop/backprop.c:116]   --->   Operation 5725 'or' 'or_ln116_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5726 [1/1] (0.00ns)   --->   "%zext_ln116_20 = zext i12 %or_ln116_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5726 'zext' 'zext_ln116_20' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5727 [1/1] (0.00ns)   --->   "%delta_weights2_addr_21 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_20" [../CCode_backprop/backprop.c:116]   --->   Operation 5727 'getelementptr' 'delta_weights2_addr_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1181 : Operation 5728 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_20, i12 %delta_weights2_addr_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5728 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1181 : Operation 5729 [1/6] (7.78ns)   --->   "%mul_i4_21 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5729 'dmul' 'mul_i4_21' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5730 [1/6] (7.78ns)   --->   "%mul_i4_22 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5730 'dmul' 'mul_i4_22' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5731 [2/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5731 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5732 [2/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5732 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5733 [3/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5733 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5734 [3/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5734 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5735 [4/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5735 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5736 [4/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5736 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5737 [5/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5737 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5738 [5/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5738 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5739 [6/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5739 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1181 : Operation 5740 [6/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5740 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1182 <SV = 425> <Delay = 7.78>
ST_1182 : Operation 5741 [1/1] (0.00ns)   --->   "%or_ln116_21 = or i12 %tmp_12, i12 22" [../CCode_backprop/backprop.c:116]   --->   Operation 5741 'or' 'or_ln116_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5742 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i12 %or_ln116_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5742 'zext' 'zext_ln116_21' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5743 [1/1] (0.00ns)   --->   "%delta_weights2_addr_22 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_21" [../CCode_backprop/backprop.c:116]   --->   Operation 5743 'getelementptr' 'delta_weights2_addr_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5744 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_21, i12 %delta_weights2_addr_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5744 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1182 : Operation 5745 [1/1] (0.00ns)   --->   "%or_ln116_22 = or i12 %tmp_12, i12 23" [../CCode_backprop/backprop.c:116]   --->   Operation 5745 'or' 'or_ln116_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5746 [1/1] (0.00ns)   --->   "%zext_ln116_22 = zext i12 %or_ln116_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5746 'zext' 'zext_ln116_22' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5747 [1/1] (0.00ns)   --->   "%delta_weights2_addr_23 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_22" [../CCode_backprop/backprop.c:116]   --->   Operation 5747 'getelementptr' 'delta_weights2_addr_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1182 : Operation 5748 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_22, i12 %delta_weights2_addr_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5748 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1182 : Operation 5749 [1/6] (7.78ns)   --->   "%mul_i4_23 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5749 'dmul' 'mul_i4_23' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5750 [1/6] (7.78ns)   --->   "%mul_i4_24 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5750 'dmul' 'mul_i4_24' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5751 [2/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5751 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5752 [2/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5752 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5753 [3/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5753 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5754 [3/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5754 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5755 [4/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5755 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5756 [4/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5756 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5757 [5/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5757 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5758 [5/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5758 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5759 [6/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5759 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1182 : Operation 5760 [6/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5760 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1183 <SV = 426> <Delay = 7.78>
ST_1183 : Operation 5761 [1/1] (0.00ns)   --->   "%or_ln116_23 = or i12 %tmp_12, i12 24" [../CCode_backprop/backprop.c:116]   --->   Operation 5761 'or' 'or_ln116_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5762 [1/1] (0.00ns)   --->   "%zext_ln116_23 = zext i12 %or_ln116_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5762 'zext' 'zext_ln116_23' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5763 [1/1] (0.00ns)   --->   "%delta_weights2_addr_24 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_23" [../CCode_backprop/backprop.c:116]   --->   Operation 5763 'getelementptr' 'delta_weights2_addr_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5764 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_23, i12 %delta_weights2_addr_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5764 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1183 : Operation 5765 [1/1] (0.00ns)   --->   "%or_ln116_24 = or i12 %tmp_12, i12 25" [../CCode_backprop/backprop.c:116]   --->   Operation 5765 'or' 'or_ln116_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5766 [1/1] (0.00ns)   --->   "%zext_ln116_24 = zext i12 %or_ln116_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5766 'zext' 'zext_ln116_24' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5767 [1/1] (0.00ns)   --->   "%delta_weights2_addr_25 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_24" [../CCode_backprop/backprop.c:116]   --->   Operation 5767 'getelementptr' 'delta_weights2_addr_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1183 : Operation 5768 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_24, i12 %delta_weights2_addr_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5768 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1183 : Operation 5769 [1/6] (7.78ns)   --->   "%mul_i4_25 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5769 'dmul' 'mul_i4_25' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5770 [1/6] (7.78ns)   --->   "%mul_i4_26 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5770 'dmul' 'mul_i4_26' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5771 [2/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5771 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5772 [2/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5772 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5773 [3/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5773 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5774 [3/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5774 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5775 [4/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5775 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5776 [4/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5776 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5777 [5/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5777 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5778 [5/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5778 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5779 [6/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5779 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1183 : Operation 5780 [6/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5780 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1184 <SV = 427> <Delay = 7.78>
ST_1184 : Operation 5781 [1/1] (0.00ns)   --->   "%or_ln116_25 = or i12 %tmp_12, i12 26" [../CCode_backprop/backprop.c:116]   --->   Operation 5781 'or' 'or_ln116_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5782 [1/1] (0.00ns)   --->   "%zext_ln116_25 = zext i12 %or_ln116_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5782 'zext' 'zext_ln116_25' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5783 [1/1] (0.00ns)   --->   "%delta_weights2_addr_26 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_25" [../CCode_backprop/backprop.c:116]   --->   Operation 5783 'getelementptr' 'delta_weights2_addr_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5784 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_25, i12 %delta_weights2_addr_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5784 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1184 : Operation 5785 [1/1] (0.00ns)   --->   "%or_ln116_26 = or i12 %tmp_12, i12 27" [../CCode_backprop/backprop.c:116]   --->   Operation 5785 'or' 'or_ln116_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5786 [1/1] (0.00ns)   --->   "%zext_ln116_26 = zext i12 %or_ln116_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5786 'zext' 'zext_ln116_26' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5787 [1/1] (0.00ns)   --->   "%delta_weights2_addr_27 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_26" [../CCode_backprop/backprop.c:116]   --->   Operation 5787 'getelementptr' 'delta_weights2_addr_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1184 : Operation 5788 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_26, i12 %delta_weights2_addr_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5788 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1184 : Operation 5789 [1/6] (7.78ns)   --->   "%mul_i4_27 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5789 'dmul' 'mul_i4_27' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5790 [1/6] (7.78ns)   --->   "%mul_i4_28 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5790 'dmul' 'mul_i4_28' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5791 [2/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5791 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5792 [2/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5792 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5793 [3/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5793 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5794 [3/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5794 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5795 [4/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5795 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5796 [4/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5796 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5797 [5/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5797 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5798 [5/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5798 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5799 [6/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5799 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1184 : Operation 5800 [6/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5800 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1185 <SV = 428> <Delay = 7.78>
ST_1185 : Operation 5801 [1/1] (0.00ns)   --->   "%or_ln116_27 = or i12 %tmp_12, i12 28" [../CCode_backprop/backprop.c:116]   --->   Operation 5801 'or' 'or_ln116_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5802 [1/1] (0.00ns)   --->   "%zext_ln116_27 = zext i12 %or_ln116_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5802 'zext' 'zext_ln116_27' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5803 [1/1] (0.00ns)   --->   "%delta_weights2_addr_28 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_27" [../CCode_backprop/backprop.c:116]   --->   Operation 5803 'getelementptr' 'delta_weights2_addr_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5804 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_27, i12 %delta_weights2_addr_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5804 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1185 : Operation 5805 [1/1] (0.00ns)   --->   "%or_ln116_28 = or i12 %tmp_12, i12 29" [../CCode_backprop/backprop.c:116]   --->   Operation 5805 'or' 'or_ln116_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5806 [1/1] (0.00ns)   --->   "%zext_ln116_28 = zext i12 %or_ln116_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5806 'zext' 'zext_ln116_28' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5807 [1/1] (0.00ns)   --->   "%delta_weights2_addr_29 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_28" [../CCode_backprop/backprop.c:116]   --->   Operation 5807 'getelementptr' 'delta_weights2_addr_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1185 : Operation 5808 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_28, i12 %delta_weights2_addr_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5808 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1185 : Operation 5809 [1/6] (7.78ns)   --->   "%mul_i4_29 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5809 'dmul' 'mul_i4_29' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5810 [1/6] (7.78ns)   --->   "%mul_i4_30 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5810 'dmul' 'mul_i4_30' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5811 [2/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5811 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5812 [2/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5812 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5813 [3/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5813 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5814 [3/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5814 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5815 [4/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5815 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5816 [4/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5816 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5817 [5/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5817 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5818 [5/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5818 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5819 [6/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5819 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1185 : Operation 5820 [6/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5820 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1186 <SV = 429> <Delay = 7.78>
ST_1186 : Operation 5821 [1/1] (0.00ns)   --->   "%or_ln116_29 = or i12 %tmp_12, i12 30" [../CCode_backprop/backprop.c:116]   --->   Operation 5821 'or' 'or_ln116_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5822 [1/1] (0.00ns)   --->   "%zext_ln116_29 = zext i12 %or_ln116_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5822 'zext' 'zext_ln116_29' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5823 [1/1] (0.00ns)   --->   "%delta_weights2_addr_30 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_29" [../CCode_backprop/backprop.c:116]   --->   Operation 5823 'getelementptr' 'delta_weights2_addr_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5824 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_29, i12 %delta_weights2_addr_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5824 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1186 : Operation 5825 [1/1] (0.00ns)   --->   "%or_ln116_30 = or i12 %tmp_12, i12 31" [../CCode_backprop/backprop.c:116]   --->   Operation 5825 'or' 'or_ln116_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5826 [1/1] (0.00ns)   --->   "%zext_ln116_30 = zext i12 %or_ln116_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5826 'zext' 'zext_ln116_30' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5827 [1/1] (0.00ns)   --->   "%delta_weights2_addr_31 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_30" [../CCode_backprop/backprop.c:116]   --->   Operation 5827 'getelementptr' 'delta_weights2_addr_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1186 : Operation 5828 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_30, i12 %delta_weights2_addr_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5828 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1186 : Operation 5829 [1/6] (7.78ns)   --->   "%mul_i4_31 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5829 'dmul' 'mul_i4_31' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5830 [1/6] (7.78ns)   --->   "%mul_i4_32 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5830 'dmul' 'mul_i4_32' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5831 [2/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5831 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5832 [2/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5832 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5833 [3/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5833 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5834 [3/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5834 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5835 [4/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5835 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5836 [4/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5836 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5837 [5/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5837 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5838 [5/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5838 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5839 [6/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5839 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1186 : Operation 5840 [6/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5840 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1187 <SV = 430> <Delay = 7.78>
ST_1187 : Operation 5841 [1/1] (0.00ns)   --->   "%or_ln116_31 = or i12 %tmp_12, i12 32" [../CCode_backprop/backprop.c:116]   --->   Operation 5841 'or' 'or_ln116_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5842 [1/1] (0.00ns)   --->   "%zext_ln116_31 = zext i12 %or_ln116_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5842 'zext' 'zext_ln116_31' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5843 [1/1] (0.00ns)   --->   "%delta_weights2_addr_32 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_31" [../CCode_backprop/backprop.c:116]   --->   Operation 5843 'getelementptr' 'delta_weights2_addr_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5844 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_31, i12 %delta_weights2_addr_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5844 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1187 : Operation 5845 [1/1] (0.00ns)   --->   "%or_ln116_32 = or i12 %tmp_12, i12 33" [../CCode_backprop/backprop.c:116]   --->   Operation 5845 'or' 'or_ln116_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5846 [1/1] (0.00ns)   --->   "%zext_ln116_32 = zext i12 %or_ln116_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5846 'zext' 'zext_ln116_32' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5847 [1/1] (0.00ns)   --->   "%delta_weights2_addr_33 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_32" [../CCode_backprop/backprop.c:116]   --->   Operation 5847 'getelementptr' 'delta_weights2_addr_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1187 : Operation 5848 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_32, i12 %delta_weights2_addr_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5848 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1187 : Operation 5849 [1/6] (7.78ns)   --->   "%mul_i4_33 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5849 'dmul' 'mul_i4_33' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5850 [1/6] (7.78ns)   --->   "%mul_i4_34 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5850 'dmul' 'mul_i4_34' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5851 [2/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5851 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5852 [2/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5852 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5853 [3/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5853 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5854 [3/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5854 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5855 [4/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5855 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5856 [4/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5856 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5857 [5/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5857 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5858 [5/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5858 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5859 [6/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5859 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1187 : Operation 5860 [6/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5860 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1188 <SV = 431> <Delay = 7.78>
ST_1188 : Operation 5861 [1/1] (0.00ns)   --->   "%or_ln116_33 = or i12 %tmp_12, i12 34" [../CCode_backprop/backprop.c:116]   --->   Operation 5861 'or' 'or_ln116_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5862 [1/1] (0.00ns)   --->   "%zext_ln116_33 = zext i12 %or_ln116_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5862 'zext' 'zext_ln116_33' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5863 [1/1] (0.00ns)   --->   "%delta_weights2_addr_34 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_33" [../CCode_backprop/backprop.c:116]   --->   Operation 5863 'getelementptr' 'delta_weights2_addr_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5864 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_33, i12 %delta_weights2_addr_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5864 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1188 : Operation 5865 [1/1] (0.00ns)   --->   "%or_ln116_34 = or i12 %tmp_12, i12 35" [../CCode_backprop/backprop.c:116]   --->   Operation 5865 'or' 'or_ln116_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5866 [1/1] (0.00ns)   --->   "%zext_ln116_34 = zext i12 %or_ln116_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5866 'zext' 'zext_ln116_34' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5867 [1/1] (0.00ns)   --->   "%delta_weights2_addr_35 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_34" [../CCode_backprop/backprop.c:116]   --->   Operation 5867 'getelementptr' 'delta_weights2_addr_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1188 : Operation 5868 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_34, i12 %delta_weights2_addr_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5868 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1188 : Operation 5869 [1/6] (7.78ns)   --->   "%mul_i4_35 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5869 'dmul' 'mul_i4_35' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5870 [1/6] (7.78ns)   --->   "%mul_i4_36 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5870 'dmul' 'mul_i4_36' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5871 [2/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5871 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5872 [2/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5872 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5873 [3/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5873 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5874 [3/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5874 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5875 [4/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5875 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5876 [4/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5876 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5877 [5/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5877 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5878 [5/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5878 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5879 [6/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5879 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1188 : Operation 5880 [6/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5880 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1189 <SV = 432> <Delay = 7.78>
ST_1189 : Operation 5881 [1/1] (0.00ns)   --->   "%or_ln116_35 = or i12 %tmp_12, i12 36" [../CCode_backprop/backprop.c:116]   --->   Operation 5881 'or' 'or_ln116_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5882 [1/1] (0.00ns)   --->   "%zext_ln116_35 = zext i12 %or_ln116_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5882 'zext' 'zext_ln116_35' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5883 [1/1] (0.00ns)   --->   "%delta_weights2_addr_36 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_35" [../CCode_backprop/backprop.c:116]   --->   Operation 5883 'getelementptr' 'delta_weights2_addr_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5884 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_35, i12 %delta_weights2_addr_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5884 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1189 : Operation 5885 [1/1] (0.00ns)   --->   "%or_ln116_36 = or i12 %tmp_12, i12 37" [../CCode_backprop/backprop.c:116]   --->   Operation 5885 'or' 'or_ln116_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5886 [1/1] (0.00ns)   --->   "%zext_ln116_36 = zext i12 %or_ln116_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5886 'zext' 'zext_ln116_36' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5887 [1/1] (0.00ns)   --->   "%delta_weights2_addr_37 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_36" [../CCode_backprop/backprop.c:116]   --->   Operation 5887 'getelementptr' 'delta_weights2_addr_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1189 : Operation 5888 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_36, i12 %delta_weights2_addr_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5888 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1189 : Operation 5889 [1/6] (7.78ns)   --->   "%mul_i4_37 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5889 'dmul' 'mul_i4_37' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5890 [1/6] (7.78ns)   --->   "%mul_i4_38 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5890 'dmul' 'mul_i4_38' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5891 [2/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5891 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5892 [2/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5892 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5893 [3/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5893 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5894 [3/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5894 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5895 [4/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5895 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5896 [4/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5896 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5897 [5/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5897 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5898 [5/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5898 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5899 [6/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5899 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1189 : Operation 5900 [6/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5900 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1190 <SV = 433> <Delay = 7.78>
ST_1190 : Operation 5901 [1/1] (0.00ns)   --->   "%or_ln116_37 = or i12 %tmp_12, i12 38" [../CCode_backprop/backprop.c:116]   --->   Operation 5901 'or' 'or_ln116_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5902 [1/1] (0.00ns)   --->   "%zext_ln116_37 = zext i12 %or_ln116_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5902 'zext' 'zext_ln116_37' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5903 [1/1] (0.00ns)   --->   "%delta_weights2_addr_38 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_37" [../CCode_backprop/backprop.c:116]   --->   Operation 5903 'getelementptr' 'delta_weights2_addr_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5904 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_37, i12 %delta_weights2_addr_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5904 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1190 : Operation 5905 [1/1] (0.00ns)   --->   "%or_ln116_38 = or i12 %tmp_12, i12 39" [../CCode_backprop/backprop.c:116]   --->   Operation 5905 'or' 'or_ln116_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5906 [1/1] (0.00ns)   --->   "%zext_ln116_38 = zext i12 %or_ln116_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5906 'zext' 'zext_ln116_38' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5907 [1/1] (0.00ns)   --->   "%delta_weights2_addr_39 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_38" [../CCode_backprop/backprop.c:116]   --->   Operation 5907 'getelementptr' 'delta_weights2_addr_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1190 : Operation 5908 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_38, i12 %delta_weights2_addr_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5908 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1190 : Operation 5909 [1/6] (7.78ns)   --->   "%mul_i4_39 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5909 'dmul' 'mul_i4_39' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5910 [1/6] (7.78ns)   --->   "%mul_i4_40 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5910 'dmul' 'mul_i4_40' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5911 [2/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5911 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5912 [2/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5912 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5913 [3/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5913 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5914 [3/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5914 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5915 [4/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5915 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5916 [4/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5916 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5917 [5/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5917 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5918 [5/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5918 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5919 [6/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5919 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1190 : Operation 5920 [6/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5920 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1191 <SV = 434> <Delay = 7.78>
ST_1191 : Operation 5921 [1/1] (0.00ns)   --->   "%or_ln116_39 = or i12 %tmp_12, i12 40" [../CCode_backprop/backprop.c:116]   --->   Operation 5921 'or' 'or_ln116_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5922 [1/1] (0.00ns)   --->   "%zext_ln116_39 = zext i12 %or_ln116_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5922 'zext' 'zext_ln116_39' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5923 [1/1] (0.00ns)   --->   "%delta_weights2_addr_40 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_39" [../CCode_backprop/backprop.c:116]   --->   Operation 5923 'getelementptr' 'delta_weights2_addr_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5924 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_39, i12 %delta_weights2_addr_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5924 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1191 : Operation 5925 [1/1] (0.00ns)   --->   "%or_ln116_40 = or i12 %tmp_12, i12 41" [../CCode_backprop/backprop.c:116]   --->   Operation 5925 'or' 'or_ln116_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5926 [1/1] (0.00ns)   --->   "%zext_ln116_40 = zext i12 %or_ln116_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5926 'zext' 'zext_ln116_40' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5927 [1/1] (0.00ns)   --->   "%delta_weights2_addr_41 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_40" [../CCode_backprop/backprop.c:116]   --->   Operation 5927 'getelementptr' 'delta_weights2_addr_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1191 : Operation 5928 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_40, i12 %delta_weights2_addr_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5928 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1191 : Operation 5929 [1/6] (7.78ns)   --->   "%mul_i4_41 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5929 'dmul' 'mul_i4_41' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5930 [1/6] (7.78ns)   --->   "%mul_i4_42 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5930 'dmul' 'mul_i4_42' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5931 [2/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5931 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5932 [2/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5932 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5933 [3/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5933 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5934 [3/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5934 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5935 [4/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5935 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5936 [4/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5936 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5937 [5/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5937 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5938 [5/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5938 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5939 [6/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5939 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1191 : Operation 5940 [6/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5940 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1192 <SV = 435> <Delay = 7.78>
ST_1192 : Operation 5941 [1/1] (0.00ns)   --->   "%or_ln116_41 = or i12 %tmp_12, i12 42" [../CCode_backprop/backprop.c:116]   --->   Operation 5941 'or' 'or_ln116_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5942 [1/1] (0.00ns)   --->   "%zext_ln116_41 = zext i12 %or_ln116_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5942 'zext' 'zext_ln116_41' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5943 [1/1] (0.00ns)   --->   "%delta_weights2_addr_42 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_41" [../CCode_backprop/backprop.c:116]   --->   Operation 5943 'getelementptr' 'delta_weights2_addr_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5944 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_41, i12 %delta_weights2_addr_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5944 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1192 : Operation 5945 [1/1] (0.00ns)   --->   "%or_ln116_42 = or i12 %tmp_12, i12 43" [../CCode_backprop/backprop.c:116]   --->   Operation 5945 'or' 'or_ln116_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5946 [1/1] (0.00ns)   --->   "%zext_ln116_42 = zext i12 %or_ln116_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5946 'zext' 'zext_ln116_42' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5947 [1/1] (0.00ns)   --->   "%delta_weights2_addr_43 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_42" [../CCode_backprop/backprop.c:116]   --->   Operation 5947 'getelementptr' 'delta_weights2_addr_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1192 : Operation 5948 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_42, i12 %delta_weights2_addr_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5948 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1192 : Operation 5949 [1/6] (7.78ns)   --->   "%mul_i4_43 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5949 'dmul' 'mul_i4_43' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5950 [1/6] (7.78ns)   --->   "%mul_i4_44 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5950 'dmul' 'mul_i4_44' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5951 [2/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5951 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5952 [2/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5952 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5953 [3/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5953 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5954 [3/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5954 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5955 [4/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5955 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5956 [4/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5956 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5957 [5/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5957 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5958 [5/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5958 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5959 [6/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 5959 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1192 : Operation 5960 [6/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 5960 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1193 <SV = 436> <Delay = 7.78>
ST_1193 : Operation 5961 [1/1] (0.00ns)   --->   "%or_ln116_43 = or i12 %tmp_12, i12 44" [../CCode_backprop/backprop.c:116]   --->   Operation 5961 'or' 'or_ln116_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5962 [1/1] (0.00ns)   --->   "%zext_ln116_43 = zext i12 %or_ln116_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5962 'zext' 'zext_ln116_43' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5963 [1/1] (0.00ns)   --->   "%delta_weights2_addr_44 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_43" [../CCode_backprop/backprop.c:116]   --->   Operation 5963 'getelementptr' 'delta_weights2_addr_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5964 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_43, i12 %delta_weights2_addr_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5964 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1193 : Operation 5965 [1/1] (0.00ns)   --->   "%or_ln116_44 = or i12 %tmp_12, i12 45" [../CCode_backprop/backprop.c:116]   --->   Operation 5965 'or' 'or_ln116_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5966 [1/1] (0.00ns)   --->   "%zext_ln116_44 = zext i12 %or_ln116_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5966 'zext' 'zext_ln116_44' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5967 [1/1] (0.00ns)   --->   "%delta_weights2_addr_45 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_44" [../CCode_backprop/backprop.c:116]   --->   Operation 5967 'getelementptr' 'delta_weights2_addr_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1193 : Operation 5968 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_44, i12 %delta_weights2_addr_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5968 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1193 : Operation 5969 [1/6] (7.78ns)   --->   "%mul_i4_45 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5969 'dmul' 'mul_i4_45' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5970 [1/6] (7.78ns)   --->   "%mul_i4_46 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5970 'dmul' 'mul_i4_46' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5971 [2/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5971 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5972 [2/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5972 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5973 [3/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5973 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5974 [3/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5974 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5975 [4/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5975 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5976 [4/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5976 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5977 [5/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 5977 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5978 [5/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 5978 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5979 [6/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 5979 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1193 : Operation 5980 [6/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 5980 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1194 <SV = 437> <Delay = 7.78>
ST_1194 : Operation 5981 [1/1] (0.00ns)   --->   "%or_ln116_45 = or i12 %tmp_12, i12 46" [../CCode_backprop/backprop.c:116]   --->   Operation 5981 'or' 'or_ln116_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5982 [1/1] (0.00ns)   --->   "%zext_ln116_45 = zext i12 %or_ln116_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5982 'zext' 'zext_ln116_45' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5983 [1/1] (0.00ns)   --->   "%delta_weights2_addr_46 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_45" [../CCode_backprop/backprop.c:116]   --->   Operation 5983 'getelementptr' 'delta_weights2_addr_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5984 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_45, i12 %delta_weights2_addr_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5984 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1194 : Operation 5985 [1/1] (0.00ns)   --->   "%or_ln116_46 = or i12 %tmp_12, i12 47" [../CCode_backprop/backprop.c:116]   --->   Operation 5985 'or' 'or_ln116_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5986 [1/1] (0.00ns)   --->   "%zext_ln116_46 = zext i12 %or_ln116_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5986 'zext' 'zext_ln116_46' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5987 [1/1] (0.00ns)   --->   "%delta_weights2_addr_47 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_46" [../CCode_backprop/backprop.c:116]   --->   Operation 5987 'getelementptr' 'delta_weights2_addr_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1194 : Operation 5988 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_46, i12 %delta_weights2_addr_47" [../CCode_backprop/backprop.c:116]   --->   Operation 5988 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1194 : Operation 5989 [1/6] (7.78ns)   --->   "%mul_i4_47 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_48" [../CCode_backprop/backprop.c:116]   --->   Operation 5989 'dmul' 'mul_i4_47' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5990 [1/6] (7.78ns)   --->   "%mul_i4_48 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_49" [../CCode_backprop/backprop.c:116]   --->   Operation 5990 'dmul' 'mul_i4_48' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5991 [2/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 5991 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5992 [2/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 5992 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5993 [3/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 5993 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5994 [3/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 5994 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5995 [4/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 5995 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5996 [4/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 5996 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5997 [5/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 5997 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5998 [5/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 5998 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 5999 [6/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 5999 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1194 : Operation 6000 [6/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6000 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1195 <SV = 438> <Delay = 7.78>
ST_1195 : Operation 6001 [1/1] (0.00ns)   --->   "%or_ln116_47 = or i12 %tmp_12, i12 48" [../CCode_backprop/backprop.c:116]   --->   Operation 6001 'or' 'or_ln116_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6002 [1/1] (0.00ns)   --->   "%zext_ln116_47 = zext i12 %or_ln116_47" [../CCode_backprop/backprop.c:116]   --->   Operation 6002 'zext' 'zext_ln116_47' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6003 [1/1] (0.00ns)   --->   "%delta_weights2_addr_48 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_47" [../CCode_backprop/backprop.c:116]   --->   Operation 6003 'getelementptr' 'delta_weights2_addr_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6004 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_47, i12 %delta_weights2_addr_48" [../CCode_backprop/backprop.c:116]   --->   Operation 6004 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1195 : Operation 6005 [1/1] (0.00ns)   --->   "%or_ln116_48 = or i12 %tmp_12, i12 49" [../CCode_backprop/backprop.c:116]   --->   Operation 6005 'or' 'or_ln116_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6006 [1/1] (0.00ns)   --->   "%zext_ln116_48 = zext i12 %or_ln116_48" [../CCode_backprop/backprop.c:116]   --->   Operation 6006 'zext' 'zext_ln116_48' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6007 [1/1] (0.00ns)   --->   "%delta_weights2_addr_49 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_48" [../CCode_backprop/backprop.c:116]   --->   Operation 6007 'getelementptr' 'delta_weights2_addr_49' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1195 : Operation 6008 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_48, i12 %delta_weights2_addr_49" [../CCode_backprop/backprop.c:116]   --->   Operation 6008 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1195 : Operation 6009 [1/6] (7.78ns)   --->   "%mul_i4_49 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_50" [../CCode_backprop/backprop.c:116]   --->   Operation 6009 'dmul' 'mul_i4_49' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6010 [1/6] (7.78ns)   --->   "%mul_i4_50 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_51" [../CCode_backprop/backprop.c:116]   --->   Operation 6010 'dmul' 'mul_i4_50' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6011 [2/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 6011 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6012 [2/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 6012 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6013 [3/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6013 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6014 [3/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6014 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6015 [4/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6015 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6016 [4/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6016 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6017 [5/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6017 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6018 [5/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6018 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6019 [6/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6019 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1195 : Operation 6020 [6/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6020 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1196 <SV = 439> <Delay = 7.78>
ST_1196 : Operation 6021 [1/1] (0.00ns)   --->   "%or_ln116_49 = or i12 %tmp_12, i12 50" [../CCode_backprop/backprop.c:116]   --->   Operation 6021 'or' 'or_ln116_49' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6022 [1/1] (0.00ns)   --->   "%zext_ln116_49 = zext i12 %or_ln116_49" [../CCode_backprop/backprop.c:116]   --->   Operation 6022 'zext' 'zext_ln116_49' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6023 [1/1] (0.00ns)   --->   "%delta_weights2_addr_50 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_49" [../CCode_backprop/backprop.c:116]   --->   Operation 6023 'getelementptr' 'delta_weights2_addr_50' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6024 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_49, i12 %delta_weights2_addr_50" [../CCode_backprop/backprop.c:116]   --->   Operation 6024 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1196 : Operation 6025 [1/1] (0.00ns)   --->   "%or_ln116_50 = or i12 %tmp_12, i12 51" [../CCode_backprop/backprop.c:116]   --->   Operation 6025 'or' 'or_ln116_50' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6026 [1/1] (0.00ns)   --->   "%zext_ln116_50 = zext i12 %or_ln116_50" [../CCode_backprop/backprop.c:116]   --->   Operation 6026 'zext' 'zext_ln116_50' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6027 [1/1] (0.00ns)   --->   "%delta_weights2_addr_51 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_50" [../CCode_backprop/backprop.c:116]   --->   Operation 6027 'getelementptr' 'delta_weights2_addr_51' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1196 : Operation 6028 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_50, i12 %delta_weights2_addr_51" [../CCode_backprop/backprop.c:116]   --->   Operation 6028 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1196 : Operation 6029 [1/6] (7.78ns)   --->   "%mul_i4_51 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_52" [../CCode_backprop/backprop.c:116]   --->   Operation 6029 'dmul' 'mul_i4_51' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6030 [1/6] (7.78ns)   --->   "%mul_i4_52 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_53" [../CCode_backprop/backprop.c:116]   --->   Operation 6030 'dmul' 'mul_i4_52' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6031 [2/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6031 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6032 [2/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6032 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6033 [3/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6033 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6034 [3/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6034 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6035 [4/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6035 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6036 [4/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6036 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6037 [5/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6037 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6038 [5/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6038 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6039 [6/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6039 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1196 : Operation 6040 [6/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6040 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1197 <SV = 440> <Delay = 7.78>
ST_1197 : Operation 6041 [1/1] (0.00ns)   --->   "%or_ln116_51 = or i12 %tmp_12, i12 52" [../CCode_backprop/backprop.c:116]   --->   Operation 6041 'or' 'or_ln116_51' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6042 [1/1] (0.00ns)   --->   "%zext_ln116_51 = zext i12 %or_ln116_51" [../CCode_backprop/backprop.c:116]   --->   Operation 6042 'zext' 'zext_ln116_51' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6043 [1/1] (0.00ns)   --->   "%delta_weights2_addr_52 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_51" [../CCode_backprop/backprop.c:116]   --->   Operation 6043 'getelementptr' 'delta_weights2_addr_52' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6044 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_51, i12 %delta_weights2_addr_52" [../CCode_backprop/backprop.c:116]   --->   Operation 6044 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1197 : Operation 6045 [1/1] (0.00ns)   --->   "%or_ln116_52 = or i12 %tmp_12, i12 53" [../CCode_backprop/backprop.c:116]   --->   Operation 6045 'or' 'or_ln116_52' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6046 [1/1] (0.00ns)   --->   "%zext_ln116_52 = zext i12 %or_ln116_52" [../CCode_backprop/backprop.c:116]   --->   Operation 6046 'zext' 'zext_ln116_52' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6047 [1/1] (0.00ns)   --->   "%delta_weights2_addr_53 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_52" [../CCode_backprop/backprop.c:116]   --->   Operation 6047 'getelementptr' 'delta_weights2_addr_53' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1197 : Operation 6048 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_52, i12 %delta_weights2_addr_53" [../CCode_backprop/backprop.c:116]   --->   Operation 6048 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1197 : Operation 6049 [1/6] (7.78ns)   --->   "%mul_i4_53 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6049 'dmul' 'mul_i4_53' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6050 [1/6] (7.78ns)   --->   "%mul_i4_54 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6050 'dmul' 'mul_i4_54' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6051 [2/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6051 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6052 [2/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6052 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6053 [3/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6053 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6054 [3/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6054 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6055 [4/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6055 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6056 [4/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6056 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6057 [5/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6057 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1197 : Operation 6058 [5/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6058 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1198 <SV = 441> <Delay = 7.78>
ST_1198 : Operation 6059 [1/1] (0.00ns)   --->   "%or_ln116_53 = or i12 %tmp_12, i12 54" [../CCode_backprop/backprop.c:116]   --->   Operation 6059 'or' 'or_ln116_53' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6060 [1/1] (0.00ns)   --->   "%zext_ln116_53 = zext i12 %or_ln116_53" [../CCode_backprop/backprop.c:116]   --->   Operation 6060 'zext' 'zext_ln116_53' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6061 [1/1] (0.00ns)   --->   "%delta_weights2_addr_54 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_53" [../CCode_backprop/backprop.c:116]   --->   Operation 6061 'getelementptr' 'delta_weights2_addr_54' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6062 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_53, i12 %delta_weights2_addr_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6062 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1198 : Operation 6063 [1/1] (0.00ns)   --->   "%or_ln116_54 = or i12 %tmp_12, i12 55" [../CCode_backprop/backprop.c:116]   --->   Operation 6063 'or' 'or_ln116_54' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6064 [1/1] (0.00ns)   --->   "%zext_ln116_54 = zext i12 %or_ln116_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6064 'zext' 'zext_ln116_54' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6065 [1/1] (0.00ns)   --->   "%delta_weights2_addr_55 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_54" [../CCode_backprop/backprop.c:116]   --->   Operation 6065 'getelementptr' 'delta_weights2_addr_55' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1198 : Operation 6066 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_54, i12 %delta_weights2_addr_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6066 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1198 : Operation 6067 [1/6] (7.78ns)   --->   "%mul_i4_55 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6067 'dmul' 'mul_i4_55' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6068 [1/6] (7.78ns)   --->   "%mul_i4_56 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6068 'dmul' 'mul_i4_56' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6069 [2/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6069 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6070 [2/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6070 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6071 [3/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6071 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6072 [3/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6072 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6073 [4/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6073 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1198 : Operation 6074 [4/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6074 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1199 <SV = 442> <Delay = 7.78>
ST_1199 : Operation 6075 [1/1] (0.00ns)   --->   "%or_ln116_55 = or i12 %tmp_12, i12 56" [../CCode_backprop/backprop.c:116]   --->   Operation 6075 'or' 'or_ln116_55' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6076 [1/1] (0.00ns)   --->   "%zext_ln116_55 = zext i12 %or_ln116_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6076 'zext' 'zext_ln116_55' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6077 [1/1] (0.00ns)   --->   "%delta_weights2_addr_56 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_55" [../CCode_backprop/backprop.c:116]   --->   Operation 6077 'getelementptr' 'delta_weights2_addr_56' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6078 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_55, i12 %delta_weights2_addr_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6078 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1199 : Operation 6079 [1/1] (0.00ns)   --->   "%or_ln116_56 = or i12 %tmp_12, i12 57" [../CCode_backprop/backprop.c:116]   --->   Operation 6079 'or' 'or_ln116_56' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6080 [1/1] (0.00ns)   --->   "%zext_ln116_56 = zext i12 %or_ln116_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6080 'zext' 'zext_ln116_56' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6081 [1/1] (0.00ns)   --->   "%delta_weights2_addr_57 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_56" [../CCode_backprop/backprop.c:116]   --->   Operation 6081 'getelementptr' 'delta_weights2_addr_57' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1199 : Operation 6082 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_56, i12 %delta_weights2_addr_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6082 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1199 : Operation 6083 [1/6] (7.78ns)   --->   "%mul_i4_57 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6083 'dmul' 'mul_i4_57' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6084 [1/6] (7.78ns)   --->   "%mul_i4_58 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6084 'dmul' 'mul_i4_58' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6085 [2/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6085 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6086 [2/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6086 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6087 [3/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6087 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1199 : Operation 6088 [3/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6088 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1200 <SV = 443> <Delay = 7.78>
ST_1200 : Operation 6089 [1/1] (0.00ns)   --->   "%or_ln116_57 = or i12 %tmp_12, i12 58" [../CCode_backprop/backprop.c:116]   --->   Operation 6089 'or' 'or_ln116_57' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6090 [1/1] (0.00ns)   --->   "%zext_ln116_57 = zext i12 %or_ln116_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6090 'zext' 'zext_ln116_57' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6091 [1/1] (0.00ns)   --->   "%delta_weights2_addr_58 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_57" [../CCode_backprop/backprop.c:116]   --->   Operation 6091 'getelementptr' 'delta_weights2_addr_58' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6092 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_57, i12 %delta_weights2_addr_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6092 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1200 : Operation 6093 [1/1] (0.00ns)   --->   "%or_ln116_58 = or i12 %tmp_12, i12 59" [../CCode_backprop/backprop.c:116]   --->   Operation 6093 'or' 'or_ln116_58' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6094 [1/1] (0.00ns)   --->   "%zext_ln116_58 = zext i12 %or_ln116_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6094 'zext' 'zext_ln116_58' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6095 [1/1] (0.00ns)   --->   "%delta_weights2_addr_59 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_58" [../CCode_backprop/backprop.c:116]   --->   Operation 6095 'getelementptr' 'delta_weights2_addr_59' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1200 : Operation 6096 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_58, i12 %delta_weights2_addr_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6096 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1200 : Operation 6097 [1/6] (7.78ns)   --->   "%mul_i4_59 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6097 'dmul' 'mul_i4_59' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1200 : Operation 6098 [1/6] (7.78ns)   --->   "%mul_i4_60 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6098 'dmul' 'mul_i4_60' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1200 : Operation 6099 [2/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6099 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1200 : Operation 6100 [2/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6100 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1201 <SV = 444> <Delay = 7.78>
ST_1201 : Operation 6101 [1/1] (0.00ns)   --->   "%or_ln116_59 = or i12 %tmp_12, i12 60" [../CCode_backprop/backprop.c:116]   --->   Operation 6101 'or' 'or_ln116_59' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6102 [1/1] (0.00ns)   --->   "%zext_ln116_59 = zext i12 %or_ln116_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6102 'zext' 'zext_ln116_59' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6103 [1/1] (0.00ns)   --->   "%delta_weights2_addr_60 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_59" [../CCode_backprop/backprop.c:116]   --->   Operation 6103 'getelementptr' 'delta_weights2_addr_60' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6104 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_59, i12 %delta_weights2_addr_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6104 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1201 : Operation 6105 [1/1] (0.00ns)   --->   "%or_ln116_60 = or i12 %tmp_12, i12 61" [../CCode_backprop/backprop.c:116]   --->   Operation 6105 'or' 'or_ln116_60' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6106 [1/1] (0.00ns)   --->   "%zext_ln116_60 = zext i12 %or_ln116_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6106 'zext' 'zext_ln116_60' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6107 [1/1] (0.00ns)   --->   "%delta_weights2_addr_61 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_60" [../CCode_backprop/backprop.c:116]   --->   Operation 6107 'getelementptr' 'delta_weights2_addr_61' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1201 : Operation 6108 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_60, i12 %delta_weights2_addr_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6108 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1201 : Operation 6109 [1/6] (7.78ns)   --->   "%mul_i4_61 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6109 'dmul' 'mul_i4_61' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1201 : Operation 6110 [1/6] (7.78ns)   --->   "%mul_i4_62 = dmul i64 %activations1_load_66, i64 %oracle_activations2_load_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6110 'dmul' 'mul_i4_62' <Predicate = (!icmp_ln114)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1202 <SV = 445> <Delay = 3.25>
ST_1202 : Operation 6111 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../CCode_backprop/backprop.c:113]   --->   Operation 6111 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6112 [1/1] (0.00ns)   --->   "%or_ln116_61 = or i12 %tmp_12, i12 62" [../CCode_backprop/backprop.c:116]   --->   Operation 6112 'or' 'or_ln116_61' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6113 [1/1] (0.00ns)   --->   "%zext_ln116_61 = zext i12 %or_ln116_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6113 'zext' 'zext_ln116_61' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6114 [1/1] (0.00ns)   --->   "%delta_weights2_addr_62 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_61" [../CCode_backprop/backprop.c:116]   --->   Operation 6114 'getelementptr' 'delta_weights2_addr_62' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6115 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_61, i12 %delta_weights2_addr_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6115 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1202 : Operation 6116 [1/1] (0.00ns)   --->   "%or_ln116_62 = or i12 %tmp_12, i12 63" [../CCode_backprop/backprop.c:116]   --->   Operation 6116 'or' 'or_ln116_62' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6117 [1/1] (0.00ns)   --->   "%zext_ln116_62 = zext i12 %or_ln116_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6117 'zext' 'zext_ln116_62' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6118 [1/1] (0.00ns)   --->   "%delta_weights2_addr_63 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_62" [../CCode_backprop/backprop.c:116]   --->   Operation 6118 'getelementptr' 'delta_weights2_addr_63' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1202 : Operation 6119 [1/1] (3.25ns)   --->   "%store_ln116 = store i64 %mul_i4_62, i12 %delta_weights2_addr_63" [../CCode_backprop/backprop.c:116]   --->   Operation 6119 'store' 'store_ln116' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1202 : Operation 6120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %get_oracle_activations2.exit"   --->   Operation 6120 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 1203 <SV = 407> <Delay = 1.58>
ST_1203 : Operation 6121 [1/1] (1.58ns)   --->   "%br_ln0 = br void %get_delta_matrix_weights2.exit"   --->   Operation 6121 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1204 <SV = 408> <Delay = 3.25>
ST_1204 : Operation 6122 [1/1] (0.00ns)   --->   "%i_25 = phi i7 %add_ln126, void %.split46, i7 0, void %get_delta_matrix_weights2.exit.preheader" [../CCode_backprop/backprop.c:126]   --->   Operation 6122 'phi' 'i_25' <Predicate = true> <Delay = 0.00>
ST_1204 : Operation 6123 [1/1] (1.87ns)   --->   "%add_ln126 = add i7 %i_25, i7 1" [../CCode_backprop/backprop.c:126]   --->   Operation 6123 'add' 'add_ln126' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1204 : Operation 6124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 6124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1204 : Operation 6125 [1/1] (1.48ns)   --->   "%icmp_ln126 = icmp_eq  i7 %i_25, i7 64" [../CCode_backprop/backprop.c:126]   --->   Operation 6125 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1204 : Operation 6126 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 6126 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1204 : Operation 6127 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %.split46, void %get_oracle_activations1.exit.preheader" [../CCode_backprop/backprop.c:126]   --->   Operation 6127 'br' 'br_ln126' <Predicate = true> <Delay = 0.00>
ST_1204 : Operation 6128 [1/1] (0.00ns)   --->   "%empty_94 = trunc i7 %i_25" [../CCode_backprop/backprop.c:126]   --->   Operation 6128 'trunc' 'empty_94' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1204 : Operation 6129 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_94, i6 0" [../CCode_backprop/backprop.c:126]   --->   Operation 6129 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1204 : Operation 6130 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i12 %tmp_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6130 'zext' 'zext_ln129' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1204 : Operation 6131 [1/1] (0.00ns)   --->   "%weights2_addr_64 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6131 'getelementptr' 'weights2_addr_64' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1204 : Operation 6132 [2/2] (3.25ns)   --->   "%weights2_load_64 = load i12 %weights2_addr_64" [../CCode_backprop/backprop.c:129]   --->   Operation 6132 'load' 'weights2_load_64' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1205 <SV = 409> <Delay = 3.25>
ST_1205 : Operation 6133 [1/2] (3.25ns)   --->   "%weights2_load_64 = load i12 %weights2_addr_64" [../CCode_backprop/backprop.c:129]   --->   Operation 6133 'load' 'weights2_load_64' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1205 : Operation 6134 [1/1] (0.00ns)   --->   "%or_ln129 = or i12 %tmp_13, i12 1" [../CCode_backprop/backprop.c:129]   --->   Operation 6134 'or' 'or_ln129' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1205 : Operation 6135 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i12 %or_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6135 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1205 : Operation 6136 [1/1] (0.00ns)   --->   "%weights2_addr_65 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6136 'getelementptr' 'weights2_addr_65' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1205 : Operation 6137 [2/2] (3.25ns)   --->   "%weights2_load_65 = load i12 %weights2_addr_65" [../CCode_backprop/backprop.c:129]   --->   Operation 6137 'load' 'weights2_load_65' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1206 <SV = 410> <Delay = 7.78>
ST_1206 : Operation 6138 [1/1] (0.00ns)   --->   "%bitcast_ln129 = bitcast i64 %weights2_load_64" [../CCode_backprop/backprop.c:129]   --->   Operation 6138 'bitcast' 'bitcast_ln129' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1206 : Operation 6139 [6/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6139 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1206 : Operation 6140 [1/2] (3.25ns)   --->   "%weights2_load_65 = load i12 %weights2_addr_65" [../CCode_backprop/backprop.c:129]   --->   Operation 6140 'load' 'weights2_load_65' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1206 : Operation 6141 [1/1] (0.00ns)   --->   "%or_ln129_1 = or i12 %tmp_13, i12 2" [../CCode_backprop/backprop.c:129]   --->   Operation 6141 'or' 'or_ln129_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1206 : Operation 6142 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i12 %or_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6142 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1206 : Operation 6143 [1/1] (0.00ns)   --->   "%weights2_addr_66 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6143 'getelementptr' 'weights2_addr_66' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1206 : Operation 6144 [2/2] (3.25ns)   --->   "%weights2_load_66 = load i12 %weights2_addr_66" [../CCode_backprop/backprop.c:129]   --->   Operation 6144 'load' 'weights2_load_66' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1207 <SV = 411> <Delay = 7.78>
ST_1207 : Operation 6145 [5/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6145 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1207 : Operation 6146 [1/1] (0.00ns)   --->   "%bitcast_ln129_1 = bitcast i64 %weights2_load_65" [../CCode_backprop/backprop.c:129]   --->   Operation 6146 'bitcast' 'bitcast_ln129_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1207 : Operation 6147 [6/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6147 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1207 : Operation 6148 [1/2] (3.25ns)   --->   "%weights2_load_66 = load i12 %weights2_addr_66" [../CCode_backprop/backprop.c:129]   --->   Operation 6148 'load' 'weights2_load_66' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1207 : Operation 6149 [1/1] (0.00ns)   --->   "%or_ln129_2 = or i12 %tmp_13, i12 3" [../CCode_backprop/backprop.c:129]   --->   Operation 6149 'or' 'or_ln129_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1207 : Operation 6150 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i12 %or_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6150 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1207 : Operation 6151 [1/1] (0.00ns)   --->   "%weights2_addr_67 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6151 'getelementptr' 'weights2_addr_67' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1207 : Operation 6152 [2/2] (3.25ns)   --->   "%weights2_load_67 = load i12 %weights2_addr_67" [../CCode_backprop/backprop.c:129]   --->   Operation 6152 'load' 'weights2_load_67' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1208 <SV = 412> <Delay = 7.78>
ST_1208 : Operation 6153 [4/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6153 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1208 : Operation 6154 [5/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6154 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1208 : Operation 6155 [1/1] (0.00ns)   --->   "%bitcast_ln129_2 = bitcast i64 %weights2_load_66" [../CCode_backprop/backprop.c:129]   --->   Operation 6155 'bitcast' 'bitcast_ln129_2' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1208 : Operation 6156 [6/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6156 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1208 : Operation 6157 [1/2] (3.25ns)   --->   "%weights2_load_67 = load i12 %weights2_addr_67" [../CCode_backprop/backprop.c:129]   --->   Operation 6157 'load' 'weights2_load_67' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1208 : Operation 6158 [1/1] (0.00ns)   --->   "%or_ln129_3 = or i12 %tmp_13, i12 4" [../CCode_backprop/backprop.c:129]   --->   Operation 6158 'or' 'or_ln129_3' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1208 : Operation 6159 [1/1] (0.00ns)   --->   "%zext_ln129_4 = zext i12 %or_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6159 'zext' 'zext_ln129_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1208 : Operation 6160 [1/1] (0.00ns)   --->   "%weights2_addr_68 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6160 'getelementptr' 'weights2_addr_68' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1208 : Operation 6161 [2/2] (3.25ns)   --->   "%weights2_load_68 = load i12 %weights2_addr_68" [../CCode_backprop/backprop.c:129]   --->   Operation 6161 'load' 'weights2_load_68' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1209 <SV = 413> <Delay = 7.78>
ST_1209 : Operation 6162 [3/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6162 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6163 [4/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6163 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6164 [5/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6164 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6165 [1/1] (0.00ns)   --->   "%bitcast_ln129_3 = bitcast i64 %weights2_load_67" [../CCode_backprop/backprop.c:129]   --->   Operation 6165 'bitcast' 'bitcast_ln129_3' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1209 : Operation 6166 [6/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6166 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1209 : Operation 6167 [1/2] (3.25ns)   --->   "%weights2_load_68 = load i12 %weights2_addr_68" [../CCode_backprop/backprop.c:129]   --->   Operation 6167 'load' 'weights2_load_68' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1209 : Operation 6168 [1/1] (0.00ns)   --->   "%or_ln129_4 = or i12 %tmp_13, i12 5" [../CCode_backprop/backprop.c:129]   --->   Operation 6168 'or' 'or_ln129_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1209 : Operation 6169 [1/1] (0.00ns)   --->   "%zext_ln129_5 = zext i12 %or_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6169 'zext' 'zext_ln129_5' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1209 : Operation 6170 [1/1] (0.00ns)   --->   "%weights2_addr_69 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6170 'getelementptr' 'weights2_addr_69' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1209 : Operation 6171 [2/2] (3.25ns)   --->   "%weights2_load_69 = load i12 %weights2_addr_69" [../CCode_backprop/backprop.c:129]   --->   Operation 6171 'load' 'weights2_load_69' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1210 <SV = 414> <Delay = 7.78>
ST_1210 : Operation 6172 [2/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6172 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6173 [3/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6173 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6174 [4/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6174 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6175 [5/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6175 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6176 [1/1] (0.00ns)   --->   "%bitcast_ln129_4 = bitcast i64 %weights2_load_68" [../CCode_backprop/backprop.c:129]   --->   Operation 6176 'bitcast' 'bitcast_ln129_4' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1210 : Operation 6177 [6/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6177 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1210 : Operation 6178 [1/2] (3.25ns)   --->   "%weights2_load_69 = load i12 %weights2_addr_69" [../CCode_backprop/backprop.c:129]   --->   Operation 6178 'load' 'weights2_load_69' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1210 : Operation 6179 [1/1] (0.00ns)   --->   "%or_ln129_5 = or i12 %tmp_13, i12 6" [../CCode_backprop/backprop.c:129]   --->   Operation 6179 'or' 'or_ln129_5' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1210 : Operation 6180 [1/1] (0.00ns)   --->   "%zext_ln129_6 = zext i12 %or_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6180 'zext' 'zext_ln129_6' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1210 : Operation 6181 [1/1] (0.00ns)   --->   "%weights2_addr_70 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6181 'getelementptr' 'weights2_addr_70' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1210 : Operation 6182 [2/2] (3.25ns)   --->   "%weights2_load_70 = load i12 %weights2_addr_70" [../CCode_backprop/backprop.c:129]   --->   Operation 6182 'load' 'weights2_load_70' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1211 <SV = 415> <Delay = 7.78>
ST_1211 : Operation 6183 [1/6] (7.78ns)   --->   "%mul6_i4 = dmul i64 %oracle_activations2_load, i64 %bitcast_ln129" [../CCode_backprop/backprop.c:129]   --->   Operation 6183 'dmul' 'mul6_i4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6184 [2/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6184 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6185 [3/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6185 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6186 [4/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6186 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6187 [5/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6187 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6188 [1/1] (0.00ns)   --->   "%bitcast_ln129_5 = bitcast i64 %weights2_load_69" [../CCode_backprop/backprop.c:129]   --->   Operation 6188 'bitcast' 'bitcast_ln129_5' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1211 : Operation 6189 [6/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6189 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1211 : Operation 6190 [1/2] (3.25ns)   --->   "%weights2_load_70 = load i12 %weights2_addr_70" [../CCode_backprop/backprop.c:129]   --->   Operation 6190 'load' 'weights2_load_70' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1211 : Operation 6191 [1/1] (0.00ns)   --->   "%or_ln129_6 = or i12 %tmp_13, i12 7" [../CCode_backprop/backprop.c:129]   --->   Operation 6191 'or' 'or_ln129_6' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1211 : Operation 6192 [1/1] (0.00ns)   --->   "%zext_ln129_7 = zext i12 %or_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6192 'zext' 'zext_ln129_7' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1211 : Operation 6193 [1/1] (0.00ns)   --->   "%weights2_addr_71 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6193 'getelementptr' 'weights2_addr_71' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1211 : Operation 6194 [2/2] (3.25ns)   --->   "%weights2_load_71 = load i12 %weights2_addr_71" [../CCode_backprop/backprop.c:129]   --->   Operation 6194 'load' 'weights2_load_71' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1212 <SV = 416> <Delay = 8.23>
ST_1212 : Operation 6195 [5/5] (8.23ns)   --->   "%add9_i4 = dadd i64 %mul6_i4, i64 0" [../CCode_backprop/backprop.c:129]   --->   Operation 6195 'dadd' 'add9_i4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6196 [1/6] (7.78ns)   --->   "%mul6_i4_1 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln129_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6196 'dmul' 'mul6_i4_1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6197 [2/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6197 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6198 [3/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6198 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6199 [4/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6199 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6200 [5/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6200 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6201 [1/1] (0.00ns)   --->   "%bitcast_ln129_6 = bitcast i64 %weights2_load_70" [../CCode_backprop/backprop.c:129]   --->   Operation 6201 'bitcast' 'bitcast_ln129_6' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1212 : Operation 6202 [6/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6202 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1212 : Operation 6203 [1/2] (3.25ns)   --->   "%weights2_load_71 = load i12 %weights2_addr_71" [../CCode_backprop/backprop.c:129]   --->   Operation 6203 'load' 'weights2_load_71' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1212 : Operation 6204 [1/1] (0.00ns)   --->   "%or_ln129_7 = or i12 %tmp_13, i12 8" [../CCode_backprop/backprop.c:129]   --->   Operation 6204 'or' 'or_ln129_7' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1212 : Operation 6205 [1/1] (0.00ns)   --->   "%zext_ln129_8 = zext i12 %or_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6205 'zext' 'zext_ln129_8' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1212 : Operation 6206 [1/1] (0.00ns)   --->   "%weights2_addr_72 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6206 'getelementptr' 'weights2_addr_72' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1212 : Operation 6207 [2/2] (3.25ns)   --->   "%weights2_load_72 = load i12 %weights2_addr_72" [../CCode_backprop/backprop.c:129]   --->   Operation 6207 'load' 'weights2_load_72' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1213 <SV = 417> <Delay = 8.23>
ST_1213 : Operation 6208 [4/5] (8.23ns)   --->   "%add9_i4 = dadd i64 %mul6_i4, i64 0" [../CCode_backprop/backprop.c:129]   --->   Operation 6208 'dadd' 'add9_i4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6209 [1/6] (7.78ns)   --->   "%mul6_i4_2 = dmul i64 %oracle_activations2_load_2, i64 %bitcast_ln129_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6209 'dmul' 'mul6_i4_2' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6210 [2/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6210 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6211 [3/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6211 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6212 [4/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6212 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6213 [5/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6213 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6214 [1/1] (0.00ns)   --->   "%bitcast_ln129_7 = bitcast i64 %weights2_load_71" [../CCode_backprop/backprop.c:129]   --->   Operation 6214 'bitcast' 'bitcast_ln129_7' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1213 : Operation 6215 [6/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6215 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1213 : Operation 6216 [1/2] (3.25ns)   --->   "%weights2_load_72 = load i12 %weights2_addr_72" [../CCode_backprop/backprop.c:129]   --->   Operation 6216 'load' 'weights2_load_72' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1213 : Operation 6217 [1/1] (0.00ns)   --->   "%or_ln129_8 = or i12 %tmp_13, i12 9" [../CCode_backprop/backprop.c:129]   --->   Operation 6217 'or' 'or_ln129_8' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1213 : Operation 6218 [1/1] (0.00ns)   --->   "%zext_ln129_9 = zext i12 %or_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6218 'zext' 'zext_ln129_9' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1213 : Operation 6219 [1/1] (0.00ns)   --->   "%weights2_addr_73 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6219 'getelementptr' 'weights2_addr_73' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1213 : Operation 6220 [2/2] (3.25ns)   --->   "%weights2_load_73 = load i12 %weights2_addr_73" [../CCode_backprop/backprop.c:129]   --->   Operation 6220 'load' 'weights2_load_73' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1214 <SV = 418> <Delay = 8.23>
ST_1214 : Operation 6221 [3/5] (8.23ns)   --->   "%add9_i4 = dadd i64 %mul6_i4, i64 0" [../CCode_backprop/backprop.c:129]   --->   Operation 6221 'dadd' 'add9_i4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6222 [1/6] (7.78ns)   --->   "%mul6_i4_3 = dmul i64 %oracle_activations2_load_3, i64 %bitcast_ln129_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6222 'dmul' 'mul6_i4_3' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6223 [2/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6223 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6224 [3/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6224 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6225 [4/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6225 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6226 [5/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6226 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6227 [1/1] (0.00ns)   --->   "%bitcast_ln129_8 = bitcast i64 %weights2_load_72" [../CCode_backprop/backprop.c:129]   --->   Operation 6227 'bitcast' 'bitcast_ln129_8' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1214 : Operation 6228 [6/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6228 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1214 : Operation 6229 [1/2] (3.25ns)   --->   "%weights2_load_73 = load i12 %weights2_addr_73" [../CCode_backprop/backprop.c:129]   --->   Operation 6229 'load' 'weights2_load_73' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1214 : Operation 6230 [1/1] (0.00ns)   --->   "%or_ln129_9 = or i12 %tmp_13, i12 10" [../CCode_backprop/backprop.c:129]   --->   Operation 6230 'or' 'or_ln129_9' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1214 : Operation 6231 [1/1] (0.00ns)   --->   "%zext_ln129_10 = zext i12 %or_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6231 'zext' 'zext_ln129_10' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1214 : Operation 6232 [1/1] (0.00ns)   --->   "%weights2_addr_74 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6232 'getelementptr' 'weights2_addr_74' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1214 : Operation 6233 [2/2] (3.25ns)   --->   "%weights2_load_74 = load i12 %weights2_addr_74" [../CCode_backprop/backprop.c:129]   --->   Operation 6233 'load' 'weights2_load_74' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1215 <SV = 419> <Delay = 8.23>
ST_1215 : Operation 6234 [2/5] (8.23ns)   --->   "%add9_i4 = dadd i64 %mul6_i4, i64 0" [../CCode_backprop/backprop.c:129]   --->   Operation 6234 'dadd' 'add9_i4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6235 [1/6] (7.78ns)   --->   "%mul6_i4_4 = dmul i64 %oracle_activations2_load_4, i64 %bitcast_ln129_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6235 'dmul' 'mul6_i4_4' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6236 [2/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6236 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6237 [3/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6237 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6238 [4/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6238 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6239 [5/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6239 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6240 [1/1] (0.00ns)   --->   "%bitcast_ln129_9 = bitcast i64 %weights2_load_73" [../CCode_backprop/backprop.c:129]   --->   Operation 6240 'bitcast' 'bitcast_ln129_9' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1215 : Operation 6241 [6/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6241 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1215 : Operation 6242 [1/2] (3.25ns)   --->   "%weights2_load_74 = load i12 %weights2_addr_74" [../CCode_backprop/backprop.c:129]   --->   Operation 6242 'load' 'weights2_load_74' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1215 : Operation 6243 [1/1] (0.00ns)   --->   "%or_ln129_10 = or i12 %tmp_13, i12 11" [../CCode_backprop/backprop.c:129]   --->   Operation 6243 'or' 'or_ln129_10' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1215 : Operation 6244 [1/1] (0.00ns)   --->   "%zext_ln129_11 = zext i12 %or_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6244 'zext' 'zext_ln129_11' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1215 : Operation 6245 [1/1] (0.00ns)   --->   "%weights2_addr_75 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6245 'getelementptr' 'weights2_addr_75' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1215 : Operation 6246 [2/2] (3.25ns)   --->   "%weights2_load_75 = load i12 %weights2_addr_75" [../CCode_backprop/backprop.c:129]   --->   Operation 6246 'load' 'weights2_load_75' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1216 <SV = 420> <Delay = 8.23>
ST_1216 : Operation 6247 [1/5] (8.23ns)   --->   "%add9_i4 = dadd i64 %mul6_i4, i64 0" [../CCode_backprop/backprop.c:129]   --->   Operation 6247 'dadd' 'add9_i4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6248 [1/6] (7.78ns)   --->   "%mul6_i4_5 = dmul i64 %oracle_activations2_load_5, i64 %bitcast_ln129_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6248 'dmul' 'mul6_i4_5' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6249 [2/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6249 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6250 [3/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6250 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6251 [4/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6251 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6252 [5/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6252 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6253 [1/1] (0.00ns)   --->   "%bitcast_ln129_10 = bitcast i64 %weights2_load_74" [../CCode_backprop/backprop.c:129]   --->   Operation 6253 'bitcast' 'bitcast_ln129_10' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1216 : Operation 6254 [6/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6254 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1216 : Operation 6255 [1/2] (3.25ns)   --->   "%weights2_load_75 = load i12 %weights2_addr_75" [../CCode_backprop/backprop.c:129]   --->   Operation 6255 'load' 'weights2_load_75' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1216 : Operation 6256 [1/1] (0.00ns)   --->   "%or_ln129_11 = or i12 %tmp_13, i12 12" [../CCode_backprop/backprop.c:129]   --->   Operation 6256 'or' 'or_ln129_11' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1216 : Operation 6257 [1/1] (0.00ns)   --->   "%zext_ln129_12 = zext i12 %or_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6257 'zext' 'zext_ln129_12' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1216 : Operation 6258 [1/1] (0.00ns)   --->   "%weights2_addr_76 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6258 'getelementptr' 'weights2_addr_76' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1216 : Operation 6259 [2/2] (3.25ns)   --->   "%weights2_load_76 = load i12 %weights2_addr_76" [../CCode_backprop/backprop.c:129]   --->   Operation 6259 'load' 'weights2_load_76' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1217 <SV = 421> <Delay = 8.23>
ST_1217 : Operation 6260 [5/5] (8.23ns)   --->   "%add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6260 'dadd' 'add9_i4_1' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6261 [1/6] (7.78ns)   --->   "%mul6_i4_6 = dmul i64 %oracle_activations2_load_6, i64 %bitcast_ln129_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6261 'dmul' 'mul6_i4_6' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6262 [2/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6262 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6263 [3/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6263 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6264 [4/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6264 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6265 [5/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6265 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6266 [1/1] (0.00ns)   --->   "%bitcast_ln129_11 = bitcast i64 %weights2_load_75" [../CCode_backprop/backprop.c:129]   --->   Operation 6266 'bitcast' 'bitcast_ln129_11' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1217 : Operation 6267 [6/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6267 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1217 : Operation 6268 [1/2] (3.25ns)   --->   "%weights2_load_76 = load i12 %weights2_addr_76" [../CCode_backprop/backprop.c:129]   --->   Operation 6268 'load' 'weights2_load_76' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1217 : Operation 6269 [1/1] (0.00ns)   --->   "%or_ln129_12 = or i12 %tmp_13, i12 13" [../CCode_backprop/backprop.c:129]   --->   Operation 6269 'or' 'or_ln129_12' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1217 : Operation 6270 [1/1] (0.00ns)   --->   "%zext_ln129_13 = zext i12 %or_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6270 'zext' 'zext_ln129_13' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1217 : Operation 6271 [1/1] (0.00ns)   --->   "%weights2_addr_77 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6271 'getelementptr' 'weights2_addr_77' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1217 : Operation 6272 [2/2] (3.25ns)   --->   "%weights2_load_77 = load i12 %weights2_addr_77" [../CCode_backprop/backprop.c:129]   --->   Operation 6272 'load' 'weights2_load_77' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1218 <SV = 422> <Delay = 8.23>
ST_1218 : Operation 6273 [4/5] (8.23ns)   --->   "%add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6273 'dadd' 'add9_i4_1' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6274 [1/6] (7.78ns)   --->   "%mul6_i4_7 = dmul i64 %oracle_activations2_load_7, i64 %bitcast_ln129_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6274 'dmul' 'mul6_i4_7' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6275 [2/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6275 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6276 [3/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6276 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6277 [4/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6277 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6278 [5/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6278 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6279 [1/1] (0.00ns)   --->   "%bitcast_ln129_12 = bitcast i64 %weights2_load_76" [../CCode_backprop/backprop.c:129]   --->   Operation 6279 'bitcast' 'bitcast_ln129_12' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1218 : Operation 6280 [6/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6280 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1218 : Operation 6281 [1/2] (3.25ns)   --->   "%weights2_load_77 = load i12 %weights2_addr_77" [../CCode_backprop/backprop.c:129]   --->   Operation 6281 'load' 'weights2_load_77' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1218 : Operation 6282 [1/1] (0.00ns)   --->   "%or_ln129_13 = or i12 %tmp_13, i12 14" [../CCode_backprop/backprop.c:129]   --->   Operation 6282 'or' 'or_ln129_13' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1218 : Operation 6283 [1/1] (0.00ns)   --->   "%zext_ln129_14 = zext i12 %or_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6283 'zext' 'zext_ln129_14' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1218 : Operation 6284 [1/1] (0.00ns)   --->   "%weights2_addr_78 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6284 'getelementptr' 'weights2_addr_78' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1218 : Operation 6285 [2/2] (3.25ns)   --->   "%weights2_load_78 = load i12 %weights2_addr_78" [../CCode_backprop/backprop.c:129]   --->   Operation 6285 'load' 'weights2_load_78' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1219 <SV = 423> <Delay = 8.23>
ST_1219 : Operation 6286 [3/5] (8.23ns)   --->   "%add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6286 'dadd' 'add9_i4_1' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6287 [1/6] (7.78ns)   --->   "%mul6_i4_8 = dmul i64 %oracle_activations2_load_8, i64 %bitcast_ln129_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6287 'dmul' 'mul6_i4_8' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6288 [2/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6288 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6289 [3/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6289 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6290 [4/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6290 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6291 [5/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6291 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6292 [1/1] (0.00ns)   --->   "%bitcast_ln129_13 = bitcast i64 %weights2_load_77" [../CCode_backprop/backprop.c:129]   --->   Operation 6292 'bitcast' 'bitcast_ln129_13' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1219 : Operation 6293 [6/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6293 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1219 : Operation 6294 [1/2] (3.25ns)   --->   "%weights2_load_78 = load i12 %weights2_addr_78" [../CCode_backprop/backprop.c:129]   --->   Operation 6294 'load' 'weights2_load_78' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1219 : Operation 6295 [1/1] (0.00ns)   --->   "%or_ln129_14 = or i12 %tmp_13, i12 15" [../CCode_backprop/backprop.c:129]   --->   Operation 6295 'or' 'or_ln129_14' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1219 : Operation 6296 [1/1] (0.00ns)   --->   "%zext_ln129_15 = zext i12 %or_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6296 'zext' 'zext_ln129_15' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1219 : Operation 6297 [1/1] (0.00ns)   --->   "%weights2_addr_79 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6297 'getelementptr' 'weights2_addr_79' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1219 : Operation 6298 [2/2] (3.25ns)   --->   "%weights2_load_79 = load i12 %weights2_addr_79" [../CCode_backprop/backprop.c:129]   --->   Operation 6298 'load' 'weights2_load_79' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1220 <SV = 424> <Delay = 8.23>
ST_1220 : Operation 6299 [2/5] (8.23ns)   --->   "%add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6299 'dadd' 'add9_i4_1' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6300 [1/6] (7.78ns)   --->   "%mul6_i4_9 = dmul i64 %oracle_activations2_load_9, i64 %bitcast_ln129_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6300 'dmul' 'mul6_i4_9' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6301 [2/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6301 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6302 [3/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6302 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6303 [4/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6303 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6304 [5/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6304 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6305 [1/1] (0.00ns)   --->   "%bitcast_ln129_14 = bitcast i64 %weights2_load_78" [../CCode_backprop/backprop.c:129]   --->   Operation 6305 'bitcast' 'bitcast_ln129_14' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1220 : Operation 6306 [6/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6306 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1220 : Operation 6307 [1/2] (3.25ns)   --->   "%weights2_load_79 = load i12 %weights2_addr_79" [../CCode_backprop/backprop.c:129]   --->   Operation 6307 'load' 'weights2_load_79' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1220 : Operation 6308 [1/1] (0.00ns)   --->   "%or_ln129_15 = or i12 %tmp_13, i12 16" [../CCode_backprop/backprop.c:129]   --->   Operation 6308 'or' 'or_ln129_15' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1220 : Operation 6309 [1/1] (0.00ns)   --->   "%zext_ln129_16 = zext i12 %or_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6309 'zext' 'zext_ln129_16' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1220 : Operation 6310 [1/1] (0.00ns)   --->   "%weights2_addr_80 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6310 'getelementptr' 'weights2_addr_80' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1220 : Operation 6311 [2/2] (3.25ns)   --->   "%weights2_load_80 = load i12 %weights2_addr_80" [../CCode_backprop/backprop.c:129]   --->   Operation 6311 'load' 'weights2_load_80' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1221 <SV = 425> <Delay = 8.23>
ST_1221 : Operation 6312 [1/5] (8.23ns)   --->   "%add9_i4_1 = dadd i64 %add9_i4, i64 %mul6_i4_1" [../CCode_backprop/backprop.c:129]   --->   Operation 6312 'dadd' 'add9_i4_1' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6313 [1/6] (7.78ns)   --->   "%mul6_i4_s = dmul i64 %oracle_activations2_load_10, i64 %bitcast_ln129_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6313 'dmul' 'mul6_i4_s' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6314 [2/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6314 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6315 [3/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6315 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6316 [4/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6316 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6317 [5/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6317 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6318 [1/1] (0.00ns)   --->   "%bitcast_ln129_15 = bitcast i64 %weights2_load_79" [../CCode_backprop/backprop.c:129]   --->   Operation 6318 'bitcast' 'bitcast_ln129_15' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1221 : Operation 6319 [6/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6319 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1221 : Operation 6320 [1/2] (3.25ns)   --->   "%weights2_load_80 = load i12 %weights2_addr_80" [../CCode_backprop/backprop.c:129]   --->   Operation 6320 'load' 'weights2_load_80' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1221 : Operation 6321 [1/1] (0.00ns)   --->   "%or_ln129_16 = or i12 %tmp_13, i12 17" [../CCode_backprop/backprop.c:129]   --->   Operation 6321 'or' 'or_ln129_16' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1221 : Operation 6322 [1/1] (0.00ns)   --->   "%zext_ln129_17 = zext i12 %or_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6322 'zext' 'zext_ln129_17' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1221 : Operation 6323 [1/1] (0.00ns)   --->   "%weights2_addr_81 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6323 'getelementptr' 'weights2_addr_81' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1221 : Operation 6324 [2/2] (3.25ns)   --->   "%weights2_load_81 = load i12 %weights2_addr_81" [../CCode_backprop/backprop.c:129]   --->   Operation 6324 'load' 'weights2_load_81' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1222 <SV = 426> <Delay = 8.23>
ST_1222 : Operation 6325 [5/5] (8.23ns)   --->   "%add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6325 'dadd' 'add9_i4_2' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6326 [1/6] (7.78ns)   --->   "%mul6_i4_10 = dmul i64 %oracle_activations2_load_11, i64 %bitcast_ln129_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6326 'dmul' 'mul6_i4_10' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6327 [2/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6327 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6328 [3/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6328 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6329 [4/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6329 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6330 [5/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6330 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6331 [1/1] (0.00ns)   --->   "%bitcast_ln129_16 = bitcast i64 %weights2_load_80" [../CCode_backprop/backprop.c:129]   --->   Operation 6331 'bitcast' 'bitcast_ln129_16' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1222 : Operation 6332 [6/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6332 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1222 : Operation 6333 [1/2] (3.25ns)   --->   "%weights2_load_81 = load i12 %weights2_addr_81" [../CCode_backprop/backprop.c:129]   --->   Operation 6333 'load' 'weights2_load_81' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1222 : Operation 6334 [1/1] (0.00ns)   --->   "%or_ln129_17 = or i12 %tmp_13, i12 18" [../CCode_backprop/backprop.c:129]   --->   Operation 6334 'or' 'or_ln129_17' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1222 : Operation 6335 [1/1] (0.00ns)   --->   "%zext_ln129_18 = zext i12 %or_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6335 'zext' 'zext_ln129_18' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1222 : Operation 6336 [1/1] (0.00ns)   --->   "%weights2_addr_82 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6336 'getelementptr' 'weights2_addr_82' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1222 : Operation 6337 [2/2] (3.25ns)   --->   "%weights2_load_82 = load i12 %weights2_addr_82" [../CCode_backprop/backprop.c:129]   --->   Operation 6337 'load' 'weights2_load_82' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1223 <SV = 427> <Delay = 8.23>
ST_1223 : Operation 6338 [4/5] (8.23ns)   --->   "%add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6338 'dadd' 'add9_i4_2' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6339 [1/6] (7.78ns)   --->   "%mul6_i4_11 = dmul i64 %oracle_activations2_load_12, i64 %bitcast_ln129_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6339 'dmul' 'mul6_i4_11' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6340 [2/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6340 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6341 [3/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6341 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6342 [4/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6342 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6343 [5/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6343 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6344 [1/1] (0.00ns)   --->   "%bitcast_ln129_17 = bitcast i64 %weights2_load_81" [../CCode_backprop/backprop.c:129]   --->   Operation 6344 'bitcast' 'bitcast_ln129_17' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1223 : Operation 6345 [6/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6345 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1223 : Operation 6346 [1/2] (3.25ns)   --->   "%weights2_load_82 = load i12 %weights2_addr_82" [../CCode_backprop/backprop.c:129]   --->   Operation 6346 'load' 'weights2_load_82' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1223 : Operation 6347 [1/1] (0.00ns)   --->   "%or_ln129_18 = or i12 %tmp_13, i12 19" [../CCode_backprop/backprop.c:129]   --->   Operation 6347 'or' 'or_ln129_18' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1223 : Operation 6348 [1/1] (0.00ns)   --->   "%zext_ln129_19 = zext i12 %or_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6348 'zext' 'zext_ln129_19' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1223 : Operation 6349 [1/1] (0.00ns)   --->   "%weights2_addr_83 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6349 'getelementptr' 'weights2_addr_83' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1223 : Operation 6350 [2/2] (3.25ns)   --->   "%weights2_load_83 = load i12 %weights2_addr_83" [../CCode_backprop/backprop.c:129]   --->   Operation 6350 'load' 'weights2_load_83' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1224 <SV = 428> <Delay = 8.23>
ST_1224 : Operation 6351 [3/5] (8.23ns)   --->   "%add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6351 'dadd' 'add9_i4_2' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6352 [1/6] (7.78ns)   --->   "%mul6_i4_12 = dmul i64 %oracle_activations2_load_13, i64 %bitcast_ln129_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6352 'dmul' 'mul6_i4_12' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6353 [2/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6353 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6354 [3/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6354 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6355 [4/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6355 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6356 [5/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6356 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6357 [1/1] (0.00ns)   --->   "%bitcast_ln129_18 = bitcast i64 %weights2_load_82" [../CCode_backprop/backprop.c:129]   --->   Operation 6357 'bitcast' 'bitcast_ln129_18' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1224 : Operation 6358 [6/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6358 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1224 : Operation 6359 [1/2] (3.25ns)   --->   "%weights2_load_83 = load i12 %weights2_addr_83" [../CCode_backprop/backprop.c:129]   --->   Operation 6359 'load' 'weights2_load_83' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1224 : Operation 6360 [1/1] (0.00ns)   --->   "%or_ln129_19 = or i12 %tmp_13, i12 20" [../CCode_backprop/backprop.c:129]   --->   Operation 6360 'or' 'or_ln129_19' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1224 : Operation 6361 [1/1] (0.00ns)   --->   "%zext_ln129_20 = zext i12 %or_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6361 'zext' 'zext_ln129_20' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1224 : Operation 6362 [1/1] (0.00ns)   --->   "%weights2_addr_84 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6362 'getelementptr' 'weights2_addr_84' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1224 : Operation 6363 [2/2] (3.25ns)   --->   "%weights2_load_84 = load i12 %weights2_addr_84" [../CCode_backprop/backprop.c:129]   --->   Operation 6363 'load' 'weights2_load_84' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1225 <SV = 429> <Delay = 8.23>
ST_1225 : Operation 6364 [2/5] (8.23ns)   --->   "%add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6364 'dadd' 'add9_i4_2' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6365 [1/6] (7.78ns)   --->   "%mul6_i4_13 = dmul i64 %oracle_activations2_load_14, i64 %bitcast_ln129_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6365 'dmul' 'mul6_i4_13' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6366 [2/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6366 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6367 [3/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6367 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6368 [4/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6368 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6369 [5/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6369 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6370 [1/1] (0.00ns)   --->   "%bitcast_ln129_19 = bitcast i64 %weights2_load_83" [../CCode_backprop/backprop.c:129]   --->   Operation 6370 'bitcast' 'bitcast_ln129_19' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1225 : Operation 6371 [6/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6371 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1225 : Operation 6372 [1/2] (3.25ns)   --->   "%weights2_load_84 = load i12 %weights2_addr_84" [../CCode_backprop/backprop.c:129]   --->   Operation 6372 'load' 'weights2_load_84' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1225 : Operation 6373 [1/1] (0.00ns)   --->   "%or_ln129_20 = or i12 %tmp_13, i12 21" [../CCode_backprop/backprop.c:129]   --->   Operation 6373 'or' 'or_ln129_20' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1225 : Operation 6374 [1/1] (0.00ns)   --->   "%zext_ln129_21 = zext i12 %or_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6374 'zext' 'zext_ln129_21' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1225 : Operation 6375 [1/1] (0.00ns)   --->   "%weights2_addr_85 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6375 'getelementptr' 'weights2_addr_85' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1225 : Operation 6376 [2/2] (3.25ns)   --->   "%weights2_load_85 = load i12 %weights2_addr_85" [../CCode_backprop/backprop.c:129]   --->   Operation 6376 'load' 'weights2_load_85' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1226 <SV = 430> <Delay = 8.23>
ST_1226 : Operation 6377 [1/5] (8.23ns)   --->   "%add9_i4_2 = dadd i64 %add9_i4_1, i64 %mul6_i4_2" [../CCode_backprop/backprop.c:129]   --->   Operation 6377 'dadd' 'add9_i4_2' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6378 [1/6] (7.78ns)   --->   "%mul6_i4_14 = dmul i64 %oracle_activations2_load_15, i64 %bitcast_ln129_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6378 'dmul' 'mul6_i4_14' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6379 [2/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6379 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6380 [3/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6380 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6381 [4/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6381 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6382 [5/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6382 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6383 [1/1] (0.00ns)   --->   "%bitcast_ln129_20 = bitcast i64 %weights2_load_84" [../CCode_backprop/backprop.c:129]   --->   Operation 6383 'bitcast' 'bitcast_ln129_20' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1226 : Operation 6384 [6/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6384 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1226 : Operation 6385 [1/2] (3.25ns)   --->   "%weights2_load_85 = load i12 %weights2_addr_85" [../CCode_backprop/backprop.c:129]   --->   Operation 6385 'load' 'weights2_load_85' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1226 : Operation 6386 [1/1] (0.00ns)   --->   "%or_ln129_21 = or i12 %tmp_13, i12 22" [../CCode_backprop/backprop.c:129]   --->   Operation 6386 'or' 'or_ln129_21' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1226 : Operation 6387 [1/1] (0.00ns)   --->   "%zext_ln129_22 = zext i12 %or_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6387 'zext' 'zext_ln129_22' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1226 : Operation 6388 [1/1] (0.00ns)   --->   "%weights2_addr_86 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6388 'getelementptr' 'weights2_addr_86' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1226 : Operation 6389 [2/2] (3.25ns)   --->   "%weights2_load_86 = load i12 %weights2_addr_86" [../CCode_backprop/backprop.c:129]   --->   Operation 6389 'load' 'weights2_load_86' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1227 <SV = 431> <Delay = 8.23>
ST_1227 : Operation 6390 [5/5] (8.23ns)   --->   "%add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6390 'dadd' 'add9_i4_3' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6391 [1/6] (7.78ns)   --->   "%mul6_i4_15 = dmul i64 %oracle_activations2_load_16, i64 %bitcast_ln129_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6391 'dmul' 'mul6_i4_15' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6392 [2/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6392 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6393 [3/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6393 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6394 [4/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6394 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6395 [5/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6395 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6396 [1/1] (0.00ns)   --->   "%bitcast_ln129_21 = bitcast i64 %weights2_load_85" [../CCode_backprop/backprop.c:129]   --->   Operation 6396 'bitcast' 'bitcast_ln129_21' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1227 : Operation 6397 [6/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6397 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1227 : Operation 6398 [1/2] (3.25ns)   --->   "%weights2_load_86 = load i12 %weights2_addr_86" [../CCode_backprop/backprop.c:129]   --->   Operation 6398 'load' 'weights2_load_86' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1227 : Operation 6399 [1/1] (0.00ns)   --->   "%or_ln129_22 = or i12 %tmp_13, i12 23" [../CCode_backprop/backprop.c:129]   --->   Operation 6399 'or' 'or_ln129_22' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1227 : Operation 6400 [1/1] (0.00ns)   --->   "%zext_ln129_23 = zext i12 %or_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6400 'zext' 'zext_ln129_23' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1227 : Operation 6401 [1/1] (0.00ns)   --->   "%weights2_addr_87 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6401 'getelementptr' 'weights2_addr_87' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1227 : Operation 6402 [2/2] (3.25ns)   --->   "%weights2_load_87 = load i12 %weights2_addr_87" [../CCode_backprop/backprop.c:129]   --->   Operation 6402 'load' 'weights2_load_87' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1228 <SV = 432> <Delay = 8.23>
ST_1228 : Operation 6403 [4/5] (8.23ns)   --->   "%add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6403 'dadd' 'add9_i4_3' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6404 [1/6] (7.78ns)   --->   "%mul6_i4_16 = dmul i64 %oracle_activations2_load_17, i64 %bitcast_ln129_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6404 'dmul' 'mul6_i4_16' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6405 [2/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6405 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6406 [3/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6406 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6407 [4/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6407 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6408 [5/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6408 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6409 [1/1] (0.00ns)   --->   "%bitcast_ln129_22 = bitcast i64 %weights2_load_86" [../CCode_backprop/backprop.c:129]   --->   Operation 6409 'bitcast' 'bitcast_ln129_22' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1228 : Operation 6410 [6/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6410 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1228 : Operation 6411 [1/2] (3.25ns)   --->   "%weights2_load_87 = load i12 %weights2_addr_87" [../CCode_backprop/backprop.c:129]   --->   Operation 6411 'load' 'weights2_load_87' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1228 : Operation 6412 [1/1] (0.00ns)   --->   "%or_ln129_23 = or i12 %tmp_13, i12 24" [../CCode_backprop/backprop.c:129]   --->   Operation 6412 'or' 'or_ln129_23' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1228 : Operation 6413 [1/1] (0.00ns)   --->   "%zext_ln129_24 = zext i12 %or_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6413 'zext' 'zext_ln129_24' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1228 : Operation 6414 [1/1] (0.00ns)   --->   "%weights2_addr_88 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6414 'getelementptr' 'weights2_addr_88' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1228 : Operation 6415 [2/2] (3.25ns)   --->   "%weights2_load_88 = load i12 %weights2_addr_88" [../CCode_backprop/backprop.c:129]   --->   Operation 6415 'load' 'weights2_load_88' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1229 <SV = 433> <Delay = 8.23>
ST_1229 : Operation 6416 [3/5] (8.23ns)   --->   "%add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6416 'dadd' 'add9_i4_3' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6417 [1/6] (7.78ns)   --->   "%mul6_i4_17 = dmul i64 %oracle_activations2_load_18, i64 %bitcast_ln129_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6417 'dmul' 'mul6_i4_17' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6418 [2/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6418 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6419 [3/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6419 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6420 [4/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6420 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6421 [5/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6421 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6422 [1/1] (0.00ns)   --->   "%bitcast_ln129_23 = bitcast i64 %weights2_load_87" [../CCode_backprop/backprop.c:129]   --->   Operation 6422 'bitcast' 'bitcast_ln129_23' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1229 : Operation 6423 [6/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6423 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1229 : Operation 6424 [1/2] (3.25ns)   --->   "%weights2_load_88 = load i12 %weights2_addr_88" [../CCode_backprop/backprop.c:129]   --->   Operation 6424 'load' 'weights2_load_88' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1229 : Operation 6425 [1/1] (0.00ns)   --->   "%or_ln129_24 = or i12 %tmp_13, i12 25" [../CCode_backprop/backprop.c:129]   --->   Operation 6425 'or' 'or_ln129_24' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1229 : Operation 6426 [1/1] (0.00ns)   --->   "%zext_ln129_25 = zext i12 %or_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6426 'zext' 'zext_ln129_25' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1229 : Operation 6427 [1/1] (0.00ns)   --->   "%weights2_addr_89 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6427 'getelementptr' 'weights2_addr_89' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1229 : Operation 6428 [2/2] (3.25ns)   --->   "%weights2_load_89 = load i12 %weights2_addr_89" [../CCode_backprop/backprop.c:129]   --->   Operation 6428 'load' 'weights2_load_89' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1230 <SV = 434> <Delay = 8.23>
ST_1230 : Operation 6429 [2/5] (8.23ns)   --->   "%add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6429 'dadd' 'add9_i4_3' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6430 [1/6] (7.78ns)   --->   "%mul6_i4_18 = dmul i64 %oracle_activations2_load_19, i64 %bitcast_ln129_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6430 'dmul' 'mul6_i4_18' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6431 [2/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6431 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6432 [3/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6432 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6433 [4/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6433 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6434 [5/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6434 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6435 [1/1] (0.00ns)   --->   "%bitcast_ln129_24 = bitcast i64 %weights2_load_88" [../CCode_backprop/backprop.c:129]   --->   Operation 6435 'bitcast' 'bitcast_ln129_24' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1230 : Operation 6436 [6/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6436 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1230 : Operation 6437 [1/2] (3.25ns)   --->   "%weights2_load_89 = load i12 %weights2_addr_89" [../CCode_backprop/backprop.c:129]   --->   Operation 6437 'load' 'weights2_load_89' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1230 : Operation 6438 [1/1] (0.00ns)   --->   "%or_ln129_25 = or i12 %tmp_13, i12 26" [../CCode_backprop/backprop.c:129]   --->   Operation 6438 'or' 'or_ln129_25' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1230 : Operation 6439 [1/1] (0.00ns)   --->   "%zext_ln129_26 = zext i12 %or_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6439 'zext' 'zext_ln129_26' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1230 : Operation 6440 [1/1] (0.00ns)   --->   "%weights2_addr_90 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6440 'getelementptr' 'weights2_addr_90' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1230 : Operation 6441 [2/2] (3.25ns)   --->   "%weights2_load_90 = load i12 %weights2_addr_90" [../CCode_backprop/backprop.c:129]   --->   Operation 6441 'load' 'weights2_load_90' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1231 <SV = 435> <Delay = 8.23>
ST_1231 : Operation 6442 [1/5] (8.23ns)   --->   "%add9_i4_3 = dadd i64 %add9_i4_2, i64 %mul6_i4_3" [../CCode_backprop/backprop.c:129]   --->   Operation 6442 'dadd' 'add9_i4_3' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6443 [1/6] (7.78ns)   --->   "%mul6_i4_19 = dmul i64 %oracle_activations2_load_20, i64 %bitcast_ln129_20" [../CCode_backprop/backprop.c:129]   --->   Operation 6443 'dmul' 'mul6_i4_19' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6444 [2/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6444 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6445 [3/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6445 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6446 [4/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6446 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6447 [5/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6447 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6448 [1/1] (0.00ns)   --->   "%bitcast_ln129_25 = bitcast i64 %weights2_load_89" [../CCode_backprop/backprop.c:129]   --->   Operation 6448 'bitcast' 'bitcast_ln129_25' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1231 : Operation 6449 [6/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6449 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1231 : Operation 6450 [1/2] (3.25ns)   --->   "%weights2_load_90 = load i12 %weights2_addr_90" [../CCode_backprop/backprop.c:129]   --->   Operation 6450 'load' 'weights2_load_90' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1231 : Operation 6451 [1/1] (0.00ns)   --->   "%or_ln129_26 = or i12 %tmp_13, i12 27" [../CCode_backprop/backprop.c:129]   --->   Operation 6451 'or' 'or_ln129_26' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1231 : Operation 6452 [1/1] (0.00ns)   --->   "%zext_ln129_27 = zext i12 %or_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6452 'zext' 'zext_ln129_27' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1231 : Operation 6453 [1/1] (0.00ns)   --->   "%weights2_addr_91 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6453 'getelementptr' 'weights2_addr_91' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1231 : Operation 6454 [2/2] (3.25ns)   --->   "%weights2_load_91 = load i12 %weights2_addr_91" [../CCode_backprop/backprop.c:129]   --->   Operation 6454 'load' 'weights2_load_91' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1232 <SV = 436> <Delay = 8.23>
ST_1232 : Operation 6455 [5/5] (8.23ns)   --->   "%add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6455 'dadd' 'add9_i4_4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6456 [1/6] (7.78ns)   --->   "%mul6_i4_20 = dmul i64 %oracle_activations2_load_21, i64 %bitcast_ln129_21" [../CCode_backprop/backprop.c:129]   --->   Operation 6456 'dmul' 'mul6_i4_20' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6457 [2/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6457 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6458 [3/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6458 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6459 [4/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6459 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6460 [5/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6460 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6461 [1/1] (0.00ns)   --->   "%bitcast_ln129_26 = bitcast i64 %weights2_load_90" [../CCode_backprop/backprop.c:129]   --->   Operation 6461 'bitcast' 'bitcast_ln129_26' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1232 : Operation 6462 [6/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6462 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1232 : Operation 6463 [1/2] (3.25ns)   --->   "%weights2_load_91 = load i12 %weights2_addr_91" [../CCode_backprop/backprop.c:129]   --->   Operation 6463 'load' 'weights2_load_91' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1232 : Operation 6464 [1/1] (0.00ns)   --->   "%or_ln129_27 = or i12 %tmp_13, i12 28" [../CCode_backprop/backprop.c:129]   --->   Operation 6464 'or' 'or_ln129_27' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1232 : Operation 6465 [1/1] (0.00ns)   --->   "%zext_ln129_28 = zext i12 %or_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6465 'zext' 'zext_ln129_28' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1232 : Operation 6466 [1/1] (0.00ns)   --->   "%weights2_addr_92 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6466 'getelementptr' 'weights2_addr_92' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1232 : Operation 6467 [2/2] (3.25ns)   --->   "%weights2_load_92 = load i12 %weights2_addr_92" [../CCode_backprop/backprop.c:129]   --->   Operation 6467 'load' 'weights2_load_92' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1233 <SV = 437> <Delay = 8.23>
ST_1233 : Operation 6468 [4/5] (8.23ns)   --->   "%add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6468 'dadd' 'add9_i4_4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6469 [1/6] (7.78ns)   --->   "%mul6_i4_21 = dmul i64 %oracle_activations2_load_22, i64 %bitcast_ln129_22" [../CCode_backprop/backprop.c:129]   --->   Operation 6469 'dmul' 'mul6_i4_21' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6470 [2/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6470 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6471 [3/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6471 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6472 [4/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6472 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6473 [5/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6473 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6474 [1/1] (0.00ns)   --->   "%bitcast_ln129_27 = bitcast i64 %weights2_load_91" [../CCode_backprop/backprop.c:129]   --->   Operation 6474 'bitcast' 'bitcast_ln129_27' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1233 : Operation 6475 [6/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6475 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1233 : Operation 6476 [1/2] (3.25ns)   --->   "%weights2_load_92 = load i12 %weights2_addr_92" [../CCode_backprop/backprop.c:129]   --->   Operation 6476 'load' 'weights2_load_92' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1233 : Operation 6477 [1/1] (0.00ns)   --->   "%or_ln129_28 = or i12 %tmp_13, i12 29" [../CCode_backprop/backprop.c:129]   --->   Operation 6477 'or' 'or_ln129_28' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1233 : Operation 6478 [1/1] (0.00ns)   --->   "%zext_ln129_29 = zext i12 %or_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6478 'zext' 'zext_ln129_29' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1233 : Operation 6479 [1/1] (0.00ns)   --->   "%weights2_addr_93 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6479 'getelementptr' 'weights2_addr_93' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1233 : Operation 6480 [2/2] (3.25ns)   --->   "%weights2_load_93 = load i12 %weights2_addr_93" [../CCode_backprop/backprop.c:129]   --->   Operation 6480 'load' 'weights2_load_93' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1234 <SV = 438> <Delay = 8.23>
ST_1234 : Operation 6481 [3/5] (8.23ns)   --->   "%add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6481 'dadd' 'add9_i4_4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6482 [1/6] (7.78ns)   --->   "%mul6_i4_22 = dmul i64 %oracle_activations2_load_23, i64 %bitcast_ln129_23" [../CCode_backprop/backprop.c:129]   --->   Operation 6482 'dmul' 'mul6_i4_22' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6483 [2/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6483 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6484 [3/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6484 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6485 [4/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6485 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6486 [5/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6486 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6487 [1/1] (0.00ns)   --->   "%bitcast_ln129_28 = bitcast i64 %weights2_load_92" [../CCode_backprop/backprop.c:129]   --->   Operation 6487 'bitcast' 'bitcast_ln129_28' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1234 : Operation 6488 [6/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6488 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1234 : Operation 6489 [1/2] (3.25ns)   --->   "%weights2_load_93 = load i12 %weights2_addr_93" [../CCode_backprop/backprop.c:129]   --->   Operation 6489 'load' 'weights2_load_93' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1234 : Operation 6490 [1/1] (0.00ns)   --->   "%or_ln129_29 = or i12 %tmp_13, i12 30" [../CCode_backprop/backprop.c:129]   --->   Operation 6490 'or' 'or_ln129_29' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1234 : Operation 6491 [1/1] (0.00ns)   --->   "%zext_ln129_30 = zext i12 %or_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6491 'zext' 'zext_ln129_30' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1234 : Operation 6492 [1/1] (0.00ns)   --->   "%weights2_addr_94 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6492 'getelementptr' 'weights2_addr_94' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1234 : Operation 6493 [2/2] (3.25ns)   --->   "%weights2_load_94 = load i12 %weights2_addr_94" [../CCode_backprop/backprop.c:129]   --->   Operation 6493 'load' 'weights2_load_94' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1235 <SV = 439> <Delay = 8.23>
ST_1235 : Operation 6494 [2/5] (8.23ns)   --->   "%add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6494 'dadd' 'add9_i4_4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6495 [1/6] (7.78ns)   --->   "%mul6_i4_23 = dmul i64 %oracle_activations2_load_24, i64 %bitcast_ln129_24" [../CCode_backprop/backprop.c:129]   --->   Operation 6495 'dmul' 'mul6_i4_23' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6496 [2/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6496 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6497 [3/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6497 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6498 [4/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6498 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6499 [5/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6499 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6500 [1/1] (0.00ns)   --->   "%bitcast_ln129_29 = bitcast i64 %weights2_load_93" [../CCode_backprop/backprop.c:129]   --->   Operation 6500 'bitcast' 'bitcast_ln129_29' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1235 : Operation 6501 [6/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6501 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1235 : Operation 6502 [1/2] (3.25ns)   --->   "%weights2_load_94 = load i12 %weights2_addr_94" [../CCode_backprop/backprop.c:129]   --->   Operation 6502 'load' 'weights2_load_94' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1235 : Operation 6503 [1/1] (0.00ns)   --->   "%or_ln129_30 = or i12 %tmp_13, i12 31" [../CCode_backprop/backprop.c:129]   --->   Operation 6503 'or' 'or_ln129_30' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1235 : Operation 6504 [1/1] (0.00ns)   --->   "%zext_ln129_31 = zext i12 %or_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6504 'zext' 'zext_ln129_31' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1235 : Operation 6505 [1/1] (0.00ns)   --->   "%weights2_addr_95 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6505 'getelementptr' 'weights2_addr_95' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1235 : Operation 6506 [2/2] (3.25ns)   --->   "%weights2_load_95 = load i12 %weights2_addr_95" [../CCode_backprop/backprop.c:129]   --->   Operation 6506 'load' 'weights2_load_95' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1236 <SV = 440> <Delay = 8.23>
ST_1236 : Operation 6507 [1/5] (8.23ns)   --->   "%add9_i4_4 = dadd i64 %add9_i4_3, i64 %mul6_i4_4" [../CCode_backprop/backprop.c:129]   --->   Operation 6507 'dadd' 'add9_i4_4' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6508 [1/6] (7.78ns)   --->   "%mul6_i4_24 = dmul i64 %oracle_activations2_load_25, i64 %bitcast_ln129_25" [../CCode_backprop/backprop.c:129]   --->   Operation 6508 'dmul' 'mul6_i4_24' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6509 [2/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6509 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6510 [3/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6510 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6511 [4/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6511 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6512 [5/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6512 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6513 [1/1] (0.00ns)   --->   "%bitcast_ln129_30 = bitcast i64 %weights2_load_94" [../CCode_backprop/backprop.c:129]   --->   Operation 6513 'bitcast' 'bitcast_ln129_30' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1236 : Operation 6514 [6/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6514 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1236 : Operation 6515 [1/2] (3.25ns)   --->   "%weights2_load_95 = load i12 %weights2_addr_95" [../CCode_backprop/backprop.c:129]   --->   Operation 6515 'load' 'weights2_load_95' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1236 : Operation 6516 [1/1] (0.00ns)   --->   "%or_ln129_31 = or i12 %tmp_13, i12 32" [../CCode_backprop/backprop.c:129]   --->   Operation 6516 'or' 'or_ln129_31' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1236 : Operation 6517 [1/1] (0.00ns)   --->   "%zext_ln129_32 = zext i12 %or_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6517 'zext' 'zext_ln129_32' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1236 : Operation 6518 [1/1] (0.00ns)   --->   "%weights2_addr_96 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6518 'getelementptr' 'weights2_addr_96' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1236 : Operation 6519 [2/2] (3.25ns)   --->   "%weights2_load_96 = load i12 %weights2_addr_96" [../CCode_backprop/backprop.c:129]   --->   Operation 6519 'load' 'weights2_load_96' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1237 <SV = 441> <Delay = 8.23>
ST_1237 : Operation 6520 [5/5] (8.23ns)   --->   "%add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6520 'dadd' 'add9_i4_5' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6521 [1/6] (7.78ns)   --->   "%mul6_i4_25 = dmul i64 %oracle_activations2_load_26, i64 %bitcast_ln129_26" [../CCode_backprop/backprop.c:129]   --->   Operation 6521 'dmul' 'mul6_i4_25' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6522 [2/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6522 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6523 [3/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6523 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6524 [4/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6524 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6525 [5/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6525 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6526 [1/1] (0.00ns)   --->   "%bitcast_ln129_31 = bitcast i64 %weights2_load_95" [../CCode_backprop/backprop.c:129]   --->   Operation 6526 'bitcast' 'bitcast_ln129_31' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1237 : Operation 6527 [6/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6527 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1237 : Operation 6528 [1/2] (3.25ns)   --->   "%weights2_load_96 = load i12 %weights2_addr_96" [../CCode_backprop/backprop.c:129]   --->   Operation 6528 'load' 'weights2_load_96' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1237 : Operation 6529 [1/1] (0.00ns)   --->   "%or_ln129_32 = or i12 %tmp_13, i12 33" [../CCode_backprop/backprop.c:129]   --->   Operation 6529 'or' 'or_ln129_32' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1237 : Operation 6530 [1/1] (0.00ns)   --->   "%zext_ln129_33 = zext i12 %or_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6530 'zext' 'zext_ln129_33' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1237 : Operation 6531 [1/1] (0.00ns)   --->   "%weights2_addr_97 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6531 'getelementptr' 'weights2_addr_97' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1237 : Operation 6532 [2/2] (3.25ns)   --->   "%weights2_load_97 = load i12 %weights2_addr_97" [../CCode_backprop/backprop.c:129]   --->   Operation 6532 'load' 'weights2_load_97' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1238 <SV = 442> <Delay = 8.23>
ST_1238 : Operation 6533 [4/5] (8.23ns)   --->   "%add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6533 'dadd' 'add9_i4_5' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6534 [1/6] (7.78ns)   --->   "%mul6_i4_26 = dmul i64 %oracle_activations2_load_27, i64 %bitcast_ln129_27" [../CCode_backprop/backprop.c:129]   --->   Operation 6534 'dmul' 'mul6_i4_26' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6535 [2/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6535 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6536 [3/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6536 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6537 [4/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6537 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6538 [5/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6538 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6539 [1/1] (0.00ns)   --->   "%bitcast_ln129_32 = bitcast i64 %weights2_load_96" [../CCode_backprop/backprop.c:129]   --->   Operation 6539 'bitcast' 'bitcast_ln129_32' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1238 : Operation 6540 [6/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6540 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1238 : Operation 6541 [1/2] (3.25ns)   --->   "%weights2_load_97 = load i12 %weights2_addr_97" [../CCode_backprop/backprop.c:129]   --->   Operation 6541 'load' 'weights2_load_97' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1238 : Operation 6542 [1/1] (0.00ns)   --->   "%or_ln129_33 = or i12 %tmp_13, i12 34" [../CCode_backprop/backprop.c:129]   --->   Operation 6542 'or' 'or_ln129_33' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1238 : Operation 6543 [1/1] (0.00ns)   --->   "%zext_ln129_34 = zext i12 %or_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6543 'zext' 'zext_ln129_34' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1238 : Operation 6544 [1/1] (0.00ns)   --->   "%weights2_addr_98 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6544 'getelementptr' 'weights2_addr_98' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1238 : Operation 6545 [2/2] (3.25ns)   --->   "%weights2_load_98 = load i12 %weights2_addr_98" [../CCode_backprop/backprop.c:129]   --->   Operation 6545 'load' 'weights2_load_98' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1239 <SV = 443> <Delay = 8.23>
ST_1239 : Operation 6546 [3/5] (8.23ns)   --->   "%add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6546 'dadd' 'add9_i4_5' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6547 [1/6] (7.78ns)   --->   "%mul6_i4_27 = dmul i64 %oracle_activations2_load_28, i64 %bitcast_ln129_28" [../CCode_backprop/backprop.c:129]   --->   Operation 6547 'dmul' 'mul6_i4_27' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6548 [2/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6548 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6549 [3/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6549 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6550 [4/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6550 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6551 [5/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6551 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6552 [1/1] (0.00ns)   --->   "%bitcast_ln129_33 = bitcast i64 %weights2_load_97" [../CCode_backprop/backprop.c:129]   --->   Operation 6552 'bitcast' 'bitcast_ln129_33' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1239 : Operation 6553 [6/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6553 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1239 : Operation 6554 [1/2] (3.25ns)   --->   "%weights2_load_98 = load i12 %weights2_addr_98" [../CCode_backprop/backprop.c:129]   --->   Operation 6554 'load' 'weights2_load_98' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1239 : Operation 6555 [1/1] (0.00ns)   --->   "%or_ln129_34 = or i12 %tmp_13, i12 35" [../CCode_backprop/backprop.c:129]   --->   Operation 6555 'or' 'or_ln129_34' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1239 : Operation 6556 [1/1] (0.00ns)   --->   "%zext_ln129_35 = zext i12 %or_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6556 'zext' 'zext_ln129_35' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1239 : Operation 6557 [1/1] (0.00ns)   --->   "%weights2_addr_99 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6557 'getelementptr' 'weights2_addr_99' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1239 : Operation 6558 [2/2] (3.25ns)   --->   "%weights2_load_99 = load i12 %weights2_addr_99" [../CCode_backprop/backprop.c:129]   --->   Operation 6558 'load' 'weights2_load_99' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1240 <SV = 444> <Delay = 8.23>
ST_1240 : Operation 6559 [2/5] (8.23ns)   --->   "%add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6559 'dadd' 'add9_i4_5' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6560 [1/6] (7.78ns)   --->   "%mul6_i4_28 = dmul i64 %oracle_activations2_load_29, i64 %bitcast_ln129_29" [../CCode_backprop/backprop.c:129]   --->   Operation 6560 'dmul' 'mul6_i4_28' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6561 [2/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6561 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6562 [3/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6562 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6563 [4/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6563 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6564 [5/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6564 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6565 [1/1] (0.00ns)   --->   "%bitcast_ln129_34 = bitcast i64 %weights2_load_98" [../CCode_backprop/backprop.c:129]   --->   Operation 6565 'bitcast' 'bitcast_ln129_34' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1240 : Operation 6566 [6/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6566 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1240 : Operation 6567 [1/2] (3.25ns)   --->   "%weights2_load_99 = load i12 %weights2_addr_99" [../CCode_backprop/backprop.c:129]   --->   Operation 6567 'load' 'weights2_load_99' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1240 : Operation 6568 [1/1] (0.00ns)   --->   "%or_ln129_35 = or i12 %tmp_13, i12 36" [../CCode_backprop/backprop.c:129]   --->   Operation 6568 'or' 'or_ln129_35' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1240 : Operation 6569 [1/1] (0.00ns)   --->   "%zext_ln129_36 = zext i12 %or_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6569 'zext' 'zext_ln129_36' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1240 : Operation 6570 [1/1] (0.00ns)   --->   "%weights2_addr_100 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6570 'getelementptr' 'weights2_addr_100' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1240 : Operation 6571 [2/2] (3.25ns)   --->   "%weights2_load_100 = load i12 %weights2_addr_100" [../CCode_backprop/backprop.c:129]   --->   Operation 6571 'load' 'weights2_load_100' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1241 <SV = 445> <Delay = 8.23>
ST_1241 : Operation 6572 [1/5] (8.23ns)   --->   "%add9_i4_5 = dadd i64 %add9_i4_4, i64 %mul6_i4_5" [../CCode_backprop/backprop.c:129]   --->   Operation 6572 'dadd' 'add9_i4_5' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6573 [1/6] (7.78ns)   --->   "%mul6_i4_29 = dmul i64 %oracle_activations2_load_30, i64 %bitcast_ln129_30" [../CCode_backprop/backprop.c:129]   --->   Operation 6573 'dmul' 'mul6_i4_29' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6574 [2/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6574 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6575 [3/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6575 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6576 [4/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6576 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6577 [5/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6577 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6578 [1/1] (0.00ns)   --->   "%bitcast_ln129_35 = bitcast i64 %weights2_load_99" [../CCode_backprop/backprop.c:129]   --->   Operation 6578 'bitcast' 'bitcast_ln129_35' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1241 : Operation 6579 [6/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6579 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1241 : Operation 6580 [1/2] (3.25ns)   --->   "%weights2_load_100 = load i12 %weights2_addr_100" [../CCode_backprop/backprop.c:129]   --->   Operation 6580 'load' 'weights2_load_100' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1241 : Operation 6581 [1/1] (0.00ns)   --->   "%or_ln129_36 = or i12 %tmp_13, i12 37" [../CCode_backprop/backprop.c:129]   --->   Operation 6581 'or' 'or_ln129_36' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1241 : Operation 6582 [1/1] (0.00ns)   --->   "%zext_ln129_37 = zext i12 %or_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6582 'zext' 'zext_ln129_37' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1241 : Operation 6583 [1/1] (0.00ns)   --->   "%weights2_addr_101 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6583 'getelementptr' 'weights2_addr_101' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1241 : Operation 6584 [2/2] (3.25ns)   --->   "%weights2_load_101 = load i12 %weights2_addr_101" [../CCode_backprop/backprop.c:129]   --->   Operation 6584 'load' 'weights2_load_101' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1242 <SV = 446> <Delay = 8.23>
ST_1242 : Operation 6585 [5/5] (8.23ns)   --->   "%add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6585 'dadd' 'add9_i4_6' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6586 [1/6] (7.78ns)   --->   "%mul6_i4_30 = dmul i64 %oracle_activations2_load_31, i64 %bitcast_ln129_31" [../CCode_backprop/backprop.c:129]   --->   Operation 6586 'dmul' 'mul6_i4_30' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6587 [2/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6587 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6588 [3/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6588 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6589 [4/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6589 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6590 [5/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6590 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6591 [1/1] (0.00ns)   --->   "%bitcast_ln129_36 = bitcast i64 %weights2_load_100" [../CCode_backprop/backprop.c:129]   --->   Operation 6591 'bitcast' 'bitcast_ln129_36' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1242 : Operation 6592 [6/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6592 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1242 : Operation 6593 [1/2] (3.25ns)   --->   "%weights2_load_101 = load i12 %weights2_addr_101" [../CCode_backprop/backprop.c:129]   --->   Operation 6593 'load' 'weights2_load_101' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1242 : Operation 6594 [1/1] (0.00ns)   --->   "%or_ln129_37 = or i12 %tmp_13, i12 38" [../CCode_backprop/backprop.c:129]   --->   Operation 6594 'or' 'or_ln129_37' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1242 : Operation 6595 [1/1] (0.00ns)   --->   "%zext_ln129_38 = zext i12 %or_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6595 'zext' 'zext_ln129_38' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1242 : Operation 6596 [1/1] (0.00ns)   --->   "%weights2_addr_102 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6596 'getelementptr' 'weights2_addr_102' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1242 : Operation 6597 [2/2] (3.25ns)   --->   "%weights2_load_102 = load i12 %weights2_addr_102" [../CCode_backprop/backprop.c:129]   --->   Operation 6597 'load' 'weights2_load_102' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1243 <SV = 447> <Delay = 8.23>
ST_1243 : Operation 6598 [4/5] (8.23ns)   --->   "%add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6598 'dadd' 'add9_i4_6' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6599 [1/6] (7.78ns)   --->   "%mul6_i4_31 = dmul i64 %oracle_activations2_load_32, i64 %bitcast_ln129_32" [../CCode_backprop/backprop.c:129]   --->   Operation 6599 'dmul' 'mul6_i4_31' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6600 [2/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6600 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6601 [3/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6601 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6602 [4/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6602 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6603 [5/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6603 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6604 [1/1] (0.00ns)   --->   "%bitcast_ln129_37 = bitcast i64 %weights2_load_101" [../CCode_backprop/backprop.c:129]   --->   Operation 6604 'bitcast' 'bitcast_ln129_37' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1243 : Operation 6605 [6/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6605 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1243 : Operation 6606 [1/2] (3.25ns)   --->   "%weights2_load_102 = load i12 %weights2_addr_102" [../CCode_backprop/backprop.c:129]   --->   Operation 6606 'load' 'weights2_load_102' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1243 : Operation 6607 [1/1] (0.00ns)   --->   "%or_ln129_38 = or i12 %tmp_13, i12 39" [../CCode_backprop/backprop.c:129]   --->   Operation 6607 'or' 'or_ln129_38' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1243 : Operation 6608 [1/1] (0.00ns)   --->   "%zext_ln129_39 = zext i12 %or_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6608 'zext' 'zext_ln129_39' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1243 : Operation 6609 [1/1] (0.00ns)   --->   "%weights2_addr_103 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6609 'getelementptr' 'weights2_addr_103' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1243 : Operation 6610 [2/2] (3.25ns)   --->   "%weights2_load_103 = load i12 %weights2_addr_103" [../CCode_backprop/backprop.c:129]   --->   Operation 6610 'load' 'weights2_load_103' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1244 <SV = 448> <Delay = 8.23>
ST_1244 : Operation 6611 [3/5] (8.23ns)   --->   "%add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6611 'dadd' 'add9_i4_6' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6612 [1/6] (7.78ns)   --->   "%mul6_i4_32 = dmul i64 %oracle_activations2_load_33, i64 %bitcast_ln129_33" [../CCode_backprop/backprop.c:129]   --->   Operation 6612 'dmul' 'mul6_i4_32' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6613 [2/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6613 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6614 [3/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6614 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6615 [4/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6615 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6616 [5/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6616 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6617 [1/1] (0.00ns)   --->   "%bitcast_ln129_38 = bitcast i64 %weights2_load_102" [../CCode_backprop/backprop.c:129]   --->   Operation 6617 'bitcast' 'bitcast_ln129_38' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1244 : Operation 6618 [6/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6618 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1244 : Operation 6619 [1/2] (3.25ns)   --->   "%weights2_load_103 = load i12 %weights2_addr_103" [../CCode_backprop/backprop.c:129]   --->   Operation 6619 'load' 'weights2_load_103' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1244 : Operation 6620 [1/1] (0.00ns)   --->   "%or_ln129_39 = or i12 %tmp_13, i12 40" [../CCode_backprop/backprop.c:129]   --->   Operation 6620 'or' 'or_ln129_39' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1244 : Operation 6621 [1/1] (0.00ns)   --->   "%zext_ln129_40 = zext i12 %or_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6621 'zext' 'zext_ln129_40' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1244 : Operation 6622 [1/1] (0.00ns)   --->   "%weights2_addr_104 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6622 'getelementptr' 'weights2_addr_104' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1244 : Operation 6623 [2/2] (3.25ns)   --->   "%weights2_load_104 = load i12 %weights2_addr_104" [../CCode_backprop/backprop.c:129]   --->   Operation 6623 'load' 'weights2_load_104' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1245 <SV = 449> <Delay = 8.23>
ST_1245 : Operation 6624 [2/5] (8.23ns)   --->   "%add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6624 'dadd' 'add9_i4_6' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6625 [1/6] (7.78ns)   --->   "%mul6_i4_33 = dmul i64 %oracle_activations2_load_34, i64 %bitcast_ln129_34" [../CCode_backprop/backprop.c:129]   --->   Operation 6625 'dmul' 'mul6_i4_33' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6626 [2/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6626 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6627 [3/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6627 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6628 [4/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6628 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6629 [5/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6629 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6630 [1/1] (0.00ns)   --->   "%bitcast_ln129_39 = bitcast i64 %weights2_load_103" [../CCode_backprop/backprop.c:129]   --->   Operation 6630 'bitcast' 'bitcast_ln129_39' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1245 : Operation 6631 [6/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6631 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1245 : Operation 6632 [1/2] (3.25ns)   --->   "%weights2_load_104 = load i12 %weights2_addr_104" [../CCode_backprop/backprop.c:129]   --->   Operation 6632 'load' 'weights2_load_104' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1245 : Operation 6633 [1/1] (0.00ns)   --->   "%or_ln129_40 = or i12 %tmp_13, i12 41" [../CCode_backprop/backprop.c:129]   --->   Operation 6633 'or' 'or_ln129_40' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1245 : Operation 6634 [1/1] (0.00ns)   --->   "%zext_ln129_41 = zext i12 %or_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6634 'zext' 'zext_ln129_41' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1245 : Operation 6635 [1/1] (0.00ns)   --->   "%weights2_addr_105 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6635 'getelementptr' 'weights2_addr_105' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1245 : Operation 6636 [2/2] (3.25ns)   --->   "%weights2_load_105 = load i12 %weights2_addr_105" [../CCode_backprop/backprop.c:129]   --->   Operation 6636 'load' 'weights2_load_105' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1246 <SV = 450> <Delay = 8.23>
ST_1246 : Operation 6637 [1/5] (8.23ns)   --->   "%add9_i4_6 = dadd i64 %add9_i4_5, i64 %mul6_i4_6" [../CCode_backprop/backprop.c:129]   --->   Operation 6637 'dadd' 'add9_i4_6' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6638 [1/6] (7.78ns)   --->   "%mul6_i4_34 = dmul i64 %oracle_activations2_load_35, i64 %bitcast_ln129_35" [../CCode_backprop/backprop.c:129]   --->   Operation 6638 'dmul' 'mul6_i4_34' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6639 [2/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6639 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6640 [3/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6640 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6641 [4/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6641 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6642 [5/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6642 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6643 [1/1] (0.00ns)   --->   "%bitcast_ln129_40 = bitcast i64 %weights2_load_104" [../CCode_backprop/backprop.c:129]   --->   Operation 6643 'bitcast' 'bitcast_ln129_40' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1246 : Operation 6644 [6/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6644 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1246 : Operation 6645 [1/2] (3.25ns)   --->   "%weights2_load_105 = load i12 %weights2_addr_105" [../CCode_backprop/backprop.c:129]   --->   Operation 6645 'load' 'weights2_load_105' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1246 : Operation 6646 [1/1] (0.00ns)   --->   "%or_ln129_41 = or i12 %tmp_13, i12 42" [../CCode_backprop/backprop.c:129]   --->   Operation 6646 'or' 'or_ln129_41' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1246 : Operation 6647 [1/1] (0.00ns)   --->   "%zext_ln129_42 = zext i12 %or_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6647 'zext' 'zext_ln129_42' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1246 : Operation 6648 [1/1] (0.00ns)   --->   "%weights2_addr_106 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6648 'getelementptr' 'weights2_addr_106' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1246 : Operation 6649 [2/2] (3.25ns)   --->   "%weights2_load_106 = load i12 %weights2_addr_106" [../CCode_backprop/backprop.c:129]   --->   Operation 6649 'load' 'weights2_load_106' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1247 <SV = 451> <Delay = 8.23>
ST_1247 : Operation 6650 [5/5] (8.23ns)   --->   "%add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6650 'dadd' 'add9_i4_7' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6651 [1/6] (7.78ns)   --->   "%mul6_i4_35 = dmul i64 %oracle_activations2_load_36, i64 %bitcast_ln129_36" [../CCode_backprop/backprop.c:129]   --->   Operation 6651 'dmul' 'mul6_i4_35' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6652 [2/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6652 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6653 [3/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6653 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6654 [4/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6654 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6655 [5/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6655 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6656 [1/1] (0.00ns)   --->   "%bitcast_ln129_41 = bitcast i64 %weights2_load_105" [../CCode_backprop/backprop.c:129]   --->   Operation 6656 'bitcast' 'bitcast_ln129_41' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1247 : Operation 6657 [6/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6657 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1247 : Operation 6658 [1/2] (3.25ns)   --->   "%weights2_load_106 = load i12 %weights2_addr_106" [../CCode_backprop/backprop.c:129]   --->   Operation 6658 'load' 'weights2_load_106' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1247 : Operation 6659 [1/1] (0.00ns)   --->   "%or_ln129_42 = or i12 %tmp_13, i12 43" [../CCode_backprop/backprop.c:129]   --->   Operation 6659 'or' 'or_ln129_42' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1247 : Operation 6660 [1/1] (0.00ns)   --->   "%zext_ln129_43 = zext i12 %or_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6660 'zext' 'zext_ln129_43' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1247 : Operation 6661 [1/1] (0.00ns)   --->   "%weights2_addr_107 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6661 'getelementptr' 'weights2_addr_107' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1247 : Operation 6662 [2/2] (3.25ns)   --->   "%weights2_load_107 = load i12 %weights2_addr_107" [../CCode_backprop/backprop.c:129]   --->   Operation 6662 'load' 'weights2_load_107' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1248 <SV = 452> <Delay = 8.23>
ST_1248 : Operation 6663 [4/5] (8.23ns)   --->   "%add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6663 'dadd' 'add9_i4_7' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6664 [1/6] (7.78ns)   --->   "%mul6_i4_36 = dmul i64 %oracle_activations2_load_37, i64 %bitcast_ln129_37" [../CCode_backprop/backprop.c:129]   --->   Operation 6664 'dmul' 'mul6_i4_36' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6665 [2/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6665 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6666 [3/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6666 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6667 [4/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6667 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6668 [5/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6668 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6669 [1/1] (0.00ns)   --->   "%bitcast_ln129_42 = bitcast i64 %weights2_load_106" [../CCode_backprop/backprop.c:129]   --->   Operation 6669 'bitcast' 'bitcast_ln129_42' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1248 : Operation 6670 [6/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6670 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1248 : Operation 6671 [1/2] (3.25ns)   --->   "%weights2_load_107 = load i12 %weights2_addr_107" [../CCode_backprop/backprop.c:129]   --->   Operation 6671 'load' 'weights2_load_107' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1248 : Operation 6672 [1/1] (0.00ns)   --->   "%or_ln129_43 = or i12 %tmp_13, i12 44" [../CCode_backprop/backprop.c:129]   --->   Operation 6672 'or' 'or_ln129_43' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1248 : Operation 6673 [1/1] (0.00ns)   --->   "%zext_ln129_44 = zext i12 %or_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6673 'zext' 'zext_ln129_44' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1248 : Operation 6674 [1/1] (0.00ns)   --->   "%weights2_addr_108 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6674 'getelementptr' 'weights2_addr_108' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1248 : Operation 6675 [2/2] (3.25ns)   --->   "%weights2_load_108 = load i12 %weights2_addr_108" [../CCode_backprop/backprop.c:129]   --->   Operation 6675 'load' 'weights2_load_108' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1249 <SV = 453> <Delay = 8.23>
ST_1249 : Operation 6676 [3/5] (8.23ns)   --->   "%add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6676 'dadd' 'add9_i4_7' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6677 [1/6] (7.78ns)   --->   "%mul6_i4_37 = dmul i64 %oracle_activations2_load_38, i64 %bitcast_ln129_38" [../CCode_backprop/backprop.c:129]   --->   Operation 6677 'dmul' 'mul6_i4_37' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6678 [2/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6678 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6679 [3/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6679 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6680 [4/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6680 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6681 [5/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6681 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6682 [1/1] (0.00ns)   --->   "%bitcast_ln129_43 = bitcast i64 %weights2_load_107" [../CCode_backprop/backprop.c:129]   --->   Operation 6682 'bitcast' 'bitcast_ln129_43' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1249 : Operation 6683 [6/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6683 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1249 : Operation 6684 [1/2] (3.25ns)   --->   "%weights2_load_108 = load i12 %weights2_addr_108" [../CCode_backprop/backprop.c:129]   --->   Operation 6684 'load' 'weights2_load_108' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1249 : Operation 6685 [1/1] (0.00ns)   --->   "%or_ln129_44 = or i12 %tmp_13, i12 45" [../CCode_backprop/backprop.c:129]   --->   Operation 6685 'or' 'or_ln129_44' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1249 : Operation 6686 [1/1] (0.00ns)   --->   "%zext_ln129_45 = zext i12 %or_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6686 'zext' 'zext_ln129_45' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1249 : Operation 6687 [1/1] (0.00ns)   --->   "%weights2_addr_109 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6687 'getelementptr' 'weights2_addr_109' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1249 : Operation 6688 [2/2] (3.25ns)   --->   "%weights2_load_109 = load i12 %weights2_addr_109" [../CCode_backprop/backprop.c:129]   --->   Operation 6688 'load' 'weights2_load_109' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1250 <SV = 454> <Delay = 8.23>
ST_1250 : Operation 6689 [2/5] (8.23ns)   --->   "%add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6689 'dadd' 'add9_i4_7' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6690 [1/6] (7.78ns)   --->   "%mul6_i4_38 = dmul i64 %oracle_activations2_load_39, i64 %bitcast_ln129_39" [../CCode_backprop/backprop.c:129]   --->   Operation 6690 'dmul' 'mul6_i4_38' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6691 [2/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6691 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6692 [3/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6692 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6693 [4/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6693 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6694 [5/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6694 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6695 [1/1] (0.00ns)   --->   "%bitcast_ln129_44 = bitcast i64 %weights2_load_108" [../CCode_backprop/backprop.c:129]   --->   Operation 6695 'bitcast' 'bitcast_ln129_44' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1250 : Operation 6696 [6/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6696 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1250 : Operation 6697 [1/2] (3.25ns)   --->   "%weights2_load_109 = load i12 %weights2_addr_109" [../CCode_backprop/backprop.c:129]   --->   Operation 6697 'load' 'weights2_load_109' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1250 : Operation 6698 [1/1] (0.00ns)   --->   "%or_ln129_45 = or i12 %tmp_13, i12 46" [../CCode_backprop/backprop.c:129]   --->   Operation 6698 'or' 'or_ln129_45' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1250 : Operation 6699 [1/1] (0.00ns)   --->   "%zext_ln129_46 = zext i12 %or_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6699 'zext' 'zext_ln129_46' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1250 : Operation 6700 [1/1] (0.00ns)   --->   "%weights2_addr_110 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6700 'getelementptr' 'weights2_addr_110' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1250 : Operation 6701 [2/2] (3.25ns)   --->   "%weights2_load_110 = load i12 %weights2_addr_110" [../CCode_backprop/backprop.c:129]   --->   Operation 6701 'load' 'weights2_load_110' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1251 <SV = 455> <Delay = 8.23>
ST_1251 : Operation 6702 [1/5] (8.23ns)   --->   "%add9_i4_7 = dadd i64 %add9_i4_6, i64 %mul6_i4_7" [../CCode_backprop/backprop.c:129]   --->   Operation 6702 'dadd' 'add9_i4_7' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6703 [1/6] (7.78ns)   --->   "%mul6_i4_39 = dmul i64 %oracle_activations2_load_40, i64 %bitcast_ln129_40" [../CCode_backprop/backprop.c:129]   --->   Operation 6703 'dmul' 'mul6_i4_39' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6704 [2/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6704 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6705 [3/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6705 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6706 [4/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6706 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6707 [5/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6707 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6708 [1/1] (0.00ns)   --->   "%bitcast_ln129_45 = bitcast i64 %weights2_load_109" [../CCode_backprop/backprop.c:129]   --->   Operation 6708 'bitcast' 'bitcast_ln129_45' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1251 : Operation 6709 [6/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6709 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1251 : Operation 6710 [1/2] (3.25ns)   --->   "%weights2_load_110 = load i12 %weights2_addr_110" [../CCode_backprop/backprop.c:129]   --->   Operation 6710 'load' 'weights2_load_110' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1251 : Operation 6711 [1/1] (0.00ns)   --->   "%or_ln129_46 = or i12 %tmp_13, i12 47" [../CCode_backprop/backprop.c:129]   --->   Operation 6711 'or' 'or_ln129_46' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1251 : Operation 6712 [1/1] (0.00ns)   --->   "%zext_ln129_47 = zext i12 %or_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6712 'zext' 'zext_ln129_47' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1251 : Operation 6713 [1/1] (0.00ns)   --->   "%weights2_addr_111 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6713 'getelementptr' 'weights2_addr_111' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1251 : Operation 6714 [2/2] (3.25ns)   --->   "%weights2_load_111 = load i12 %weights2_addr_111" [../CCode_backprop/backprop.c:129]   --->   Operation 6714 'load' 'weights2_load_111' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1252 <SV = 456> <Delay = 8.23>
ST_1252 : Operation 6715 [5/5] (8.23ns)   --->   "%add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6715 'dadd' 'add9_i4_8' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6716 [1/6] (7.78ns)   --->   "%mul6_i4_40 = dmul i64 %oracle_activations2_load_41, i64 %bitcast_ln129_41" [../CCode_backprop/backprop.c:129]   --->   Operation 6716 'dmul' 'mul6_i4_40' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6717 [2/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6717 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6718 [3/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6718 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6719 [4/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6719 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6720 [5/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6720 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6721 [1/1] (0.00ns)   --->   "%bitcast_ln129_46 = bitcast i64 %weights2_load_110" [../CCode_backprop/backprop.c:129]   --->   Operation 6721 'bitcast' 'bitcast_ln129_46' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1252 : Operation 6722 [6/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6722 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1252 : Operation 6723 [1/2] (3.25ns)   --->   "%weights2_load_111 = load i12 %weights2_addr_111" [../CCode_backprop/backprop.c:129]   --->   Operation 6723 'load' 'weights2_load_111' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1252 : Operation 6724 [1/1] (0.00ns)   --->   "%or_ln129_47 = or i12 %tmp_13, i12 48" [../CCode_backprop/backprop.c:129]   --->   Operation 6724 'or' 'or_ln129_47' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1252 : Operation 6725 [1/1] (0.00ns)   --->   "%zext_ln129_48 = zext i12 %or_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6725 'zext' 'zext_ln129_48' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1252 : Operation 6726 [1/1] (0.00ns)   --->   "%weights2_addr_112 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6726 'getelementptr' 'weights2_addr_112' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1252 : Operation 6727 [2/2] (3.25ns)   --->   "%weights2_load_112 = load i12 %weights2_addr_112" [../CCode_backprop/backprop.c:129]   --->   Operation 6727 'load' 'weights2_load_112' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1253 <SV = 457> <Delay = 8.23>
ST_1253 : Operation 6728 [4/5] (8.23ns)   --->   "%add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6728 'dadd' 'add9_i4_8' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6729 [1/6] (7.78ns)   --->   "%mul6_i4_41 = dmul i64 %oracle_activations2_load_42, i64 %bitcast_ln129_42" [../CCode_backprop/backprop.c:129]   --->   Operation 6729 'dmul' 'mul6_i4_41' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6730 [2/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6730 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6731 [3/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6731 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6732 [4/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6732 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6733 [5/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6733 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6734 [1/1] (0.00ns)   --->   "%bitcast_ln129_47 = bitcast i64 %weights2_load_111" [../CCode_backprop/backprop.c:129]   --->   Operation 6734 'bitcast' 'bitcast_ln129_47' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1253 : Operation 6735 [6/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6735 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1253 : Operation 6736 [1/2] (3.25ns)   --->   "%weights2_load_112 = load i12 %weights2_addr_112" [../CCode_backprop/backprop.c:129]   --->   Operation 6736 'load' 'weights2_load_112' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1253 : Operation 6737 [1/1] (0.00ns)   --->   "%or_ln129_48 = or i12 %tmp_13, i12 49" [../CCode_backprop/backprop.c:129]   --->   Operation 6737 'or' 'or_ln129_48' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1253 : Operation 6738 [1/1] (0.00ns)   --->   "%zext_ln129_49 = zext i12 %or_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6738 'zext' 'zext_ln129_49' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1253 : Operation 6739 [1/1] (0.00ns)   --->   "%weights2_addr_113 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6739 'getelementptr' 'weights2_addr_113' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1253 : Operation 6740 [2/2] (3.25ns)   --->   "%weights2_load_113 = load i12 %weights2_addr_113" [../CCode_backprop/backprop.c:129]   --->   Operation 6740 'load' 'weights2_load_113' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1254 <SV = 458> <Delay = 8.23>
ST_1254 : Operation 6741 [3/5] (8.23ns)   --->   "%add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6741 'dadd' 'add9_i4_8' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6742 [1/6] (7.78ns)   --->   "%mul6_i4_42 = dmul i64 %oracle_activations2_load_43, i64 %bitcast_ln129_43" [../CCode_backprop/backprop.c:129]   --->   Operation 6742 'dmul' 'mul6_i4_42' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6743 [2/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6743 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6744 [3/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6744 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6745 [4/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6745 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6746 [5/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6746 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6747 [1/1] (0.00ns)   --->   "%bitcast_ln129_48 = bitcast i64 %weights2_load_112" [../CCode_backprop/backprop.c:129]   --->   Operation 6747 'bitcast' 'bitcast_ln129_48' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1254 : Operation 6748 [6/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6748 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1254 : Operation 6749 [1/2] (3.25ns)   --->   "%weights2_load_113 = load i12 %weights2_addr_113" [../CCode_backprop/backprop.c:129]   --->   Operation 6749 'load' 'weights2_load_113' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1254 : Operation 6750 [1/1] (0.00ns)   --->   "%or_ln129_49 = or i12 %tmp_13, i12 50" [../CCode_backprop/backprop.c:129]   --->   Operation 6750 'or' 'or_ln129_49' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1254 : Operation 6751 [1/1] (0.00ns)   --->   "%zext_ln129_50 = zext i12 %or_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6751 'zext' 'zext_ln129_50' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1254 : Operation 6752 [1/1] (0.00ns)   --->   "%weights2_addr_114 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6752 'getelementptr' 'weights2_addr_114' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1254 : Operation 6753 [2/2] (3.25ns)   --->   "%weights2_load_114 = load i12 %weights2_addr_114" [../CCode_backprop/backprop.c:129]   --->   Operation 6753 'load' 'weights2_load_114' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1255 <SV = 459> <Delay = 8.23>
ST_1255 : Operation 6754 [2/5] (8.23ns)   --->   "%add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6754 'dadd' 'add9_i4_8' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6755 [1/6] (7.78ns)   --->   "%mul6_i4_43 = dmul i64 %oracle_activations2_load_44, i64 %bitcast_ln129_44" [../CCode_backprop/backprop.c:129]   --->   Operation 6755 'dmul' 'mul6_i4_43' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6756 [2/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6756 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6757 [3/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6757 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6758 [4/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6758 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6759 [5/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6759 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6760 [1/1] (0.00ns)   --->   "%bitcast_ln129_49 = bitcast i64 %weights2_load_113" [../CCode_backprop/backprop.c:129]   --->   Operation 6760 'bitcast' 'bitcast_ln129_49' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1255 : Operation 6761 [6/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6761 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1255 : Operation 6762 [1/2] (3.25ns)   --->   "%weights2_load_114 = load i12 %weights2_addr_114" [../CCode_backprop/backprop.c:129]   --->   Operation 6762 'load' 'weights2_load_114' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1255 : Operation 6763 [1/1] (0.00ns)   --->   "%or_ln129_50 = or i12 %tmp_13, i12 51" [../CCode_backprop/backprop.c:129]   --->   Operation 6763 'or' 'or_ln129_50' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1255 : Operation 6764 [1/1] (0.00ns)   --->   "%zext_ln129_51 = zext i12 %or_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6764 'zext' 'zext_ln129_51' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1255 : Operation 6765 [1/1] (0.00ns)   --->   "%weights2_addr_115 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6765 'getelementptr' 'weights2_addr_115' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1255 : Operation 6766 [2/2] (3.25ns)   --->   "%weights2_load_115 = load i12 %weights2_addr_115" [../CCode_backprop/backprop.c:129]   --->   Operation 6766 'load' 'weights2_load_115' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1256 <SV = 460> <Delay = 8.23>
ST_1256 : Operation 6767 [1/5] (8.23ns)   --->   "%add9_i4_8 = dadd i64 %add9_i4_7, i64 %mul6_i4_8" [../CCode_backprop/backprop.c:129]   --->   Operation 6767 'dadd' 'add9_i4_8' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6768 [1/6] (7.78ns)   --->   "%mul6_i4_44 = dmul i64 %oracle_activations2_load_45, i64 %bitcast_ln129_45" [../CCode_backprop/backprop.c:129]   --->   Operation 6768 'dmul' 'mul6_i4_44' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6769 [2/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6769 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6770 [3/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6770 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6771 [4/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6771 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6772 [5/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6772 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6773 [1/1] (0.00ns)   --->   "%bitcast_ln129_50 = bitcast i64 %weights2_load_114" [../CCode_backprop/backprop.c:129]   --->   Operation 6773 'bitcast' 'bitcast_ln129_50' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1256 : Operation 6774 [6/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6774 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1256 : Operation 6775 [1/2] (3.25ns)   --->   "%weights2_load_115 = load i12 %weights2_addr_115" [../CCode_backprop/backprop.c:129]   --->   Operation 6775 'load' 'weights2_load_115' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1256 : Operation 6776 [1/1] (0.00ns)   --->   "%or_ln129_51 = or i12 %tmp_13, i12 52" [../CCode_backprop/backprop.c:129]   --->   Operation 6776 'or' 'or_ln129_51' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1256 : Operation 6777 [1/1] (0.00ns)   --->   "%zext_ln129_52 = zext i12 %or_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6777 'zext' 'zext_ln129_52' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1256 : Operation 6778 [1/1] (0.00ns)   --->   "%weights2_addr_116 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6778 'getelementptr' 'weights2_addr_116' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1256 : Operation 6779 [2/2] (3.25ns)   --->   "%weights2_load_116 = load i12 %weights2_addr_116" [../CCode_backprop/backprop.c:129]   --->   Operation 6779 'load' 'weights2_load_116' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1257 <SV = 461> <Delay = 8.23>
ST_1257 : Operation 6780 [5/5] (8.23ns)   --->   "%add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6780 'dadd' 'add9_i4_9' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6781 [1/6] (7.78ns)   --->   "%mul6_i4_45 = dmul i64 %oracle_activations2_load_46, i64 %bitcast_ln129_46" [../CCode_backprop/backprop.c:129]   --->   Operation 6781 'dmul' 'mul6_i4_45' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6782 [2/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6782 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6783 [3/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6783 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6784 [4/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6784 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6785 [5/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6785 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6786 [1/1] (0.00ns)   --->   "%bitcast_ln129_51 = bitcast i64 %weights2_load_115" [../CCode_backprop/backprop.c:129]   --->   Operation 6786 'bitcast' 'bitcast_ln129_51' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1257 : Operation 6787 [6/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6787 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1257 : Operation 6788 [1/2] (3.25ns)   --->   "%weights2_load_116 = load i12 %weights2_addr_116" [../CCode_backprop/backprop.c:129]   --->   Operation 6788 'load' 'weights2_load_116' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1257 : Operation 6789 [1/1] (0.00ns)   --->   "%or_ln129_52 = or i12 %tmp_13, i12 53" [../CCode_backprop/backprop.c:129]   --->   Operation 6789 'or' 'or_ln129_52' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1257 : Operation 6790 [1/1] (0.00ns)   --->   "%zext_ln129_53 = zext i12 %or_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6790 'zext' 'zext_ln129_53' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1257 : Operation 6791 [1/1] (0.00ns)   --->   "%weights2_addr_117 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6791 'getelementptr' 'weights2_addr_117' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1257 : Operation 6792 [2/2] (3.25ns)   --->   "%weights2_load_117 = load i12 %weights2_addr_117" [../CCode_backprop/backprop.c:129]   --->   Operation 6792 'load' 'weights2_load_117' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1258 <SV = 462> <Delay = 8.23>
ST_1258 : Operation 6793 [4/5] (8.23ns)   --->   "%add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6793 'dadd' 'add9_i4_9' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6794 [1/6] (7.78ns)   --->   "%mul6_i4_46 = dmul i64 %oracle_activations2_load_47, i64 %bitcast_ln129_47" [../CCode_backprop/backprop.c:129]   --->   Operation 6794 'dmul' 'mul6_i4_46' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6795 [2/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6795 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6796 [3/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6796 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6797 [4/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6797 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6798 [5/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6798 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6799 [1/1] (0.00ns)   --->   "%bitcast_ln129_52 = bitcast i64 %weights2_load_116" [../CCode_backprop/backprop.c:129]   --->   Operation 6799 'bitcast' 'bitcast_ln129_52' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1258 : Operation 6800 [6/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6800 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1258 : Operation 6801 [1/2] (3.25ns)   --->   "%weights2_load_117 = load i12 %weights2_addr_117" [../CCode_backprop/backprop.c:129]   --->   Operation 6801 'load' 'weights2_load_117' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1258 : Operation 6802 [1/1] (0.00ns)   --->   "%or_ln129_53 = or i12 %tmp_13, i12 54" [../CCode_backprop/backprop.c:129]   --->   Operation 6802 'or' 'or_ln129_53' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1258 : Operation 6803 [1/1] (0.00ns)   --->   "%zext_ln129_54 = zext i12 %or_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6803 'zext' 'zext_ln129_54' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1258 : Operation 6804 [1/1] (0.00ns)   --->   "%weights2_addr_118 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6804 'getelementptr' 'weights2_addr_118' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1258 : Operation 6805 [2/2] (3.25ns)   --->   "%weights2_load_118 = load i12 %weights2_addr_118" [../CCode_backprop/backprop.c:129]   --->   Operation 6805 'load' 'weights2_load_118' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1259 <SV = 463> <Delay = 8.23>
ST_1259 : Operation 6806 [3/5] (8.23ns)   --->   "%add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6806 'dadd' 'add9_i4_9' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6807 [1/6] (7.78ns)   --->   "%mul6_i4_47 = dmul i64 %oracle_activations2_load_48, i64 %bitcast_ln129_48" [../CCode_backprop/backprop.c:129]   --->   Operation 6807 'dmul' 'mul6_i4_47' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6808 [2/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6808 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6809 [3/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6809 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6810 [4/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6810 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6811 [5/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6811 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6812 [1/1] (0.00ns)   --->   "%bitcast_ln129_53 = bitcast i64 %weights2_load_117" [../CCode_backprop/backprop.c:129]   --->   Operation 6812 'bitcast' 'bitcast_ln129_53' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1259 : Operation 6813 [6/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6813 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1259 : Operation 6814 [1/2] (3.25ns)   --->   "%weights2_load_118 = load i12 %weights2_addr_118" [../CCode_backprop/backprop.c:129]   --->   Operation 6814 'load' 'weights2_load_118' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1259 : Operation 6815 [1/1] (0.00ns)   --->   "%or_ln129_54 = or i12 %tmp_13, i12 55" [../CCode_backprop/backprop.c:129]   --->   Operation 6815 'or' 'or_ln129_54' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1259 : Operation 6816 [1/1] (0.00ns)   --->   "%zext_ln129_55 = zext i12 %or_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6816 'zext' 'zext_ln129_55' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1259 : Operation 6817 [1/1] (0.00ns)   --->   "%weights2_addr_119 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6817 'getelementptr' 'weights2_addr_119' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1259 : Operation 6818 [2/2] (3.25ns)   --->   "%weights2_load_119 = load i12 %weights2_addr_119" [../CCode_backprop/backprop.c:129]   --->   Operation 6818 'load' 'weights2_load_119' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1260 <SV = 464> <Delay = 8.23>
ST_1260 : Operation 6819 [2/5] (8.23ns)   --->   "%add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6819 'dadd' 'add9_i4_9' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6820 [1/6] (7.78ns)   --->   "%mul6_i4_48 = dmul i64 %oracle_activations2_load_49, i64 %bitcast_ln129_49" [../CCode_backprop/backprop.c:129]   --->   Operation 6820 'dmul' 'mul6_i4_48' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6821 [2/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6821 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6822 [3/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6822 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6823 [4/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6823 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6824 [5/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6824 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6825 [1/1] (0.00ns)   --->   "%bitcast_ln129_54 = bitcast i64 %weights2_load_118" [../CCode_backprop/backprop.c:129]   --->   Operation 6825 'bitcast' 'bitcast_ln129_54' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1260 : Operation 6826 [6/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6826 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1260 : Operation 6827 [1/2] (3.25ns)   --->   "%weights2_load_119 = load i12 %weights2_addr_119" [../CCode_backprop/backprop.c:129]   --->   Operation 6827 'load' 'weights2_load_119' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1260 : Operation 6828 [1/1] (0.00ns)   --->   "%or_ln129_55 = or i12 %tmp_13, i12 56" [../CCode_backprop/backprop.c:129]   --->   Operation 6828 'or' 'or_ln129_55' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1260 : Operation 6829 [1/1] (0.00ns)   --->   "%zext_ln129_56 = zext i12 %or_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6829 'zext' 'zext_ln129_56' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1260 : Operation 6830 [1/1] (0.00ns)   --->   "%weights2_addr_120 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6830 'getelementptr' 'weights2_addr_120' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1260 : Operation 6831 [2/2] (3.25ns)   --->   "%weights2_load_120 = load i12 %weights2_addr_120" [../CCode_backprop/backprop.c:129]   --->   Operation 6831 'load' 'weights2_load_120' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1261 <SV = 465> <Delay = 8.23>
ST_1261 : Operation 6832 [1/5] (8.23ns)   --->   "%add9_i4_9 = dadd i64 %add9_i4_8, i64 %mul6_i4_9" [../CCode_backprop/backprop.c:129]   --->   Operation 6832 'dadd' 'add9_i4_9' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6833 [1/6] (7.78ns)   --->   "%mul6_i4_49 = dmul i64 %oracle_activations2_load_50, i64 %bitcast_ln129_50" [../CCode_backprop/backprop.c:129]   --->   Operation 6833 'dmul' 'mul6_i4_49' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6834 [2/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6834 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6835 [3/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6835 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6836 [4/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6836 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6837 [5/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6837 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6838 [1/1] (0.00ns)   --->   "%bitcast_ln129_55 = bitcast i64 %weights2_load_119" [../CCode_backprop/backprop.c:129]   --->   Operation 6838 'bitcast' 'bitcast_ln129_55' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1261 : Operation 6839 [6/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6839 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1261 : Operation 6840 [1/2] (3.25ns)   --->   "%weights2_load_120 = load i12 %weights2_addr_120" [../CCode_backprop/backprop.c:129]   --->   Operation 6840 'load' 'weights2_load_120' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1261 : Operation 6841 [1/1] (0.00ns)   --->   "%or_ln129_56 = or i12 %tmp_13, i12 57" [../CCode_backprop/backprop.c:129]   --->   Operation 6841 'or' 'or_ln129_56' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1261 : Operation 6842 [1/1] (0.00ns)   --->   "%zext_ln129_57 = zext i12 %or_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6842 'zext' 'zext_ln129_57' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1261 : Operation 6843 [1/1] (0.00ns)   --->   "%weights2_addr_121 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6843 'getelementptr' 'weights2_addr_121' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1261 : Operation 6844 [2/2] (3.25ns)   --->   "%weights2_load_121 = load i12 %weights2_addr_121" [../CCode_backprop/backprop.c:129]   --->   Operation 6844 'load' 'weights2_load_121' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1262 <SV = 466> <Delay = 8.23>
ST_1262 : Operation 6845 [5/5] (8.23ns)   --->   "%add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s" [../CCode_backprop/backprop.c:129]   --->   Operation 6845 'dadd' 'add9_i4_s' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6846 [1/6] (7.78ns)   --->   "%mul6_i4_50 = dmul i64 %oracle_activations2_load_51, i64 %bitcast_ln129_51" [../CCode_backprop/backprop.c:129]   --->   Operation 6846 'dmul' 'mul6_i4_50' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6847 [2/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6847 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6848 [3/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6848 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6849 [4/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6849 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6850 [5/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6850 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6851 [1/1] (0.00ns)   --->   "%bitcast_ln129_56 = bitcast i64 %weights2_load_120" [../CCode_backprop/backprop.c:129]   --->   Operation 6851 'bitcast' 'bitcast_ln129_56' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1262 : Operation 6852 [6/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6852 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1262 : Operation 6853 [1/2] (3.25ns)   --->   "%weights2_load_121 = load i12 %weights2_addr_121" [../CCode_backprop/backprop.c:129]   --->   Operation 6853 'load' 'weights2_load_121' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1262 : Operation 6854 [1/1] (0.00ns)   --->   "%or_ln129_57 = or i12 %tmp_13, i12 58" [../CCode_backprop/backprop.c:129]   --->   Operation 6854 'or' 'or_ln129_57' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1262 : Operation 6855 [1/1] (0.00ns)   --->   "%zext_ln129_58 = zext i12 %or_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6855 'zext' 'zext_ln129_58' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1262 : Operation 6856 [1/1] (0.00ns)   --->   "%weights2_addr_122 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6856 'getelementptr' 'weights2_addr_122' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1262 : Operation 6857 [2/2] (3.25ns)   --->   "%weights2_load_122 = load i12 %weights2_addr_122" [../CCode_backprop/backprop.c:129]   --->   Operation 6857 'load' 'weights2_load_122' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1263 <SV = 467> <Delay = 8.23>
ST_1263 : Operation 6858 [4/5] (8.23ns)   --->   "%add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s" [../CCode_backprop/backprop.c:129]   --->   Operation 6858 'dadd' 'add9_i4_s' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6859 [1/6] (7.78ns)   --->   "%mul6_i4_51 = dmul i64 %oracle_activations2_load_52, i64 %bitcast_ln129_52" [../CCode_backprop/backprop.c:129]   --->   Operation 6859 'dmul' 'mul6_i4_51' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6860 [2/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6860 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6861 [3/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6861 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6862 [4/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6862 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6863 [5/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6863 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6864 [1/1] (0.00ns)   --->   "%bitcast_ln129_57 = bitcast i64 %weights2_load_121" [../CCode_backprop/backprop.c:129]   --->   Operation 6864 'bitcast' 'bitcast_ln129_57' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1263 : Operation 6865 [6/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6865 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1263 : Operation 6866 [1/2] (3.25ns)   --->   "%weights2_load_122 = load i12 %weights2_addr_122" [../CCode_backprop/backprop.c:129]   --->   Operation 6866 'load' 'weights2_load_122' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1263 : Operation 6867 [1/1] (0.00ns)   --->   "%or_ln129_58 = or i12 %tmp_13, i12 59" [../CCode_backprop/backprop.c:129]   --->   Operation 6867 'or' 'or_ln129_58' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1263 : Operation 6868 [1/1] (0.00ns)   --->   "%zext_ln129_59 = zext i12 %or_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6868 'zext' 'zext_ln129_59' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1263 : Operation 6869 [1/1] (0.00ns)   --->   "%weights2_addr_123 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6869 'getelementptr' 'weights2_addr_123' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1263 : Operation 6870 [2/2] (3.25ns)   --->   "%weights2_load_123 = load i12 %weights2_addr_123" [../CCode_backprop/backprop.c:129]   --->   Operation 6870 'load' 'weights2_load_123' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1264 <SV = 468> <Delay = 8.23>
ST_1264 : Operation 6871 [3/5] (8.23ns)   --->   "%add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s" [../CCode_backprop/backprop.c:129]   --->   Operation 6871 'dadd' 'add9_i4_s' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6872 [1/6] (7.78ns)   --->   "%mul6_i4_52 = dmul i64 %oracle_activations2_load_53, i64 %bitcast_ln129_53" [../CCode_backprop/backprop.c:129]   --->   Operation 6872 'dmul' 'mul6_i4_52' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6873 [2/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6873 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6874 [3/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6874 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6875 [4/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6875 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6876 [5/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6876 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6877 [1/1] (0.00ns)   --->   "%bitcast_ln129_58 = bitcast i64 %weights2_load_122" [../CCode_backprop/backprop.c:129]   --->   Operation 6877 'bitcast' 'bitcast_ln129_58' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1264 : Operation 6878 [6/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6878 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1264 : Operation 6879 [1/2] (3.25ns)   --->   "%weights2_load_123 = load i12 %weights2_addr_123" [../CCode_backprop/backprop.c:129]   --->   Operation 6879 'load' 'weights2_load_123' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1264 : Operation 6880 [1/1] (0.00ns)   --->   "%or_ln129_59 = or i12 %tmp_13, i12 60" [../CCode_backprop/backprop.c:129]   --->   Operation 6880 'or' 'or_ln129_59' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1264 : Operation 6881 [1/1] (0.00ns)   --->   "%zext_ln129_60 = zext i12 %or_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6881 'zext' 'zext_ln129_60' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1264 : Operation 6882 [1/1] (0.00ns)   --->   "%weights2_addr_124 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6882 'getelementptr' 'weights2_addr_124' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1264 : Operation 6883 [2/2] (3.25ns)   --->   "%weights2_load_124 = load i12 %weights2_addr_124" [../CCode_backprop/backprop.c:129]   --->   Operation 6883 'load' 'weights2_load_124' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1265 <SV = 469> <Delay = 8.23>
ST_1265 : Operation 6884 [2/5] (8.23ns)   --->   "%add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s" [../CCode_backprop/backprop.c:129]   --->   Operation 6884 'dadd' 'add9_i4_s' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6885 [1/6] (7.78ns)   --->   "%mul6_i4_53 = dmul i64 %oracle_activations2_load_54, i64 %bitcast_ln129_54" [../CCode_backprop/backprop.c:129]   --->   Operation 6885 'dmul' 'mul6_i4_53' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6886 [2/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6886 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6887 [3/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6887 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6888 [4/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6888 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6889 [5/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6889 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6890 [1/1] (0.00ns)   --->   "%bitcast_ln129_59 = bitcast i64 %weights2_load_123" [../CCode_backprop/backprop.c:129]   --->   Operation 6890 'bitcast' 'bitcast_ln129_59' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1265 : Operation 6891 [6/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6891 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1265 : Operation 6892 [1/2] (3.25ns)   --->   "%weights2_load_124 = load i12 %weights2_addr_124" [../CCode_backprop/backprop.c:129]   --->   Operation 6892 'load' 'weights2_load_124' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1265 : Operation 6893 [1/1] (0.00ns)   --->   "%or_ln129_60 = or i12 %tmp_13, i12 61" [../CCode_backprop/backprop.c:129]   --->   Operation 6893 'or' 'or_ln129_60' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1265 : Operation 6894 [1/1] (0.00ns)   --->   "%zext_ln129_61 = zext i12 %or_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6894 'zext' 'zext_ln129_61' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1265 : Operation 6895 [1/1] (0.00ns)   --->   "%weights2_addr_125 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6895 'getelementptr' 'weights2_addr_125' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1265 : Operation 6896 [2/2] (3.25ns)   --->   "%weights2_load_125 = load i12 %weights2_addr_125" [../CCode_backprop/backprop.c:129]   --->   Operation 6896 'load' 'weights2_load_125' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1266 <SV = 470> <Delay = 8.23>
ST_1266 : Operation 6897 [1/5] (8.23ns)   --->   "%add9_i4_s = dadd i64 %add9_i4_9, i64 %mul6_i4_s" [../CCode_backprop/backprop.c:129]   --->   Operation 6897 'dadd' 'add9_i4_s' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6898 [1/6] (7.78ns)   --->   "%mul6_i4_54 = dmul i64 %oracle_activations2_load_55, i64 %bitcast_ln129_55" [../CCode_backprop/backprop.c:129]   --->   Operation 6898 'dmul' 'mul6_i4_54' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6899 [2/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6899 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6900 [3/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6900 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6901 [4/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6901 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6902 [5/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6902 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6903 [1/1] (0.00ns)   --->   "%bitcast_ln129_60 = bitcast i64 %weights2_load_124" [../CCode_backprop/backprop.c:129]   --->   Operation 6903 'bitcast' 'bitcast_ln129_60' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1266 : Operation 6904 [6/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6904 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1266 : Operation 6905 [1/2] (3.25ns)   --->   "%weights2_load_125 = load i12 %weights2_addr_125" [../CCode_backprop/backprop.c:129]   --->   Operation 6905 'load' 'weights2_load_125' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1266 : Operation 6906 [1/1] (0.00ns)   --->   "%or_ln129_61 = or i12 %tmp_13, i12 62" [../CCode_backprop/backprop.c:129]   --->   Operation 6906 'or' 'or_ln129_61' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1266 : Operation 6907 [1/1] (0.00ns)   --->   "%zext_ln129_62 = zext i12 %or_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6907 'zext' 'zext_ln129_62' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1266 : Operation 6908 [1/1] (0.00ns)   --->   "%weights2_addr_126 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6908 'getelementptr' 'weights2_addr_126' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1266 : Operation 6909 [2/2] (3.25ns)   --->   "%weights2_load_126 = load i12 %weights2_addr_126" [../CCode_backprop/backprop.c:129]   --->   Operation 6909 'load' 'weights2_load_126' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1267 <SV = 471> <Delay = 8.23>
ST_1267 : Operation 6910 [5/5] (8.23ns)   --->   "%add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6910 'dadd' 'add9_i4_10' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6911 [1/6] (7.78ns)   --->   "%mul6_i4_55 = dmul i64 %oracle_activations2_load_56, i64 %bitcast_ln129_56" [../CCode_backprop/backprop.c:129]   --->   Operation 6911 'dmul' 'mul6_i4_55' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6912 [2/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6912 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6913 [3/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6913 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6914 [4/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6914 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6915 [5/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6915 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6916 [1/1] (0.00ns)   --->   "%bitcast_ln129_61 = bitcast i64 %weights2_load_125" [../CCode_backprop/backprop.c:129]   --->   Operation 6916 'bitcast' 'bitcast_ln129_61' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1267 : Operation 6917 [6/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6917 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1267 : Operation 6918 [1/2] (3.25ns)   --->   "%weights2_load_126 = load i12 %weights2_addr_126" [../CCode_backprop/backprop.c:129]   --->   Operation 6918 'load' 'weights2_load_126' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>
ST_1267 : Operation 6919 [1/1] (0.00ns)   --->   "%or_ln129_62 = or i12 %tmp_13, i12 63" [../CCode_backprop/backprop.c:129]   --->   Operation 6919 'or' 'or_ln129_62' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1267 : Operation 6920 [1/1] (0.00ns)   --->   "%zext_ln129_63 = zext i12 %or_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6920 'zext' 'zext_ln129_63' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1267 : Operation 6921 [1/1] (0.00ns)   --->   "%weights2_addr_127 = getelementptr i64 %weights2, i64 0, i64 %zext_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6921 'getelementptr' 'weights2_addr_127' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1267 : Operation 6922 [2/2] (3.25ns)   --->   "%weights2_load_127 = load i12 %weights2_addr_127" [../CCode_backprop/backprop.c:129]   --->   Operation 6922 'load' 'weights2_load_127' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1268 <SV = 472> <Delay = 8.23>
ST_1268 : Operation 6923 [4/5] (8.23ns)   --->   "%add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6923 'dadd' 'add9_i4_10' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6924 [1/6] (7.78ns)   --->   "%mul6_i4_56 = dmul i64 %oracle_activations2_load_57, i64 %bitcast_ln129_57" [../CCode_backprop/backprop.c:129]   --->   Operation 6924 'dmul' 'mul6_i4_56' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6925 [2/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6925 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6926 [3/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6926 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6927 [4/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6927 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6928 [5/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6928 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6929 [1/1] (0.00ns)   --->   "%bitcast_ln129_62 = bitcast i64 %weights2_load_126" [../CCode_backprop/backprop.c:129]   --->   Operation 6929 'bitcast' 'bitcast_ln129_62' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1268 : Operation 6930 [6/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6930 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1268 : Operation 6931 [1/2] (3.25ns)   --->   "%weights2_load_127 = load i12 %weights2_addr_127" [../CCode_backprop/backprop.c:129]   --->   Operation 6931 'load' 'weights2_load_127' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4096> <RAM>

State 1269 <SV = 473> <Delay = 8.23>
ST_1269 : Operation 6932 [3/5] (8.23ns)   --->   "%add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6932 'dadd' 'add9_i4_10' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6933 [1/6] (7.78ns)   --->   "%mul6_i4_57 = dmul i64 %oracle_activations2_load_58, i64 %bitcast_ln129_58" [../CCode_backprop/backprop.c:129]   --->   Operation 6933 'dmul' 'mul6_i4_57' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6934 [2/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6934 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6935 [3/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6935 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6936 [4/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6936 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6937 [5/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6937 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1269 : Operation 6938 [1/1] (0.00ns)   --->   "%bitcast_ln129_63 = bitcast i64 %weights2_load_127" [../CCode_backprop/backprop.c:129]   --->   Operation 6938 'bitcast' 'bitcast_ln129_63' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1269 : Operation 6939 [6/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6939 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1270 <SV = 474> <Delay = 8.23>
ST_1270 : Operation 6940 [2/5] (8.23ns)   --->   "%add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6940 'dadd' 'add9_i4_10' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6941 [1/6] (7.78ns)   --->   "%mul6_i4_58 = dmul i64 %oracle_activations2_load_59, i64 %bitcast_ln129_59" [../CCode_backprop/backprop.c:129]   --->   Operation 6941 'dmul' 'mul6_i4_58' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6942 [2/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6942 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6943 [3/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6943 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6944 [4/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6944 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1270 : Operation 6945 [5/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6945 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1271 <SV = 475> <Delay = 8.23>
ST_1271 : Operation 6946 [1/5] (8.23ns)   --->   "%add9_i4_10 = dadd i64 %add9_i4_s, i64 %mul6_i4_10" [../CCode_backprop/backprop.c:129]   --->   Operation 6946 'dadd' 'add9_i4_10' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 6947 [1/6] (7.78ns)   --->   "%mul6_i4_59 = dmul i64 %oracle_activations2_load_60, i64 %bitcast_ln129_60" [../CCode_backprop/backprop.c:129]   --->   Operation 6947 'dmul' 'mul6_i4_59' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 6948 [2/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6948 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 6949 [3/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6949 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1271 : Operation 6950 [4/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6950 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1272 <SV = 476> <Delay = 8.23>
ST_1272 : Operation 6951 [5/5] (8.23ns)   --->   "%add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6951 'dadd' 'add9_i4_11' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1272 : Operation 6952 [1/6] (7.78ns)   --->   "%mul6_i4_60 = dmul i64 %oracle_activations2_load_61, i64 %bitcast_ln129_61" [../CCode_backprop/backprop.c:129]   --->   Operation 6952 'dmul' 'mul6_i4_60' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1272 : Operation 6953 [2/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6953 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1272 : Operation 6954 [3/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6954 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1273 <SV = 477> <Delay = 8.23>
ST_1273 : Operation 6955 [4/5] (8.23ns)   --->   "%add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6955 'dadd' 'add9_i4_11' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1273 : Operation 6956 [1/6] (7.78ns)   --->   "%mul6_i4_61 = dmul i64 %oracle_activations2_load_62, i64 %bitcast_ln129_62" [../CCode_backprop/backprop.c:129]   --->   Operation 6956 'dmul' 'mul6_i4_61' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1273 : Operation 6957 [2/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6957 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1274 <SV = 478> <Delay = 8.23>
ST_1274 : Operation 6958 [3/5] (8.23ns)   --->   "%add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6958 'dadd' 'add9_i4_11' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1274 : Operation 6959 [1/6] (7.78ns)   --->   "%mul6_i4_62 = dmul i64 %oracle_activations2_load_63, i64 %bitcast_ln129_63" [../CCode_backprop/backprop.c:129]   --->   Operation 6959 'dmul' 'mul6_i4_62' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1275 <SV = 479> <Delay = 8.23>
ST_1275 : Operation 6960 [2/5] (8.23ns)   --->   "%add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6960 'dadd' 'add9_i4_11' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1276 <SV = 480> <Delay = 8.23>
ST_1276 : Operation 6961 [1/5] (8.23ns)   --->   "%add9_i4_11 = dadd i64 %add9_i4_10, i64 %mul6_i4_11" [../CCode_backprop/backprop.c:129]   --->   Operation 6961 'dadd' 'add9_i4_11' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1277 <SV = 481> <Delay = 8.23>
ST_1277 : Operation 6962 [5/5] (8.23ns)   --->   "%add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6962 'dadd' 'add9_i4_12' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1278 <SV = 482> <Delay = 8.23>
ST_1278 : Operation 6963 [4/5] (8.23ns)   --->   "%add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6963 'dadd' 'add9_i4_12' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1279 <SV = 483> <Delay = 8.23>
ST_1279 : Operation 6964 [3/5] (8.23ns)   --->   "%add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6964 'dadd' 'add9_i4_12' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1280 <SV = 484> <Delay = 8.23>
ST_1280 : Operation 6965 [2/5] (8.23ns)   --->   "%add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6965 'dadd' 'add9_i4_12' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1281 <SV = 485> <Delay = 8.23>
ST_1281 : Operation 6966 [1/5] (8.23ns)   --->   "%add9_i4_12 = dadd i64 %add9_i4_11, i64 %mul6_i4_12" [../CCode_backprop/backprop.c:129]   --->   Operation 6966 'dadd' 'add9_i4_12' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1282 <SV = 486> <Delay = 8.23>
ST_1282 : Operation 6967 [5/5] (8.23ns)   --->   "%add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6967 'dadd' 'add9_i4_13' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1283 <SV = 487> <Delay = 8.23>
ST_1283 : Operation 6968 [4/5] (8.23ns)   --->   "%add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6968 'dadd' 'add9_i4_13' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1284 <SV = 488> <Delay = 8.23>
ST_1284 : Operation 6969 [3/5] (8.23ns)   --->   "%add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6969 'dadd' 'add9_i4_13' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1285 <SV = 489> <Delay = 8.23>
ST_1285 : Operation 6970 [2/5] (8.23ns)   --->   "%add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6970 'dadd' 'add9_i4_13' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1286 <SV = 490> <Delay = 8.23>
ST_1286 : Operation 6971 [1/5] (8.23ns)   --->   "%add9_i4_13 = dadd i64 %add9_i4_12, i64 %mul6_i4_13" [../CCode_backprop/backprop.c:129]   --->   Operation 6971 'dadd' 'add9_i4_13' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1287 <SV = 491> <Delay = 8.23>
ST_1287 : Operation 6972 [5/5] (8.23ns)   --->   "%add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6972 'dadd' 'add9_i4_14' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1288 <SV = 492> <Delay = 8.23>
ST_1288 : Operation 6973 [4/5] (8.23ns)   --->   "%add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6973 'dadd' 'add9_i4_14' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1289 <SV = 493> <Delay = 8.23>
ST_1289 : Operation 6974 [3/5] (8.23ns)   --->   "%add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6974 'dadd' 'add9_i4_14' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1290 <SV = 494> <Delay = 8.23>
ST_1290 : Operation 6975 [2/5] (8.23ns)   --->   "%add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6975 'dadd' 'add9_i4_14' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1291 <SV = 495> <Delay = 8.23>
ST_1291 : Operation 6976 [1/5] (8.23ns)   --->   "%add9_i4_14 = dadd i64 %add9_i4_13, i64 %mul6_i4_14" [../CCode_backprop/backprop.c:129]   --->   Operation 6976 'dadd' 'add9_i4_14' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1292 <SV = 496> <Delay = 8.23>
ST_1292 : Operation 6977 [5/5] (8.23ns)   --->   "%add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6977 'dadd' 'add9_i4_15' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1293 <SV = 497> <Delay = 8.23>
ST_1293 : Operation 6978 [4/5] (8.23ns)   --->   "%add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6978 'dadd' 'add9_i4_15' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1294 <SV = 498> <Delay = 8.23>
ST_1294 : Operation 6979 [3/5] (8.23ns)   --->   "%add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6979 'dadd' 'add9_i4_15' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1295 <SV = 499> <Delay = 8.23>
ST_1295 : Operation 6980 [2/5] (8.23ns)   --->   "%add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6980 'dadd' 'add9_i4_15' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1296 <SV = 500> <Delay = 8.23>
ST_1296 : Operation 6981 [1/5] (8.23ns)   --->   "%add9_i4_15 = dadd i64 %add9_i4_14, i64 %mul6_i4_15" [../CCode_backprop/backprop.c:129]   --->   Operation 6981 'dadd' 'add9_i4_15' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1297 <SV = 501> <Delay = 8.23>
ST_1297 : Operation 6982 [5/5] (8.23ns)   --->   "%add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6982 'dadd' 'add9_i4_16' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1298 <SV = 502> <Delay = 8.23>
ST_1298 : Operation 6983 [4/5] (8.23ns)   --->   "%add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6983 'dadd' 'add9_i4_16' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1299 <SV = 503> <Delay = 8.23>
ST_1299 : Operation 6984 [3/5] (8.23ns)   --->   "%add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6984 'dadd' 'add9_i4_16' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1300 <SV = 504> <Delay = 8.23>
ST_1300 : Operation 6985 [2/5] (8.23ns)   --->   "%add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6985 'dadd' 'add9_i4_16' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1301 <SV = 505> <Delay = 8.23>
ST_1301 : Operation 6986 [1/5] (8.23ns)   --->   "%add9_i4_16 = dadd i64 %add9_i4_15, i64 %mul6_i4_16" [../CCode_backprop/backprop.c:129]   --->   Operation 6986 'dadd' 'add9_i4_16' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1302 <SV = 506> <Delay = 8.23>
ST_1302 : Operation 6987 [5/5] (8.23ns)   --->   "%add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6987 'dadd' 'add9_i4_17' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1303 <SV = 507> <Delay = 8.23>
ST_1303 : Operation 6988 [4/5] (8.23ns)   --->   "%add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6988 'dadd' 'add9_i4_17' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1304 <SV = 508> <Delay = 8.23>
ST_1304 : Operation 6989 [3/5] (8.23ns)   --->   "%add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6989 'dadd' 'add9_i4_17' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1305 <SV = 509> <Delay = 8.23>
ST_1305 : Operation 6990 [2/5] (8.23ns)   --->   "%add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6990 'dadd' 'add9_i4_17' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1306 <SV = 510> <Delay = 8.23>
ST_1306 : Operation 6991 [1/5] (8.23ns)   --->   "%add9_i4_17 = dadd i64 %add9_i4_16, i64 %mul6_i4_17" [../CCode_backprop/backprop.c:129]   --->   Operation 6991 'dadd' 'add9_i4_17' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1307 <SV = 511> <Delay = 8.23>
ST_1307 : Operation 6992 [5/5] (8.23ns)   --->   "%add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6992 'dadd' 'add9_i4_18' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1308 <SV = 512> <Delay = 8.23>
ST_1308 : Operation 6993 [4/5] (8.23ns)   --->   "%add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6993 'dadd' 'add9_i4_18' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1309 <SV = 513> <Delay = 8.23>
ST_1309 : Operation 6994 [3/5] (8.23ns)   --->   "%add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6994 'dadd' 'add9_i4_18' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1310 <SV = 514> <Delay = 8.23>
ST_1310 : Operation 6995 [2/5] (8.23ns)   --->   "%add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6995 'dadd' 'add9_i4_18' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1311 <SV = 515> <Delay = 8.23>
ST_1311 : Operation 6996 [1/5] (8.23ns)   --->   "%add9_i4_18 = dadd i64 %add9_i4_17, i64 %mul6_i4_18" [../CCode_backprop/backprop.c:129]   --->   Operation 6996 'dadd' 'add9_i4_18' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1312 <SV = 516> <Delay = 8.23>
ST_1312 : Operation 6997 [5/5] (8.23ns)   --->   "%add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6997 'dadd' 'add9_i4_19' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1313 <SV = 517> <Delay = 8.23>
ST_1313 : Operation 6998 [4/5] (8.23ns)   --->   "%add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6998 'dadd' 'add9_i4_19' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1314 <SV = 518> <Delay = 8.23>
ST_1314 : Operation 6999 [3/5] (8.23ns)   --->   "%add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19" [../CCode_backprop/backprop.c:129]   --->   Operation 6999 'dadd' 'add9_i4_19' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1315 <SV = 519> <Delay = 8.23>
ST_1315 : Operation 7000 [2/5] (8.23ns)   --->   "%add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19" [../CCode_backprop/backprop.c:129]   --->   Operation 7000 'dadd' 'add9_i4_19' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1316 <SV = 520> <Delay = 8.23>
ST_1316 : Operation 7001 [1/5] (8.23ns)   --->   "%add9_i4_19 = dadd i64 %add9_i4_18, i64 %mul6_i4_19" [../CCode_backprop/backprop.c:129]   --->   Operation 7001 'dadd' 'add9_i4_19' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1317 <SV = 521> <Delay = 8.23>
ST_1317 : Operation 7002 [5/5] (8.23ns)   --->   "%add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20" [../CCode_backprop/backprop.c:129]   --->   Operation 7002 'dadd' 'add9_i4_20' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1318 <SV = 522> <Delay = 8.23>
ST_1318 : Operation 7003 [4/5] (8.23ns)   --->   "%add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20" [../CCode_backprop/backprop.c:129]   --->   Operation 7003 'dadd' 'add9_i4_20' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1319 <SV = 523> <Delay = 8.23>
ST_1319 : Operation 7004 [3/5] (8.23ns)   --->   "%add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20" [../CCode_backprop/backprop.c:129]   --->   Operation 7004 'dadd' 'add9_i4_20' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1320 <SV = 524> <Delay = 8.23>
ST_1320 : Operation 7005 [2/5] (8.23ns)   --->   "%add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20" [../CCode_backprop/backprop.c:129]   --->   Operation 7005 'dadd' 'add9_i4_20' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1321 <SV = 525> <Delay = 8.23>
ST_1321 : Operation 7006 [1/5] (8.23ns)   --->   "%add9_i4_20 = dadd i64 %add9_i4_19, i64 %mul6_i4_20" [../CCode_backprop/backprop.c:129]   --->   Operation 7006 'dadd' 'add9_i4_20' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1322 <SV = 526> <Delay = 8.23>
ST_1322 : Operation 7007 [5/5] (8.23ns)   --->   "%add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21" [../CCode_backprop/backprop.c:129]   --->   Operation 7007 'dadd' 'add9_i4_21' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1323 <SV = 527> <Delay = 8.23>
ST_1323 : Operation 7008 [4/5] (8.23ns)   --->   "%add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21" [../CCode_backprop/backprop.c:129]   --->   Operation 7008 'dadd' 'add9_i4_21' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1324 <SV = 528> <Delay = 8.23>
ST_1324 : Operation 7009 [3/5] (8.23ns)   --->   "%add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21" [../CCode_backprop/backprop.c:129]   --->   Operation 7009 'dadd' 'add9_i4_21' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1325 <SV = 529> <Delay = 8.23>
ST_1325 : Operation 7010 [2/5] (8.23ns)   --->   "%add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21" [../CCode_backprop/backprop.c:129]   --->   Operation 7010 'dadd' 'add9_i4_21' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1326 <SV = 530> <Delay = 8.23>
ST_1326 : Operation 7011 [1/5] (8.23ns)   --->   "%add9_i4_21 = dadd i64 %add9_i4_20, i64 %mul6_i4_21" [../CCode_backprop/backprop.c:129]   --->   Operation 7011 'dadd' 'add9_i4_21' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1327 <SV = 531> <Delay = 8.23>
ST_1327 : Operation 7012 [5/5] (8.23ns)   --->   "%add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22" [../CCode_backprop/backprop.c:129]   --->   Operation 7012 'dadd' 'add9_i4_22' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1328 <SV = 532> <Delay = 8.23>
ST_1328 : Operation 7013 [4/5] (8.23ns)   --->   "%add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22" [../CCode_backprop/backprop.c:129]   --->   Operation 7013 'dadd' 'add9_i4_22' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1329 <SV = 533> <Delay = 8.23>
ST_1329 : Operation 7014 [3/5] (8.23ns)   --->   "%add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22" [../CCode_backprop/backprop.c:129]   --->   Operation 7014 'dadd' 'add9_i4_22' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1330 <SV = 534> <Delay = 8.23>
ST_1330 : Operation 7015 [2/5] (8.23ns)   --->   "%add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22" [../CCode_backprop/backprop.c:129]   --->   Operation 7015 'dadd' 'add9_i4_22' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1331 <SV = 535> <Delay = 8.23>
ST_1331 : Operation 7016 [1/5] (8.23ns)   --->   "%add9_i4_22 = dadd i64 %add9_i4_21, i64 %mul6_i4_22" [../CCode_backprop/backprop.c:129]   --->   Operation 7016 'dadd' 'add9_i4_22' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1332 <SV = 536> <Delay = 8.23>
ST_1332 : Operation 7017 [5/5] (8.23ns)   --->   "%add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23" [../CCode_backprop/backprop.c:129]   --->   Operation 7017 'dadd' 'add9_i4_23' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1333 <SV = 537> <Delay = 8.23>
ST_1333 : Operation 7018 [4/5] (8.23ns)   --->   "%add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23" [../CCode_backprop/backprop.c:129]   --->   Operation 7018 'dadd' 'add9_i4_23' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1334 <SV = 538> <Delay = 8.23>
ST_1334 : Operation 7019 [3/5] (8.23ns)   --->   "%add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23" [../CCode_backprop/backprop.c:129]   --->   Operation 7019 'dadd' 'add9_i4_23' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1335 <SV = 539> <Delay = 8.23>
ST_1335 : Operation 7020 [2/5] (8.23ns)   --->   "%add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23" [../CCode_backprop/backprop.c:129]   --->   Operation 7020 'dadd' 'add9_i4_23' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1336 <SV = 540> <Delay = 8.23>
ST_1336 : Operation 7021 [1/5] (8.23ns)   --->   "%add9_i4_23 = dadd i64 %add9_i4_22, i64 %mul6_i4_23" [../CCode_backprop/backprop.c:129]   --->   Operation 7021 'dadd' 'add9_i4_23' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1337 <SV = 541> <Delay = 8.23>
ST_1337 : Operation 7022 [5/5] (8.23ns)   --->   "%add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24" [../CCode_backprop/backprop.c:129]   --->   Operation 7022 'dadd' 'add9_i4_24' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1338 <SV = 542> <Delay = 8.23>
ST_1338 : Operation 7023 [4/5] (8.23ns)   --->   "%add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24" [../CCode_backprop/backprop.c:129]   --->   Operation 7023 'dadd' 'add9_i4_24' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1339 <SV = 543> <Delay = 8.23>
ST_1339 : Operation 7024 [3/5] (8.23ns)   --->   "%add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24" [../CCode_backprop/backprop.c:129]   --->   Operation 7024 'dadd' 'add9_i4_24' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1340 <SV = 544> <Delay = 8.23>
ST_1340 : Operation 7025 [2/5] (8.23ns)   --->   "%add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24" [../CCode_backprop/backprop.c:129]   --->   Operation 7025 'dadd' 'add9_i4_24' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1341 <SV = 545> <Delay = 8.23>
ST_1341 : Operation 7026 [1/5] (8.23ns)   --->   "%add9_i4_24 = dadd i64 %add9_i4_23, i64 %mul6_i4_24" [../CCode_backprop/backprop.c:129]   --->   Operation 7026 'dadd' 'add9_i4_24' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1342 <SV = 546> <Delay = 8.23>
ST_1342 : Operation 7027 [5/5] (8.23ns)   --->   "%add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25" [../CCode_backprop/backprop.c:129]   --->   Operation 7027 'dadd' 'add9_i4_25' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1343 <SV = 547> <Delay = 8.23>
ST_1343 : Operation 7028 [4/5] (8.23ns)   --->   "%add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25" [../CCode_backprop/backprop.c:129]   --->   Operation 7028 'dadd' 'add9_i4_25' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1344 <SV = 548> <Delay = 8.23>
ST_1344 : Operation 7029 [3/5] (8.23ns)   --->   "%add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25" [../CCode_backprop/backprop.c:129]   --->   Operation 7029 'dadd' 'add9_i4_25' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1345 <SV = 549> <Delay = 8.23>
ST_1345 : Operation 7030 [2/5] (8.23ns)   --->   "%add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25" [../CCode_backprop/backprop.c:129]   --->   Operation 7030 'dadd' 'add9_i4_25' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1346 <SV = 550> <Delay = 8.23>
ST_1346 : Operation 7031 [1/5] (8.23ns)   --->   "%add9_i4_25 = dadd i64 %add9_i4_24, i64 %mul6_i4_25" [../CCode_backprop/backprop.c:129]   --->   Operation 7031 'dadd' 'add9_i4_25' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1347 <SV = 551> <Delay = 8.23>
ST_1347 : Operation 7032 [5/5] (8.23ns)   --->   "%add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26" [../CCode_backprop/backprop.c:129]   --->   Operation 7032 'dadd' 'add9_i4_26' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1348 <SV = 552> <Delay = 8.23>
ST_1348 : Operation 7033 [4/5] (8.23ns)   --->   "%add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26" [../CCode_backprop/backprop.c:129]   --->   Operation 7033 'dadd' 'add9_i4_26' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1349 <SV = 553> <Delay = 8.23>
ST_1349 : Operation 7034 [3/5] (8.23ns)   --->   "%add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26" [../CCode_backprop/backprop.c:129]   --->   Operation 7034 'dadd' 'add9_i4_26' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1350 <SV = 554> <Delay = 8.23>
ST_1350 : Operation 7035 [2/5] (8.23ns)   --->   "%add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26" [../CCode_backprop/backprop.c:129]   --->   Operation 7035 'dadd' 'add9_i4_26' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1351 <SV = 555> <Delay = 8.23>
ST_1351 : Operation 7036 [1/5] (8.23ns)   --->   "%add9_i4_26 = dadd i64 %add9_i4_25, i64 %mul6_i4_26" [../CCode_backprop/backprop.c:129]   --->   Operation 7036 'dadd' 'add9_i4_26' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1352 <SV = 556> <Delay = 8.23>
ST_1352 : Operation 7037 [5/5] (8.23ns)   --->   "%add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27" [../CCode_backprop/backprop.c:129]   --->   Operation 7037 'dadd' 'add9_i4_27' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1353 <SV = 557> <Delay = 8.23>
ST_1353 : Operation 7038 [4/5] (8.23ns)   --->   "%add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27" [../CCode_backprop/backprop.c:129]   --->   Operation 7038 'dadd' 'add9_i4_27' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1354 <SV = 558> <Delay = 8.23>
ST_1354 : Operation 7039 [3/5] (8.23ns)   --->   "%add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27" [../CCode_backprop/backprop.c:129]   --->   Operation 7039 'dadd' 'add9_i4_27' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1355 <SV = 559> <Delay = 8.23>
ST_1355 : Operation 7040 [2/5] (8.23ns)   --->   "%add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27" [../CCode_backprop/backprop.c:129]   --->   Operation 7040 'dadd' 'add9_i4_27' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1356 <SV = 560> <Delay = 8.23>
ST_1356 : Operation 7041 [1/5] (8.23ns)   --->   "%add9_i4_27 = dadd i64 %add9_i4_26, i64 %mul6_i4_27" [../CCode_backprop/backprop.c:129]   --->   Operation 7041 'dadd' 'add9_i4_27' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1357 <SV = 561> <Delay = 8.23>
ST_1357 : Operation 7042 [5/5] (8.23ns)   --->   "%add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28" [../CCode_backprop/backprop.c:129]   --->   Operation 7042 'dadd' 'add9_i4_28' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1358 <SV = 562> <Delay = 8.23>
ST_1358 : Operation 7043 [4/5] (8.23ns)   --->   "%add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28" [../CCode_backprop/backprop.c:129]   --->   Operation 7043 'dadd' 'add9_i4_28' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1359 <SV = 563> <Delay = 8.23>
ST_1359 : Operation 7044 [3/5] (8.23ns)   --->   "%add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28" [../CCode_backprop/backprop.c:129]   --->   Operation 7044 'dadd' 'add9_i4_28' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1360 <SV = 564> <Delay = 8.23>
ST_1360 : Operation 7045 [2/5] (8.23ns)   --->   "%add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28" [../CCode_backprop/backprop.c:129]   --->   Operation 7045 'dadd' 'add9_i4_28' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1361 <SV = 565> <Delay = 8.23>
ST_1361 : Operation 7046 [1/5] (8.23ns)   --->   "%add9_i4_28 = dadd i64 %add9_i4_27, i64 %mul6_i4_28" [../CCode_backprop/backprop.c:129]   --->   Operation 7046 'dadd' 'add9_i4_28' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1362 <SV = 566> <Delay = 8.23>
ST_1362 : Operation 7047 [5/5] (8.23ns)   --->   "%add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29" [../CCode_backprop/backprop.c:129]   --->   Operation 7047 'dadd' 'add9_i4_29' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1363 <SV = 567> <Delay = 8.23>
ST_1363 : Operation 7048 [4/5] (8.23ns)   --->   "%add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29" [../CCode_backprop/backprop.c:129]   --->   Operation 7048 'dadd' 'add9_i4_29' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1364 <SV = 568> <Delay = 8.23>
ST_1364 : Operation 7049 [3/5] (8.23ns)   --->   "%add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29" [../CCode_backprop/backprop.c:129]   --->   Operation 7049 'dadd' 'add9_i4_29' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1365 <SV = 569> <Delay = 8.23>
ST_1365 : Operation 7050 [2/5] (8.23ns)   --->   "%add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29" [../CCode_backprop/backprop.c:129]   --->   Operation 7050 'dadd' 'add9_i4_29' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1366 <SV = 570> <Delay = 8.23>
ST_1366 : Operation 7051 [1/5] (8.23ns)   --->   "%add9_i4_29 = dadd i64 %add9_i4_28, i64 %mul6_i4_29" [../CCode_backprop/backprop.c:129]   --->   Operation 7051 'dadd' 'add9_i4_29' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1367 <SV = 571> <Delay = 8.23>
ST_1367 : Operation 7052 [5/5] (8.23ns)   --->   "%add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30" [../CCode_backprop/backprop.c:129]   --->   Operation 7052 'dadd' 'add9_i4_30' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1368 <SV = 572> <Delay = 8.23>
ST_1368 : Operation 7053 [4/5] (8.23ns)   --->   "%add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30" [../CCode_backprop/backprop.c:129]   --->   Operation 7053 'dadd' 'add9_i4_30' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1369 <SV = 573> <Delay = 8.23>
ST_1369 : Operation 7054 [3/5] (8.23ns)   --->   "%add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30" [../CCode_backprop/backprop.c:129]   --->   Operation 7054 'dadd' 'add9_i4_30' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1370 <SV = 574> <Delay = 8.23>
ST_1370 : Operation 7055 [2/5] (8.23ns)   --->   "%add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30" [../CCode_backprop/backprop.c:129]   --->   Operation 7055 'dadd' 'add9_i4_30' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1371 <SV = 575> <Delay = 8.23>
ST_1371 : Operation 7056 [1/5] (8.23ns)   --->   "%add9_i4_30 = dadd i64 %add9_i4_29, i64 %mul6_i4_30" [../CCode_backprop/backprop.c:129]   --->   Operation 7056 'dadd' 'add9_i4_30' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1372 <SV = 576> <Delay = 8.23>
ST_1372 : Operation 7057 [5/5] (8.23ns)   --->   "%add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31" [../CCode_backprop/backprop.c:129]   --->   Operation 7057 'dadd' 'add9_i4_31' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1373 <SV = 577> <Delay = 8.23>
ST_1373 : Operation 7058 [4/5] (8.23ns)   --->   "%add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31" [../CCode_backprop/backprop.c:129]   --->   Operation 7058 'dadd' 'add9_i4_31' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1374 <SV = 578> <Delay = 8.23>
ST_1374 : Operation 7059 [3/5] (8.23ns)   --->   "%add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31" [../CCode_backprop/backprop.c:129]   --->   Operation 7059 'dadd' 'add9_i4_31' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1375 <SV = 579> <Delay = 8.23>
ST_1375 : Operation 7060 [2/5] (8.23ns)   --->   "%add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31" [../CCode_backprop/backprop.c:129]   --->   Operation 7060 'dadd' 'add9_i4_31' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1376 <SV = 580> <Delay = 8.23>
ST_1376 : Operation 7061 [1/5] (8.23ns)   --->   "%add9_i4_31 = dadd i64 %add9_i4_30, i64 %mul6_i4_31" [../CCode_backprop/backprop.c:129]   --->   Operation 7061 'dadd' 'add9_i4_31' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1377 <SV = 581> <Delay = 8.23>
ST_1377 : Operation 7062 [5/5] (8.23ns)   --->   "%add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32" [../CCode_backprop/backprop.c:129]   --->   Operation 7062 'dadd' 'add9_i4_32' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1378 <SV = 582> <Delay = 8.23>
ST_1378 : Operation 7063 [4/5] (8.23ns)   --->   "%add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32" [../CCode_backprop/backprop.c:129]   --->   Operation 7063 'dadd' 'add9_i4_32' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1379 <SV = 583> <Delay = 8.23>
ST_1379 : Operation 7064 [3/5] (8.23ns)   --->   "%add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32" [../CCode_backprop/backprop.c:129]   --->   Operation 7064 'dadd' 'add9_i4_32' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1380 <SV = 584> <Delay = 8.23>
ST_1380 : Operation 7065 [2/5] (8.23ns)   --->   "%add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32" [../CCode_backprop/backprop.c:129]   --->   Operation 7065 'dadd' 'add9_i4_32' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1381 <SV = 585> <Delay = 8.23>
ST_1381 : Operation 7066 [1/5] (8.23ns)   --->   "%add9_i4_32 = dadd i64 %add9_i4_31, i64 %mul6_i4_32" [../CCode_backprop/backprop.c:129]   --->   Operation 7066 'dadd' 'add9_i4_32' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1382 <SV = 586> <Delay = 8.23>
ST_1382 : Operation 7067 [5/5] (8.23ns)   --->   "%add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33" [../CCode_backprop/backprop.c:129]   --->   Operation 7067 'dadd' 'add9_i4_33' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1383 <SV = 587> <Delay = 8.23>
ST_1383 : Operation 7068 [4/5] (8.23ns)   --->   "%add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33" [../CCode_backprop/backprop.c:129]   --->   Operation 7068 'dadd' 'add9_i4_33' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1384 <SV = 588> <Delay = 8.23>
ST_1384 : Operation 7069 [3/5] (8.23ns)   --->   "%add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33" [../CCode_backprop/backprop.c:129]   --->   Operation 7069 'dadd' 'add9_i4_33' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1385 <SV = 589> <Delay = 8.23>
ST_1385 : Operation 7070 [2/5] (8.23ns)   --->   "%add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33" [../CCode_backprop/backprop.c:129]   --->   Operation 7070 'dadd' 'add9_i4_33' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1386 <SV = 590> <Delay = 8.23>
ST_1386 : Operation 7071 [1/5] (8.23ns)   --->   "%add9_i4_33 = dadd i64 %add9_i4_32, i64 %mul6_i4_33" [../CCode_backprop/backprop.c:129]   --->   Operation 7071 'dadd' 'add9_i4_33' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1387 <SV = 591> <Delay = 8.23>
ST_1387 : Operation 7072 [5/5] (8.23ns)   --->   "%add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34" [../CCode_backprop/backprop.c:129]   --->   Operation 7072 'dadd' 'add9_i4_34' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1388 <SV = 592> <Delay = 8.23>
ST_1388 : Operation 7073 [4/5] (8.23ns)   --->   "%add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34" [../CCode_backprop/backprop.c:129]   --->   Operation 7073 'dadd' 'add9_i4_34' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1389 <SV = 593> <Delay = 8.23>
ST_1389 : Operation 7074 [3/5] (8.23ns)   --->   "%add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34" [../CCode_backprop/backprop.c:129]   --->   Operation 7074 'dadd' 'add9_i4_34' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1390 <SV = 594> <Delay = 8.23>
ST_1390 : Operation 7075 [2/5] (8.23ns)   --->   "%add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34" [../CCode_backprop/backprop.c:129]   --->   Operation 7075 'dadd' 'add9_i4_34' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1391 <SV = 595> <Delay = 8.23>
ST_1391 : Operation 7076 [1/5] (8.23ns)   --->   "%add9_i4_34 = dadd i64 %add9_i4_33, i64 %mul6_i4_34" [../CCode_backprop/backprop.c:129]   --->   Operation 7076 'dadd' 'add9_i4_34' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1392 <SV = 596> <Delay = 8.23>
ST_1392 : Operation 7077 [5/5] (8.23ns)   --->   "%add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35" [../CCode_backprop/backprop.c:129]   --->   Operation 7077 'dadd' 'add9_i4_35' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1393 <SV = 597> <Delay = 8.23>
ST_1393 : Operation 7078 [4/5] (8.23ns)   --->   "%add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35" [../CCode_backprop/backprop.c:129]   --->   Operation 7078 'dadd' 'add9_i4_35' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1394 <SV = 598> <Delay = 8.23>
ST_1394 : Operation 7079 [3/5] (8.23ns)   --->   "%add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35" [../CCode_backprop/backprop.c:129]   --->   Operation 7079 'dadd' 'add9_i4_35' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1395 <SV = 599> <Delay = 8.23>
ST_1395 : Operation 7080 [2/5] (8.23ns)   --->   "%add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35" [../CCode_backprop/backprop.c:129]   --->   Operation 7080 'dadd' 'add9_i4_35' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1396 <SV = 600> <Delay = 8.23>
ST_1396 : Operation 7081 [1/5] (8.23ns)   --->   "%add9_i4_35 = dadd i64 %add9_i4_34, i64 %mul6_i4_35" [../CCode_backprop/backprop.c:129]   --->   Operation 7081 'dadd' 'add9_i4_35' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1397 <SV = 601> <Delay = 8.23>
ST_1397 : Operation 7082 [5/5] (8.23ns)   --->   "%add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36" [../CCode_backprop/backprop.c:129]   --->   Operation 7082 'dadd' 'add9_i4_36' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1398 <SV = 602> <Delay = 8.23>
ST_1398 : Operation 7083 [4/5] (8.23ns)   --->   "%add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36" [../CCode_backprop/backprop.c:129]   --->   Operation 7083 'dadd' 'add9_i4_36' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1399 <SV = 603> <Delay = 8.23>
ST_1399 : Operation 7084 [3/5] (8.23ns)   --->   "%add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36" [../CCode_backprop/backprop.c:129]   --->   Operation 7084 'dadd' 'add9_i4_36' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1400 <SV = 604> <Delay = 8.23>
ST_1400 : Operation 7085 [2/5] (8.23ns)   --->   "%add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36" [../CCode_backprop/backprop.c:129]   --->   Operation 7085 'dadd' 'add9_i4_36' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1401 <SV = 605> <Delay = 8.23>
ST_1401 : Operation 7086 [1/5] (8.23ns)   --->   "%add9_i4_36 = dadd i64 %add9_i4_35, i64 %mul6_i4_36" [../CCode_backprop/backprop.c:129]   --->   Operation 7086 'dadd' 'add9_i4_36' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1402 <SV = 606> <Delay = 8.23>
ST_1402 : Operation 7087 [5/5] (8.23ns)   --->   "%add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37" [../CCode_backprop/backprop.c:129]   --->   Operation 7087 'dadd' 'add9_i4_37' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1403 <SV = 607> <Delay = 8.23>
ST_1403 : Operation 7088 [4/5] (8.23ns)   --->   "%add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37" [../CCode_backprop/backprop.c:129]   --->   Operation 7088 'dadd' 'add9_i4_37' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1404 <SV = 608> <Delay = 8.23>
ST_1404 : Operation 7089 [3/5] (8.23ns)   --->   "%add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37" [../CCode_backprop/backprop.c:129]   --->   Operation 7089 'dadd' 'add9_i4_37' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1405 <SV = 609> <Delay = 8.23>
ST_1405 : Operation 7090 [2/5] (8.23ns)   --->   "%add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37" [../CCode_backprop/backprop.c:129]   --->   Operation 7090 'dadd' 'add9_i4_37' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1406 <SV = 610> <Delay = 8.23>
ST_1406 : Operation 7091 [1/5] (8.23ns)   --->   "%add9_i4_37 = dadd i64 %add9_i4_36, i64 %mul6_i4_37" [../CCode_backprop/backprop.c:129]   --->   Operation 7091 'dadd' 'add9_i4_37' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1407 <SV = 611> <Delay = 8.23>
ST_1407 : Operation 7092 [5/5] (8.23ns)   --->   "%add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38" [../CCode_backprop/backprop.c:129]   --->   Operation 7092 'dadd' 'add9_i4_38' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1408 <SV = 612> <Delay = 8.23>
ST_1408 : Operation 7093 [4/5] (8.23ns)   --->   "%add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38" [../CCode_backprop/backprop.c:129]   --->   Operation 7093 'dadd' 'add9_i4_38' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1409 <SV = 613> <Delay = 8.23>
ST_1409 : Operation 7094 [3/5] (8.23ns)   --->   "%add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38" [../CCode_backprop/backprop.c:129]   --->   Operation 7094 'dadd' 'add9_i4_38' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1410 <SV = 614> <Delay = 8.23>
ST_1410 : Operation 7095 [2/5] (8.23ns)   --->   "%add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38" [../CCode_backprop/backprop.c:129]   --->   Operation 7095 'dadd' 'add9_i4_38' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1411 <SV = 615> <Delay = 8.23>
ST_1411 : Operation 7096 [1/5] (8.23ns)   --->   "%add9_i4_38 = dadd i64 %add9_i4_37, i64 %mul6_i4_38" [../CCode_backprop/backprop.c:129]   --->   Operation 7096 'dadd' 'add9_i4_38' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1412 <SV = 616> <Delay = 8.23>
ST_1412 : Operation 7097 [5/5] (8.23ns)   --->   "%add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39" [../CCode_backprop/backprop.c:129]   --->   Operation 7097 'dadd' 'add9_i4_39' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1413 <SV = 617> <Delay = 8.23>
ST_1413 : Operation 7098 [4/5] (8.23ns)   --->   "%add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39" [../CCode_backprop/backprop.c:129]   --->   Operation 7098 'dadd' 'add9_i4_39' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1414 <SV = 618> <Delay = 8.23>
ST_1414 : Operation 7099 [3/5] (8.23ns)   --->   "%add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39" [../CCode_backprop/backprop.c:129]   --->   Operation 7099 'dadd' 'add9_i4_39' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1415 <SV = 619> <Delay = 8.23>
ST_1415 : Operation 7100 [2/5] (8.23ns)   --->   "%add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39" [../CCode_backprop/backprop.c:129]   --->   Operation 7100 'dadd' 'add9_i4_39' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1416 <SV = 620> <Delay = 8.23>
ST_1416 : Operation 7101 [1/5] (8.23ns)   --->   "%add9_i4_39 = dadd i64 %add9_i4_38, i64 %mul6_i4_39" [../CCode_backprop/backprop.c:129]   --->   Operation 7101 'dadd' 'add9_i4_39' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1417 <SV = 621> <Delay = 8.23>
ST_1417 : Operation 7102 [5/5] (8.23ns)   --->   "%add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40" [../CCode_backprop/backprop.c:129]   --->   Operation 7102 'dadd' 'add9_i4_40' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1418 <SV = 622> <Delay = 8.23>
ST_1418 : Operation 7103 [4/5] (8.23ns)   --->   "%add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40" [../CCode_backprop/backprop.c:129]   --->   Operation 7103 'dadd' 'add9_i4_40' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1419 <SV = 623> <Delay = 8.23>
ST_1419 : Operation 7104 [3/5] (8.23ns)   --->   "%add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40" [../CCode_backprop/backprop.c:129]   --->   Operation 7104 'dadd' 'add9_i4_40' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1420 <SV = 624> <Delay = 8.23>
ST_1420 : Operation 7105 [2/5] (8.23ns)   --->   "%add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40" [../CCode_backprop/backprop.c:129]   --->   Operation 7105 'dadd' 'add9_i4_40' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1421 <SV = 625> <Delay = 8.23>
ST_1421 : Operation 7106 [1/5] (8.23ns)   --->   "%add9_i4_40 = dadd i64 %add9_i4_39, i64 %mul6_i4_40" [../CCode_backprop/backprop.c:129]   --->   Operation 7106 'dadd' 'add9_i4_40' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1422 <SV = 626> <Delay = 8.23>
ST_1422 : Operation 7107 [5/5] (8.23ns)   --->   "%add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41" [../CCode_backprop/backprop.c:129]   --->   Operation 7107 'dadd' 'add9_i4_41' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1423 <SV = 627> <Delay = 8.23>
ST_1423 : Operation 7108 [4/5] (8.23ns)   --->   "%add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41" [../CCode_backprop/backprop.c:129]   --->   Operation 7108 'dadd' 'add9_i4_41' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1424 <SV = 628> <Delay = 8.23>
ST_1424 : Operation 7109 [3/5] (8.23ns)   --->   "%add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41" [../CCode_backprop/backprop.c:129]   --->   Operation 7109 'dadd' 'add9_i4_41' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1425 <SV = 629> <Delay = 8.23>
ST_1425 : Operation 7110 [2/5] (8.23ns)   --->   "%add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41" [../CCode_backprop/backprop.c:129]   --->   Operation 7110 'dadd' 'add9_i4_41' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1426 <SV = 630> <Delay = 8.23>
ST_1426 : Operation 7111 [1/5] (8.23ns)   --->   "%add9_i4_41 = dadd i64 %add9_i4_40, i64 %mul6_i4_41" [../CCode_backprop/backprop.c:129]   --->   Operation 7111 'dadd' 'add9_i4_41' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1427 <SV = 631> <Delay = 8.23>
ST_1427 : Operation 7112 [5/5] (8.23ns)   --->   "%add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42" [../CCode_backprop/backprop.c:129]   --->   Operation 7112 'dadd' 'add9_i4_42' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1428 <SV = 632> <Delay = 8.23>
ST_1428 : Operation 7113 [4/5] (8.23ns)   --->   "%add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42" [../CCode_backprop/backprop.c:129]   --->   Operation 7113 'dadd' 'add9_i4_42' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1429 <SV = 633> <Delay = 8.23>
ST_1429 : Operation 7114 [3/5] (8.23ns)   --->   "%add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42" [../CCode_backprop/backprop.c:129]   --->   Operation 7114 'dadd' 'add9_i4_42' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1430 <SV = 634> <Delay = 8.23>
ST_1430 : Operation 7115 [2/5] (8.23ns)   --->   "%add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42" [../CCode_backprop/backprop.c:129]   --->   Operation 7115 'dadd' 'add9_i4_42' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1431 <SV = 635> <Delay = 8.23>
ST_1431 : Operation 7116 [1/5] (8.23ns)   --->   "%add9_i4_42 = dadd i64 %add9_i4_41, i64 %mul6_i4_42" [../CCode_backprop/backprop.c:129]   --->   Operation 7116 'dadd' 'add9_i4_42' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1432 <SV = 636> <Delay = 8.23>
ST_1432 : Operation 7117 [5/5] (8.23ns)   --->   "%add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43" [../CCode_backprop/backprop.c:129]   --->   Operation 7117 'dadd' 'add9_i4_43' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1433 <SV = 637> <Delay = 8.23>
ST_1433 : Operation 7118 [4/5] (8.23ns)   --->   "%add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43" [../CCode_backprop/backprop.c:129]   --->   Operation 7118 'dadd' 'add9_i4_43' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1434 <SV = 638> <Delay = 8.23>
ST_1434 : Operation 7119 [3/5] (8.23ns)   --->   "%add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43" [../CCode_backprop/backprop.c:129]   --->   Operation 7119 'dadd' 'add9_i4_43' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1435 <SV = 639> <Delay = 8.23>
ST_1435 : Operation 7120 [2/5] (8.23ns)   --->   "%add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43" [../CCode_backprop/backprop.c:129]   --->   Operation 7120 'dadd' 'add9_i4_43' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1436 <SV = 640> <Delay = 8.23>
ST_1436 : Operation 7121 [1/5] (8.23ns)   --->   "%add9_i4_43 = dadd i64 %add9_i4_42, i64 %mul6_i4_43" [../CCode_backprop/backprop.c:129]   --->   Operation 7121 'dadd' 'add9_i4_43' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1437 <SV = 641> <Delay = 8.23>
ST_1437 : Operation 7122 [5/5] (8.23ns)   --->   "%add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44" [../CCode_backprop/backprop.c:129]   --->   Operation 7122 'dadd' 'add9_i4_44' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1438 <SV = 642> <Delay = 8.23>
ST_1438 : Operation 7123 [4/5] (8.23ns)   --->   "%add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44" [../CCode_backprop/backprop.c:129]   --->   Operation 7123 'dadd' 'add9_i4_44' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1439 <SV = 643> <Delay = 8.23>
ST_1439 : Operation 7124 [3/5] (8.23ns)   --->   "%add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44" [../CCode_backprop/backprop.c:129]   --->   Operation 7124 'dadd' 'add9_i4_44' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1440 <SV = 644> <Delay = 8.23>
ST_1440 : Operation 7125 [2/5] (8.23ns)   --->   "%add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44" [../CCode_backprop/backprop.c:129]   --->   Operation 7125 'dadd' 'add9_i4_44' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1441 <SV = 645> <Delay = 8.23>
ST_1441 : Operation 7126 [1/5] (8.23ns)   --->   "%add9_i4_44 = dadd i64 %add9_i4_43, i64 %mul6_i4_44" [../CCode_backprop/backprop.c:129]   --->   Operation 7126 'dadd' 'add9_i4_44' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1442 <SV = 646> <Delay = 8.23>
ST_1442 : Operation 7127 [5/5] (8.23ns)   --->   "%add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45" [../CCode_backprop/backprop.c:129]   --->   Operation 7127 'dadd' 'add9_i4_45' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1443 <SV = 647> <Delay = 8.23>
ST_1443 : Operation 7128 [4/5] (8.23ns)   --->   "%add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45" [../CCode_backprop/backprop.c:129]   --->   Operation 7128 'dadd' 'add9_i4_45' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1444 <SV = 648> <Delay = 8.23>
ST_1444 : Operation 7129 [3/5] (8.23ns)   --->   "%add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45" [../CCode_backprop/backprop.c:129]   --->   Operation 7129 'dadd' 'add9_i4_45' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1445 <SV = 649> <Delay = 8.23>
ST_1445 : Operation 7130 [2/5] (8.23ns)   --->   "%add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45" [../CCode_backprop/backprop.c:129]   --->   Operation 7130 'dadd' 'add9_i4_45' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1446 <SV = 650> <Delay = 8.23>
ST_1446 : Operation 7131 [1/5] (8.23ns)   --->   "%add9_i4_45 = dadd i64 %add9_i4_44, i64 %mul6_i4_45" [../CCode_backprop/backprop.c:129]   --->   Operation 7131 'dadd' 'add9_i4_45' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1447 <SV = 651> <Delay = 8.23>
ST_1447 : Operation 7132 [5/5] (8.23ns)   --->   "%add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46" [../CCode_backprop/backprop.c:129]   --->   Operation 7132 'dadd' 'add9_i4_46' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1448 <SV = 652> <Delay = 8.23>
ST_1448 : Operation 7133 [4/5] (8.23ns)   --->   "%add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46" [../CCode_backprop/backprop.c:129]   --->   Operation 7133 'dadd' 'add9_i4_46' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1449 <SV = 653> <Delay = 8.23>
ST_1449 : Operation 7134 [3/5] (8.23ns)   --->   "%add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46" [../CCode_backprop/backprop.c:129]   --->   Operation 7134 'dadd' 'add9_i4_46' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1450 <SV = 654> <Delay = 8.23>
ST_1450 : Operation 7135 [2/5] (8.23ns)   --->   "%add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46" [../CCode_backprop/backprop.c:129]   --->   Operation 7135 'dadd' 'add9_i4_46' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1451 <SV = 655> <Delay = 8.23>
ST_1451 : Operation 7136 [1/5] (8.23ns)   --->   "%add9_i4_46 = dadd i64 %add9_i4_45, i64 %mul6_i4_46" [../CCode_backprop/backprop.c:129]   --->   Operation 7136 'dadd' 'add9_i4_46' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1452 <SV = 656> <Delay = 8.23>
ST_1452 : Operation 7137 [5/5] (8.23ns)   --->   "%add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47" [../CCode_backprop/backprop.c:129]   --->   Operation 7137 'dadd' 'add9_i4_47' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1453 <SV = 657> <Delay = 8.23>
ST_1453 : Operation 7138 [4/5] (8.23ns)   --->   "%add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47" [../CCode_backprop/backprop.c:129]   --->   Operation 7138 'dadd' 'add9_i4_47' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1454 <SV = 658> <Delay = 8.23>
ST_1454 : Operation 7139 [3/5] (8.23ns)   --->   "%add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47" [../CCode_backprop/backprop.c:129]   --->   Operation 7139 'dadd' 'add9_i4_47' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1455 <SV = 659> <Delay = 8.23>
ST_1455 : Operation 7140 [2/5] (8.23ns)   --->   "%add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47" [../CCode_backprop/backprop.c:129]   --->   Operation 7140 'dadd' 'add9_i4_47' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1456 <SV = 660> <Delay = 8.23>
ST_1456 : Operation 7141 [1/5] (8.23ns)   --->   "%add9_i4_47 = dadd i64 %add9_i4_46, i64 %mul6_i4_47" [../CCode_backprop/backprop.c:129]   --->   Operation 7141 'dadd' 'add9_i4_47' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1457 <SV = 661> <Delay = 8.23>
ST_1457 : Operation 7142 [5/5] (8.23ns)   --->   "%add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48" [../CCode_backprop/backprop.c:129]   --->   Operation 7142 'dadd' 'add9_i4_48' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1458 <SV = 662> <Delay = 8.23>
ST_1458 : Operation 7143 [4/5] (8.23ns)   --->   "%add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48" [../CCode_backprop/backprop.c:129]   --->   Operation 7143 'dadd' 'add9_i4_48' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1459 <SV = 663> <Delay = 8.23>
ST_1459 : Operation 7144 [3/5] (8.23ns)   --->   "%add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48" [../CCode_backprop/backprop.c:129]   --->   Operation 7144 'dadd' 'add9_i4_48' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1460 <SV = 664> <Delay = 8.23>
ST_1460 : Operation 7145 [2/5] (8.23ns)   --->   "%add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48" [../CCode_backprop/backprop.c:129]   --->   Operation 7145 'dadd' 'add9_i4_48' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1461 <SV = 665> <Delay = 8.23>
ST_1461 : Operation 7146 [1/5] (8.23ns)   --->   "%add9_i4_48 = dadd i64 %add9_i4_47, i64 %mul6_i4_48" [../CCode_backprop/backprop.c:129]   --->   Operation 7146 'dadd' 'add9_i4_48' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1462 <SV = 666> <Delay = 8.23>
ST_1462 : Operation 7147 [5/5] (8.23ns)   --->   "%add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49" [../CCode_backprop/backprop.c:129]   --->   Operation 7147 'dadd' 'add9_i4_49' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1463 <SV = 667> <Delay = 8.23>
ST_1463 : Operation 7148 [4/5] (8.23ns)   --->   "%add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49" [../CCode_backprop/backprop.c:129]   --->   Operation 7148 'dadd' 'add9_i4_49' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1464 <SV = 668> <Delay = 8.23>
ST_1464 : Operation 7149 [3/5] (8.23ns)   --->   "%add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49" [../CCode_backprop/backprop.c:129]   --->   Operation 7149 'dadd' 'add9_i4_49' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1465 <SV = 669> <Delay = 8.23>
ST_1465 : Operation 7150 [2/5] (8.23ns)   --->   "%add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49" [../CCode_backprop/backprop.c:129]   --->   Operation 7150 'dadd' 'add9_i4_49' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1466 <SV = 670> <Delay = 8.23>
ST_1466 : Operation 7151 [1/5] (8.23ns)   --->   "%add9_i4_49 = dadd i64 %add9_i4_48, i64 %mul6_i4_49" [../CCode_backprop/backprop.c:129]   --->   Operation 7151 'dadd' 'add9_i4_49' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1467 <SV = 671> <Delay = 8.23>
ST_1467 : Operation 7152 [5/5] (8.23ns)   --->   "%add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50" [../CCode_backprop/backprop.c:129]   --->   Operation 7152 'dadd' 'add9_i4_50' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1468 <SV = 672> <Delay = 8.23>
ST_1468 : Operation 7153 [4/5] (8.23ns)   --->   "%add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50" [../CCode_backprop/backprop.c:129]   --->   Operation 7153 'dadd' 'add9_i4_50' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1469 <SV = 673> <Delay = 8.23>
ST_1469 : Operation 7154 [3/5] (8.23ns)   --->   "%add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50" [../CCode_backprop/backprop.c:129]   --->   Operation 7154 'dadd' 'add9_i4_50' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1470 <SV = 674> <Delay = 8.23>
ST_1470 : Operation 7155 [2/5] (8.23ns)   --->   "%add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50" [../CCode_backprop/backprop.c:129]   --->   Operation 7155 'dadd' 'add9_i4_50' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1471 <SV = 675> <Delay = 8.23>
ST_1471 : Operation 7156 [1/5] (8.23ns)   --->   "%add9_i4_50 = dadd i64 %add9_i4_49, i64 %mul6_i4_50" [../CCode_backprop/backprop.c:129]   --->   Operation 7156 'dadd' 'add9_i4_50' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1472 <SV = 676> <Delay = 8.23>
ST_1472 : Operation 7157 [5/5] (8.23ns)   --->   "%add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51" [../CCode_backprop/backprop.c:129]   --->   Operation 7157 'dadd' 'add9_i4_51' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1473 <SV = 677> <Delay = 8.23>
ST_1473 : Operation 7158 [4/5] (8.23ns)   --->   "%add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51" [../CCode_backprop/backprop.c:129]   --->   Operation 7158 'dadd' 'add9_i4_51' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1474 <SV = 678> <Delay = 8.23>
ST_1474 : Operation 7159 [3/5] (8.23ns)   --->   "%add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51" [../CCode_backprop/backprop.c:129]   --->   Operation 7159 'dadd' 'add9_i4_51' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1475 <SV = 679> <Delay = 8.23>
ST_1475 : Operation 7160 [2/5] (8.23ns)   --->   "%add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51" [../CCode_backprop/backprop.c:129]   --->   Operation 7160 'dadd' 'add9_i4_51' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1476 <SV = 680> <Delay = 8.23>
ST_1476 : Operation 7161 [1/5] (8.23ns)   --->   "%add9_i4_51 = dadd i64 %add9_i4_50, i64 %mul6_i4_51" [../CCode_backprop/backprop.c:129]   --->   Operation 7161 'dadd' 'add9_i4_51' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1477 <SV = 681> <Delay = 8.23>
ST_1477 : Operation 7162 [5/5] (8.23ns)   --->   "%add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52" [../CCode_backprop/backprop.c:129]   --->   Operation 7162 'dadd' 'add9_i4_52' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1478 <SV = 682> <Delay = 8.23>
ST_1478 : Operation 7163 [4/5] (8.23ns)   --->   "%add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52" [../CCode_backprop/backprop.c:129]   --->   Operation 7163 'dadd' 'add9_i4_52' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1479 <SV = 683> <Delay = 8.23>
ST_1479 : Operation 7164 [3/5] (8.23ns)   --->   "%add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52" [../CCode_backprop/backprop.c:129]   --->   Operation 7164 'dadd' 'add9_i4_52' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1480 <SV = 684> <Delay = 8.23>
ST_1480 : Operation 7165 [2/5] (8.23ns)   --->   "%add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52" [../CCode_backprop/backprop.c:129]   --->   Operation 7165 'dadd' 'add9_i4_52' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1481 <SV = 685> <Delay = 8.23>
ST_1481 : Operation 7166 [1/5] (8.23ns)   --->   "%add9_i4_52 = dadd i64 %add9_i4_51, i64 %mul6_i4_52" [../CCode_backprop/backprop.c:129]   --->   Operation 7166 'dadd' 'add9_i4_52' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1482 <SV = 686> <Delay = 8.23>
ST_1482 : Operation 7167 [5/5] (8.23ns)   --->   "%add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53" [../CCode_backprop/backprop.c:129]   --->   Operation 7167 'dadd' 'add9_i4_53' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1483 <SV = 687> <Delay = 8.23>
ST_1483 : Operation 7168 [4/5] (8.23ns)   --->   "%add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53" [../CCode_backprop/backprop.c:129]   --->   Operation 7168 'dadd' 'add9_i4_53' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1484 <SV = 688> <Delay = 8.23>
ST_1484 : Operation 7169 [3/5] (8.23ns)   --->   "%add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53" [../CCode_backprop/backprop.c:129]   --->   Operation 7169 'dadd' 'add9_i4_53' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1485 <SV = 689> <Delay = 8.23>
ST_1485 : Operation 7170 [2/5] (8.23ns)   --->   "%add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53" [../CCode_backprop/backprop.c:129]   --->   Operation 7170 'dadd' 'add9_i4_53' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1486 <SV = 690> <Delay = 8.23>
ST_1486 : Operation 7171 [1/5] (8.23ns)   --->   "%add9_i4_53 = dadd i64 %add9_i4_52, i64 %mul6_i4_53" [../CCode_backprop/backprop.c:129]   --->   Operation 7171 'dadd' 'add9_i4_53' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1487 <SV = 691> <Delay = 8.23>
ST_1487 : Operation 7172 [5/5] (8.23ns)   --->   "%add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54" [../CCode_backprop/backprop.c:129]   --->   Operation 7172 'dadd' 'add9_i4_54' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1488 <SV = 692> <Delay = 8.23>
ST_1488 : Operation 7173 [4/5] (8.23ns)   --->   "%add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54" [../CCode_backprop/backprop.c:129]   --->   Operation 7173 'dadd' 'add9_i4_54' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1489 <SV = 693> <Delay = 8.23>
ST_1489 : Operation 7174 [3/5] (8.23ns)   --->   "%add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54" [../CCode_backprop/backprop.c:129]   --->   Operation 7174 'dadd' 'add9_i4_54' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1490 <SV = 694> <Delay = 8.23>
ST_1490 : Operation 7175 [2/5] (8.23ns)   --->   "%add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54" [../CCode_backprop/backprop.c:129]   --->   Operation 7175 'dadd' 'add9_i4_54' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1491 <SV = 695> <Delay = 8.23>
ST_1491 : Operation 7176 [1/5] (8.23ns)   --->   "%add9_i4_54 = dadd i64 %add9_i4_53, i64 %mul6_i4_54" [../CCode_backprop/backprop.c:129]   --->   Operation 7176 'dadd' 'add9_i4_54' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1492 <SV = 696> <Delay = 8.23>
ST_1492 : Operation 7177 [5/5] (8.23ns)   --->   "%add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55" [../CCode_backprop/backprop.c:129]   --->   Operation 7177 'dadd' 'add9_i4_55' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1493 <SV = 697> <Delay = 8.23>
ST_1493 : Operation 7178 [4/5] (8.23ns)   --->   "%add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55" [../CCode_backprop/backprop.c:129]   --->   Operation 7178 'dadd' 'add9_i4_55' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1494 <SV = 698> <Delay = 8.23>
ST_1494 : Operation 7179 [3/5] (8.23ns)   --->   "%add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55" [../CCode_backprop/backprop.c:129]   --->   Operation 7179 'dadd' 'add9_i4_55' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1495 <SV = 699> <Delay = 8.23>
ST_1495 : Operation 7180 [2/5] (8.23ns)   --->   "%add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55" [../CCode_backprop/backprop.c:129]   --->   Operation 7180 'dadd' 'add9_i4_55' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1496 <SV = 700> <Delay = 8.23>
ST_1496 : Operation 7181 [1/5] (8.23ns)   --->   "%add9_i4_55 = dadd i64 %add9_i4_54, i64 %mul6_i4_55" [../CCode_backprop/backprop.c:129]   --->   Operation 7181 'dadd' 'add9_i4_55' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1497 <SV = 701> <Delay = 8.23>
ST_1497 : Operation 7182 [5/5] (8.23ns)   --->   "%add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56" [../CCode_backprop/backprop.c:129]   --->   Operation 7182 'dadd' 'add9_i4_56' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1498 <SV = 702> <Delay = 8.23>
ST_1498 : Operation 7183 [4/5] (8.23ns)   --->   "%add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56" [../CCode_backprop/backprop.c:129]   --->   Operation 7183 'dadd' 'add9_i4_56' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1499 <SV = 703> <Delay = 8.23>
ST_1499 : Operation 7184 [3/5] (8.23ns)   --->   "%add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56" [../CCode_backprop/backprop.c:129]   --->   Operation 7184 'dadd' 'add9_i4_56' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1500 <SV = 704> <Delay = 8.23>
ST_1500 : Operation 7185 [2/5] (8.23ns)   --->   "%add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56" [../CCode_backprop/backprop.c:129]   --->   Operation 7185 'dadd' 'add9_i4_56' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1501 <SV = 705> <Delay = 8.23>
ST_1501 : Operation 7186 [1/5] (8.23ns)   --->   "%add9_i4_56 = dadd i64 %add9_i4_55, i64 %mul6_i4_56" [../CCode_backprop/backprop.c:129]   --->   Operation 7186 'dadd' 'add9_i4_56' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1502 <SV = 706> <Delay = 8.23>
ST_1502 : Operation 7187 [5/5] (8.23ns)   --->   "%add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57" [../CCode_backprop/backprop.c:129]   --->   Operation 7187 'dadd' 'add9_i4_57' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1503 <SV = 707> <Delay = 8.23>
ST_1503 : Operation 7188 [4/5] (8.23ns)   --->   "%add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57" [../CCode_backprop/backprop.c:129]   --->   Operation 7188 'dadd' 'add9_i4_57' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1504 <SV = 708> <Delay = 8.23>
ST_1504 : Operation 7189 [3/5] (8.23ns)   --->   "%add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57" [../CCode_backprop/backprop.c:129]   --->   Operation 7189 'dadd' 'add9_i4_57' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1505 <SV = 709> <Delay = 8.23>
ST_1505 : Operation 7190 [2/5] (8.23ns)   --->   "%add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57" [../CCode_backprop/backprop.c:129]   --->   Operation 7190 'dadd' 'add9_i4_57' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1506 <SV = 710> <Delay = 8.23>
ST_1506 : Operation 7191 [1/5] (8.23ns)   --->   "%add9_i4_57 = dadd i64 %add9_i4_56, i64 %mul6_i4_57" [../CCode_backprop/backprop.c:129]   --->   Operation 7191 'dadd' 'add9_i4_57' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1507 <SV = 711> <Delay = 8.23>
ST_1507 : Operation 7192 [5/5] (8.23ns)   --->   "%add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58" [../CCode_backprop/backprop.c:129]   --->   Operation 7192 'dadd' 'add9_i4_58' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1508 <SV = 712> <Delay = 8.23>
ST_1508 : Operation 7193 [4/5] (8.23ns)   --->   "%add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58" [../CCode_backprop/backprop.c:129]   --->   Operation 7193 'dadd' 'add9_i4_58' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1509 <SV = 713> <Delay = 8.23>
ST_1509 : Operation 7194 [3/5] (8.23ns)   --->   "%add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58" [../CCode_backprop/backprop.c:129]   --->   Operation 7194 'dadd' 'add9_i4_58' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1510 <SV = 714> <Delay = 8.23>
ST_1510 : Operation 7195 [2/5] (8.23ns)   --->   "%add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58" [../CCode_backprop/backprop.c:129]   --->   Operation 7195 'dadd' 'add9_i4_58' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1511 <SV = 715> <Delay = 8.23>
ST_1511 : Operation 7196 [1/5] (8.23ns)   --->   "%add9_i4_58 = dadd i64 %add9_i4_57, i64 %mul6_i4_58" [../CCode_backprop/backprop.c:129]   --->   Operation 7196 'dadd' 'add9_i4_58' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1512 <SV = 716> <Delay = 8.23>
ST_1512 : Operation 7197 [5/5] (8.23ns)   --->   "%add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59" [../CCode_backprop/backprop.c:129]   --->   Operation 7197 'dadd' 'add9_i4_59' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1513 <SV = 717> <Delay = 8.23>
ST_1513 : Operation 7198 [4/5] (8.23ns)   --->   "%add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59" [../CCode_backprop/backprop.c:129]   --->   Operation 7198 'dadd' 'add9_i4_59' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1514 <SV = 718> <Delay = 8.23>
ST_1514 : Operation 7199 [3/5] (8.23ns)   --->   "%add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59" [../CCode_backprop/backprop.c:129]   --->   Operation 7199 'dadd' 'add9_i4_59' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1515 <SV = 719> <Delay = 8.23>
ST_1515 : Operation 7200 [2/5] (8.23ns)   --->   "%add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59" [../CCode_backprop/backprop.c:129]   --->   Operation 7200 'dadd' 'add9_i4_59' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1516 <SV = 720> <Delay = 8.23>
ST_1516 : Operation 7201 [1/5] (8.23ns)   --->   "%add9_i4_59 = dadd i64 %add9_i4_58, i64 %mul6_i4_59" [../CCode_backprop/backprop.c:129]   --->   Operation 7201 'dadd' 'add9_i4_59' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1517 <SV = 721> <Delay = 8.23>
ST_1517 : Operation 7202 [5/5] (8.23ns)   --->   "%add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60" [../CCode_backprop/backprop.c:129]   --->   Operation 7202 'dadd' 'add9_i4_60' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1518 <SV = 722> <Delay = 8.23>
ST_1518 : Operation 7203 [4/5] (8.23ns)   --->   "%add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60" [../CCode_backprop/backprop.c:129]   --->   Operation 7203 'dadd' 'add9_i4_60' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1519 <SV = 723> <Delay = 8.23>
ST_1519 : Operation 7204 [3/5] (8.23ns)   --->   "%add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60" [../CCode_backprop/backprop.c:129]   --->   Operation 7204 'dadd' 'add9_i4_60' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1520 <SV = 724> <Delay = 8.23>
ST_1520 : Operation 7205 [2/5] (8.23ns)   --->   "%add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60" [../CCode_backprop/backprop.c:129]   --->   Operation 7205 'dadd' 'add9_i4_60' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1521 <SV = 725> <Delay = 8.23>
ST_1521 : Operation 7206 [1/5] (8.23ns)   --->   "%add9_i4_60 = dadd i64 %add9_i4_59, i64 %mul6_i4_60" [../CCode_backprop/backprop.c:129]   --->   Operation 7206 'dadd' 'add9_i4_60' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1522 <SV = 726> <Delay = 8.23>
ST_1522 : Operation 7207 [5/5] (8.23ns)   --->   "%add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61" [../CCode_backprop/backprop.c:129]   --->   Operation 7207 'dadd' 'add9_i4_61' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1523 <SV = 727> <Delay = 8.23>
ST_1523 : Operation 7208 [4/5] (8.23ns)   --->   "%add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61" [../CCode_backprop/backprop.c:129]   --->   Operation 7208 'dadd' 'add9_i4_61' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1524 <SV = 728> <Delay = 8.23>
ST_1524 : Operation 7209 [1/1] (0.00ns)   --->   "%i_25_cast44 = zext i7 %i_25" [../CCode_backprop/backprop.c:126]   --->   Operation 7209 'zext' 'i_25_cast44' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1524 : Operation 7210 [3/5] (8.23ns)   --->   "%add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61" [../CCode_backprop/backprop.c:129]   --->   Operation 7210 'dadd' 'add9_i4_61' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1524 : Operation 7211 [1/1] (0.00ns)   --->   "%dactivations1_addr_1 = getelementptr i64 %dactivations1, i64 0, i64 %i_25_cast44" [../CCode_backprop/backprop.c:131]   --->   Operation 7211 'getelementptr' 'dactivations1_addr_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1524 : Operation 7212 [2/2] (3.25ns)   --->   "%dactivations1_load = load i6 %dactivations1_addr_1" [../CCode_backprop/backprop.c:131]   --->   Operation 7212 'load' 'dactivations1_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1525 <SV = 729> <Delay = 8.23>
ST_1525 : Operation 7213 [2/5] (8.23ns)   --->   "%add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61" [../CCode_backprop/backprop.c:129]   --->   Operation 7213 'dadd' 'add9_i4_61' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1525 : Operation 7214 [1/2] (3.25ns)   --->   "%dactivations1_load = load i6 %dactivations1_addr_1" [../CCode_backprop/backprop.c:131]   --->   Operation 7214 'load' 'dactivations1_load' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1526 <SV = 730> <Delay = 8.23>
ST_1526 : Operation 7215 [1/5] (8.23ns)   --->   "%add9_i4_61 = dadd i64 %add9_i4_60, i64 %mul6_i4_61" [../CCode_backprop/backprop.c:129]   --->   Operation 7215 'dadd' 'add9_i4_61' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1527 <SV = 731> <Delay = 8.23>
ST_1527 : Operation 7216 [5/5] (8.23ns)   --->   "%add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62" [../CCode_backprop/backprop.c:129]   --->   Operation 7216 'dadd' 'add9_i4_62' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1528 <SV = 732> <Delay = 8.23>
ST_1528 : Operation 7217 [4/5] (8.23ns)   --->   "%add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62" [../CCode_backprop/backprop.c:129]   --->   Operation 7217 'dadd' 'add9_i4_62' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1529 <SV = 733> <Delay = 8.23>
ST_1529 : Operation 7218 [3/5] (8.23ns)   --->   "%add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62" [../CCode_backprop/backprop.c:129]   --->   Operation 7218 'dadd' 'add9_i4_62' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1530 <SV = 734> <Delay = 8.23>
ST_1530 : Operation 7219 [2/5] (8.23ns)   --->   "%add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62" [../CCode_backprop/backprop.c:129]   --->   Operation 7219 'dadd' 'add9_i4_62' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1531 <SV = 735> <Delay = 8.23>
ST_1531 : Operation 7220 [1/5] (8.23ns)   --->   "%add9_i4_62 = dadd i64 %add9_i4_61, i64 %mul6_i4_62" [../CCode_backprop/backprop.c:129]   --->   Operation 7220 'dadd' 'add9_i4_62' <Predicate = (!icmp_ln126)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 1532 <SV = 736> <Delay = 7.78>
ST_1532 : Operation 7221 [6/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7221 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1533 <SV = 737> <Delay = 7.78>
ST_1533 : Operation 7222 [5/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7222 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1534 <SV = 738> <Delay = 7.78>
ST_1534 : Operation 7223 [4/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7223 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1535 <SV = 739> <Delay = 7.78>
ST_1535 : Operation 7224 [3/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7224 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1536 <SV = 740> <Delay = 7.78>
ST_1536 : Operation 7225 [2/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7225 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1537 <SV = 741> <Delay = 7.78>
ST_1537 : Operation 7226 [1/6] (7.78ns)   --->   "%mul14_i1 = dmul i64 %add9_i4_62, i64 %dactivations1_load" [../CCode_backprop/backprop.c:131]   --->   Operation 7226 'dmul' 'mul14_i1' <Predicate = (!icmp_ln126)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1538 <SV = 742> <Delay = 3.25>
ST_1538 : Operation 7227 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../CCode_backprop/backprop.c:125]   --->   Operation 7227 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1538 : Operation 7228 [1/1] (0.00ns)   --->   "%oracle_activations1_addr = getelementptr i64 %oracle_activations1, i64 0, i64 %i_25_cast44" [../CCode_backprop/backprop.c:127]   --->   Operation 7228 'getelementptr' 'oracle_activations1_addr' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_1538 : Operation 7229 [1/1] (3.25ns)   --->   "%store_ln131 = store i64 %mul14_i1, i6 %oracle_activations1_addr" [../CCode_backprop/backprop.c:131]   --->   Operation 7229 'store' 'store_ln131' <Predicate = (!icmp_ln126)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1538 : Operation 7230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %get_delta_matrix_weights2.exit"   --->   Operation 7230 'br' 'br_ln0' <Predicate = (!icmp_ln126)> <Delay = 0.00>

State 1539 <SV = 409> <Delay = 3.25>
ST_1539 : Operation 7231 [2/2] (3.25ns)   --->   "%oracle_activations1_load = load i6 %oracle_activations1_addr_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7231 'load' 'oracle_activations1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1539 : Operation 7232 [2/2] (3.25ns)   --->   "%oracle_activations1_load_1 = load i6 %oracle_activations1_addr_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7232 'load' 'oracle_activations1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1540 <SV = 410> <Delay = 3.25>
ST_1540 : Operation 7233 [1/2] (3.25ns)   --->   "%oracle_activations1_load = load i6 %oracle_activations1_addr_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7233 'load' 'oracle_activations1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1540 : Operation 7234 [1/2] (3.25ns)   --->   "%oracle_activations1_load_1 = load i6 %oracle_activations1_addr_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7234 'load' 'oracle_activations1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1540 : Operation 7235 [2/2] (3.25ns)   --->   "%oracle_activations1_load_2 = load i6 %oracle_activations1_addr_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7235 'load' 'oracle_activations1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1540 : Operation 7236 [2/2] (3.25ns)   --->   "%oracle_activations1_load_3 = load i6 %oracle_activations1_addr_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7236 'load' 'oracle_activations1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1541 <SV = 411> <Delay = 3.25>
ST_1541 : Operation 7237 [1/2] (3.25ns)   --->   "%oracle_activations1_load_2 = load i6 %oracle_activations1_addr_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7237 'load' 'oracle_activations1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1541 : Operation 7238 [1/2] (3.25ns)   --->   "%oracle_activations1_load_3 = load i6 %oracle_activations1_addr_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7238 'load' 'oracle_activations1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1541 : Operation 7239 [2/2] (3.25ns)   --->   "%oracle_activations1_load_4 = load i6 %oracle_activations1_addr_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7239 'load' 'oracle_activations1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1541 : Operation 7240 [2/2] (3.25ns)   --->   "%oracle_activations1_load_5 = load i6 %oracle_activations1_addr_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7240 'load' 'oracle_activations1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1542 <SV = 412> <Delay = 3.25>
ST_1542 : Operation 7241 [1/2] (3.25ns)   --->   "%oracle_activations1_load_4 = load i6 %oracle_activations1_addr_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7241 'load' 'oracle_activations1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1542 : Operation 7242 [1/2] (3.25ns)   --->   "%oracle_activations1_load_5 = load i6 %oracle_activations1_addr_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7242 'load' 'oracle_activations1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1542 : Operation 7243 [2/2] (3.25ns)   --->   "%oracle_activations1_load_6 = load i6 %oracle_activations1_addr_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7243 'load' 'oracle_activations1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1542 : Operation 7244 [2/2] (3.25ns)   --->   "%oracle_activations1_load_7 = load i6 %oracle_activations1_addr_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7244 'load' 'oracle_activations1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1543 <SV = 413> <Delay = 3.25>
ST_1543 : Operation 7245 [1/2] (3.25ns)   --->   "%oracle_activations1_load_6 = load i6 %oracle_activations1_addr_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7245 'load' 'oracle_activations1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1543 : Operation 7246 [1/2] (3.25ns)   --->   "%oracle_activations1_load_7 = load i6 %oracle_activations1_addr_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7246 'load' 'oracle_activations1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1543 : Operation 7247 [2/2] (3.25ns)   --->   "%oracle_activations1_load_8 = load i6 %oracle_activations1_addr_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7247 'load' 'oracle_activations1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1543 : Operation 7248 [2/2] (3.25ns)   --->   "%oracle_activations1_load_9 = load i6 %oracle_activations1_addr_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7248 'load' 'oracle_activations1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1544 <SV = 414> <Delay = 3.25>
ST_1544 : Operation 7249 [1/2] (3.25ns)   --->   "%oracle_activations1_load_8 = load i6 %oracle_activations1_addr_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7249 'load' 'oracle_activations1_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1544 : Operation 7250 [1/2] (3.25ns)   --->   "%oracle_activations1_load_9 = load i6 %oracle_activations1_addr_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7250 'load' 'oracle_activations1_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1544 : Operation 7251 [2/2] (3.25ns)   --->   "%oracle_activations1_load_10 = load i6 %oracle_activations1_addr_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7251 'load' 'oracle_activations1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1544 : Operation 7252 [2/2] (3.25ns)   --->   "%oracle_activations1_load_11 = load i6 %oracle_activations1_addr_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7252 'load' 'oracle_activations1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1545 <SV = 415> <Delay = 3.25>
ST_1545 : Operation 7253 [1/2] (3.25ns)   --->   "%oracle_activations1_load_10 = load i6 %oracle_activations1_addr_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7253 'load' 'oracle_activations1_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1545 : Operation 7254 [1/2] (3.25ns)   --->   "%oracle_activations1_load_11 = load i6 %oracle_activations1_addr_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7254 'load' 'oracle_activations1_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1545 : Operation 7255 [2/2] (3.25ns)   --->   "%oracle_activations1_load_12 = load i6 %oracle_activations1_addr_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7255 'load' 'oracle_activations1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1545 : Operation 7256 [2/2] (3.25ns)   --->   "%oracle_activations1_load_13 = load i6 %oracle_activations1_addr_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7256 'load' 'oracle_activations1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1546 <SV = 416> <Delay = 3.25>
ST_1546 : Operation 7257 [1/2] (3.25ns)   --->   "%oracle_activations1_load_12 = load i6 %oracle_activations1_addr_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7257 'load' 'oracle_activations1_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1546 : Operation 7258 [1/2] (3.25ns)   --->   "%oracle_activations1_load_13 = load i6 %oracle_activations1_addr_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7258 'load' 'oracle_activations1_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1546 : Operation 7259 [2/2] (3.25ns)   --->   "%oracle_activations1_load_14 = load i6 %oracle_activations1_addr_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7259 'load' 'oracle_activations1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1546 : Operation 7260 [2/2] (3.25ns)   --->   "%oracle_activations1_load_15 = load i6 %oracle_activations1_addr_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7260 'load' 'oracle_activations1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1547 <SV = 417> <Delay = 3.25>
ST_1547 : Operation 7261 [1/2] (3.25ns)   --->   "%oracle_activations1_load_14 = load i6 %oracle_activations1_addr_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7261 'load' 'oracle_activations1_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1547 : Operation 7262 [1/2] (3.25ns)   --->   "%oracle_activations1_load_15 = load i6 %oracle_activations1_addr_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7262 'load' 'oracle_activations1_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1547 : Operation 7263 [2/2] (3.25ns)   --->   "%oracle_activations1_load_16 = load i6 %oracle_activations1_addr_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7263 'load' 'oracle_activations1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1547 : Operation 7264 [2/2] (3.25ns)   --->   "%oracle_activations1_load_17 = load i6 %oracle_activations1_addr_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7264 'load' 'oracle_activations1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1548 <SV = 418> <Delay = 3.25>
ST_1548 : Operation 7265 [1/2] (3.25ns)   --->   "%oracle_activations1_load_16 = load i6 %oracle_activations1_addr_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7265 'load' 'oracle_activations1_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1548 : Operation 7266 [1/2] (3.25ns)   --->   "%oracle_activations1_load_17 = load i6 %oracle_activations1_addr_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7266 'load' 'oracle_activations1_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1548 : Operation 7267 [2/2] (3.25ns)   --->   "%oracle_activations1_load_18 = load i6 %oracle_activations1_addr_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7267 'load' 'oracle_activations1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1548 : Operation 7268 [2/2] (3.25ns)   --->   "%oracle_activations1_load_19 = load i6 %oracle_activations1_addr_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7268 'load' 'oracle_activations1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1549 <SV = 419> <Delay = 3.25>
ST_1549 : Operation 7269 [1/2] (3.25ns)   --->   "%oracle_activations1_load_18 = load i6 %oracle_activations1_addr_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7269 'load' 'oracle_activations1_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1549 : Operation 7270 [1/2] (3.25ns)   --->   "%oracle_activations1_load_19 = load i6 %oracle_activations1_addr_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7270 'load' 'oracle_activations1_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1549 : Operation 7271 [2/2] (3.25ns)   --->   "%oracle_activations1_load_20 = load i6 %oracle_activations1_addr_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7271 'load' 'oracle_activations1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1549 : Operation 7272 [2/2] (3.25ns)   --->   "%oracle_activations1_load_21 = load i6 %oracle_activations1_addr_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7272 'load' 'oracle_activations1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1550 <SV = 420> <Delay = 3.25>
ST_1550 : Operation 7273 [1/2] (3.25ns)   --->   "%oracle_activations1_load_20 = load i6 %oracle_activations1_addr_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7273 'load' 'oracle_activations1_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1550 : Operation 7274 [1/2] (3.25ns)   --->   "%oracle_activations1_load_21 = load i6 %oracle_activations1_addr_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7274 'load' 'oracle_activations1_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1550 : Operation 7275 [2/2] (3.25ns)   --->   "%oracle_activations1_load_22 = load i6 %oracle_activations1_addr_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7275 'load' 'oracle_activations1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1550 : Operation 7276 [2/2] (3.25ns)   --->   "%oracle_activations1_load_23 = load i6 %oracle_activations1_addr_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7276 'load' 'oracle_activations1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1551 <SV = 421> <Delay = 3.25>
ST_1551 : Operation 7277 [1/2] (3.25ns)   --->   "%oracle_activations1_load_22 = load i6 %oracle_activations1_addr_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7277 'load' 'oracle_activations1_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1551 : Operation 7278 [1/2] (3.25ns)   --->   "%oracle_activations1_load_23 = load i6 %oracle_activations1_addr_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7278 'load' 'oracle_activations1_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1551 : Operation 7279 [2/2] (3.25ns)   --->   "%oracle_activations1_load_24 = load i6 %oracle_activations1_addr_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7279 'load' 'oracle_activations1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1551 : Operation 7280 [2/2] (3.25ns)   --->   "%oracle_activations1_load_25 = load i6 %oracle_activations1_addr_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7280 'load' 'oracle_activations1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1552 <SV = 422> <Delay = 3.25>
ST_1552 : Operation 7281 [1/2] (3.25ns)   --->   "%oracle_activations1_load_24 = load i6 %oracle_activations1_addr_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7281 'load' 'oracle_activations1_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1552 : Operation 7282 [1/2] (3.25ns)   --->   "%oracle_activations1_load_25 = load i6 %oracle_activations1_addr_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7282 'load' 'oracle_activations1_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1552 : Operation 7283 [2/2] (3.25ns)   --->   "%oracle_activations1_load_26 = load i6 %oracle_activations1_addr_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7283 'load' 'oracle_activations1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1552 : Operation 7284 [2/2] (3.25ns)   --->   "%oracle_activations1_load_27 = load i6 %oracle_activations1_addr_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7284 'load' 'oracle_activations1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1553 <SV = 423> <Delay = 3.25>
ST_1553 : Operation 7285 [1/2] (3.25ns)   --->   "%oracle_activations1_load_26 = load i6 %oracle_activations1_addr_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7285 'load' 'oracle_activations1_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1553 : Operation 7286 [1/2] (3.25ns)   --->   "%oracle_activations1_load_27 = load i6 %oracle_activations1_addr_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7286 'load' 'oracle_activations1_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1553 : Operation 7287 [2/2] (3.25ns)   --->   "%oracle_activations1_load_28 = load i6 %oracle_activations1_addr_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7287 'load' 'oracle_activations1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1553 : Operation 7288 [2/2] (3.25ns)   --->   "%oracle_activations1_load_29 = load i6 %oracle_activations1_addr_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7288 'load' 'oracle_activations1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1554 <SV = 424> <Delay = 3.25>
ST_1554 : Operation 7289 [1/2] (3.25ns)   --->   "%oracle_activations1_load_28 = load i6 %oracle_activations1_addr_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7289 'load' 'oracle_activations1_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1554 : Operation 7290 [1/2] (3.25ns)   --->   "%oracle_activations1_load_29 = load i6 %oracle_activations1_addr_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7290 'load' 'oracle_activations1_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1554 : Operation 7291 [2/2] (3.25ns)   --->   "%oracle_activations1_load_30 = load i6 %oracle_activations1_addr_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7291 'load' 'oracle_activations1_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1554 : Operation 7292 [2/2] (3.25ns)   --->   "%oracle_activations1_load_31 = load i6 %oracle_activations1_addr_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7292 'load' 'oracle_activations1_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1555 <SV = 425> <Delay = 3.25>
ST_1555 : Operation 7293 [1/2] (3.25ns)   --->   "%oracle_activations1_load_30 = load i6 %oracle_activations1_addr_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7293 'load' 'oracle_activations1_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1555 : Operation 7294 [1/2] (3.25ns)   --->   "%oracle_activations1_load_31 = load i6 %oracle_activations1_addr_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7294 'load' 'oracle_activations1_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1555 : Operation 7295 [2/2] (3.25ns)   --->   "%oracle_activations1_load_32 = load i6 %oracle_activations1_addr_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7295 'load' 'oracle_activations1_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1555 : Operation 7296 [2/2] (3.25ns)   --->   "%oracle_activations1_load_33 = load i6 %oracle_activations1_addr_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7296 'load' 'oracle_activations1_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1556 <SV = 426> <Delay = 3.25>
ST_1556 : Operation 7297 [1/2] (3.25ns)   --->   "%oracle_activations1_load_32 = load i6 %oracle_activations1_addr_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7297 'load' 'oracle_activations1_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1556 : Operation 7298 [1/2] (3.25ns)   --->   "%oracle_activations1_load_33 = load i6 %oracle_activations1_addr_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7298 'load' 'oracle_activations1_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1556 : Operation 7299 [2/2] (3.25ns)   --->   "%oracle_activations1_load_34 = load i6 %oracle_activations1_addr_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7299 'load' 'oracle_activations1_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1556 : Operation 7300 [2/2] (3.25ns)   --->   "%oracle_activations1_load_35 = load i6 %oracle_activations1_addr_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7300 'load' 'oracle_activations1_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1557 <SV = 427> <Delay = 3.25>
ST_1557 : Operation 7301 [1/2] (3.25ns)   --->   "%oracle_activations1_load_34 = load i6 %oracle_activations1_addr_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7301 'load' 'oracle_activations1_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1557 : Operation 7302 [1/2] (3.25ns)   --->   "%oracle_activations1_load_35 = load i6 %oracle_activations1_addr_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7302 'load' 'oracle_activations1_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1557 : Operation 7303 [2/2] (3.25ns)   --->   "%oracle_activations1_load_36 = load i6 %oracle_activations1_addr_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7303 'load' 'oracle_activations1_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1557 : Operation 7304 [2/2] (3.25ns)   --->   "%oracle_activations1_load_37 = load i6 %oracle_activations1_addr_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7304 'load' 'oracle_activations1_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1558 <SV = 428> <Delay = 3.25>
ST_1558 : Operation 7305 [1/2] (3.25ns)   --->   "%oracle_activations1_load_36 = load i6 %oracle_activations1_addr_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7305 'load' 'oracle_activations1_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1558 : Operation 7306 [1/2] (3.25ns)   --->   "%oracle_activations1_load_37 = load i6 %oracle_activations1_addr_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7306 'load' 'oracle_activations1_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1558 : Operation 7307 [2/2] (3.25ns)   --->   "%oracle_activations1_load_38 = load i6 %oracle_activations1_addr_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7307 'load' 'oracle_activations1_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1558 : Operation 7308 [2/2] (3.25ns)   --->   "%oracle_activations1_load_39 = load i6 %oracle_activations1_addr_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7308 'load' 'oracle_activations1_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1559 <SV = 429> <Delay = 3.25>
ST_1559 : Operation 7309 [1/2] (3.25ns)   --->   "%oracle_activations1_load_38 = load i6 %oracle_activations1_addr_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7309 'load' 'oracle_activations1_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1559 : Operation 7310 [1/2] (3.25ns)   --->   "%oracle_activations1_load_39 = load i6 %oracle_activations1_addr_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7310 'load' 'oracle_activations1_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1559 : Operation 7311 [2/2] (3.25ns)   --->   "%oracle_activations1_load_40 = load i6 %oracle_activations1_addr_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7311 'load' 'oracle_activations1_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1559 : Operation 7312 [2/2] (3.25ns)   --->   "%oracle_activations1_load_41 = load i6 %oracle_activations1_addr_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7312 'load' 'oracle_activations1_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1560 <SV = 430> <Delay = 3.25>
ST_1560 : Operation 7313 [1/2] (3.25ns)   --->   "%oracle_activations1_load_40 = load i6 %oracle_activations1_addr_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7313 'load' 'oracle_activations1_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1560 : Operation 7314 [1/2] (3.25ns)   --->   "%oracle_activations1_load_41 = load i6 %oracle_activations1_addr_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7314 'load' 'oracle_activations1_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1560 : Operation 7315 [2/2] (3.25ns)   --->   "%oracle_activations1_load_42 = load i6 %oracle_activations1_addr_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7315 'load' 'oracle_activations1_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1560 : Operation 7316 [2/2] (3.25ns)   --->   "%oracle_activations1_load_43 = load i6 %oracle_activations1_addr_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7316 'load' 'oracle_activations1_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1561 <SV = 431> <Delay = 3.25>
ST_1561 : Operation 7317 [1/2] (3.25ns)   --->   "%oracle_activations1_load_42 = load i6 %oracle_activations1_addr_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7317 'load' 'oracle_activations1_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1561 : Operation 7318 [1/2] (3.25ns)   --->   "%oracle_activations1_load_43 = load i6 %oracle_activations1_addr_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7318 'load' 'oracle_activations1_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1561 : Operation 7319 [2/2] (3.25ns)   --->   "%oracle_activations1_load_44 = load i6 %oracle_activations1_addr_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7319 'load' 'oracle_activations1_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1561 : Operation 7320 [2/2] (3.25ns)   --->   "%oracle_activations1_load_45 = load i6 %oracle_activations1_addr_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7320 'load' 'oracle_activations1_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1562 <SV = 432> <Delay = 3.25>
ST_1562 : Operation 7321 [1/2] (3.25ns)   --->   "%oracle_activations1_load_44 = load i6 %oracle_activations1_addr_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7321 'load' 'oracle_activations1_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1562 : Operation 7322 [1/2] (3.25ns)   --->   "%oracle_activations1_load_45 = load i6 %oracle_activations1_addr_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7322 'load' 'oracle_activations1_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1562 : Operation 7323 [2/2] (3.25ns)   --->   "%oracle_activations1_load_46 = load i6 %oracle_activations1_addr_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7323 'load' 'oracle_activations1_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1562 : Operation 7324 [2/2] (3.25ns)   --->   "%oracle_activations1_load_47 = load i6 %oracle_activations1_addr_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7324 'load' 'oracle_activations1_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1563 <SV = 433> <Delay = 3.25>
ST_1563 : Operation 7325 [1/2] (3.25ns)   --->   "%oracle_activations1_load_46 = load i6 %oracle_activations1_addr_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7325 'load' 'oracle_activations1_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1563 : Operation 7326 [1/2] (3.25ns)   --->   "%oracle_activations1_load_47 = load i6 %oracle_activations1_addr_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7326 'load' 'oracle_activations1_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1563 : Operation 7327 [2/2] (3.25ns)   --->   "%oracle_activations1_load_48 = load i6 %oracle_activations1_addr_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7327 'load' 'oracle_activations1_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1563 : Operation 7328 [2/2] (3.25ns)   --->   "%oracle_activations1_load_49 = load i6 %oracle_activations1_addr_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7328 'load' 'oracle_activations1_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1564 <SV = 434> <Delay = 3.25>
ST_1564 : Operation 7329 [1/2] (3.25ns)   --->   "%oracle_activations1_load_48 = load i6 %oracle_activations1_addr_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7329 'load' 'oracle_activations1_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1564 : Operation 7330 [1/2] (3.25ns)   --->   "%oracle_activations1_load_49 = load i6 %oracle_activations1_addr_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7330 'load' 'oracle_activations1_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1564 : Operation 7331 [2/2] (3.25ns)   --->   "%oracle_activations1_load_50 = load i6 %oracle_activations1_addr_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7331 'load' 'oracle_activations1_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1564 : Operation 7332 [2/2] (3.25ns)   --->   "%oracle_activations1_load_51 = load i6 %oracle_activations1_addr_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7332 'load' 'oracle_activations1_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1565 <SV = 435> <Delay = 3.25>
ST_1565 : Operation 7333 [1/2] (3.25ns)   --->   "%oracle_activations1_load_50 = load i6 %oracle_activations1_addr_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7333 'load' 'oracle_activations1_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1565 : Operation 7334 [1/2] (3.25ns)   --->   "%oracle_activations1_load_51 = load i6 %oracle_activations1_addr_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7334 'load' 'oracle_activations1_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1565 : Operation 7335 [2/2] (3.25ns)   --->   "%oracle_activations1_load_52 = load i6 %oracle_activations1_addr_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7335 'load' 'oracle_activations1_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1565 : Operation 7336 [2/2] (3.25ns)   --->   "%oracle_activations1_load_53 = load i6 %oracle_activations1_addr_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7336 'load' 'oracle_activations1_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1566 <SV = 436> <Delay = 3.25>
ST_1566 : Operation 7337 [1/2] (3.25ns)   --->   "%oracle_activations1_load_52 = load i6 %oracle_activations1_addr_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7337 'load' 'oracle_activations1_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1566 : Operation 7338 [1/2] (3.25ns)   --->   "%oracle_activations1_load_53 = load i6 %oracle_activations1_addr_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7338 'load' 'oracle_activations1_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1566 : Operation 7339 [2/2] (3.25ns)   --->   "%oracle_activations1_load_54 = load i6 %oracle_activations1_addr_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7339 'load' 'oracle_activations1_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1566 : Operation 7340 [2/2] (3.25ns)   --->   "%oracle_activations1_load_55 = load i6 %oracle_activations1_addr_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7340 'load' 'oracle_activations1_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1567 <SV = 437> <Delay = 3.25>
ST_1567 : Operation 7341 [1/2] (3.25ns)   --->   "%oracle_activations1_load_54 = load i6 %oracle_activations1_addr_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7341 'load' 'oracle_activations1_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1567 : Operation 7342 [1/2] (3.25ns)   --->   "%oracle_activations1_load_55 = load i6 %oracle_activations1_addr_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7342 'load' 'oracle_activations1_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1567 : Operation 7343 [2/2] (3.25ns)   --->   "%oracle_activations1_load_56 = load i6 %oracle_activations1_addr_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7343 'load' 'oracle_activations1_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1567 : Operation 7344 [2/2] (3.25ns)   --->   "%oracle_activations1_load_57 = load i6 %oracle_activations1_addr_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7344 'load' 'oracle_activations1_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1568 <SV = 438> <Delay = 3.25>
ST_1568 : Operation 7345 [1/2] (3.25ns)   --->   "%oracle_activations1_load_56 = load i6 %oracle_activations1_addr_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7345 'load' 'oracle_activations1_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1568 : Operation 7346 [1/2] (3.25ns)   --->   "%oracle_activations1_load_57 = load i6 %oracle_activations1_addr_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7346 'load' 'oracle_activations1_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1568 : Operation 7347 [2/2] (3.25ns)   --->   "%oracle_activations1_load_58 = load i6 %oracle_activations1_addr_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7347 'load' 'oracle_activations1_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1568 : Operation 7348 [2/2] (3.25ns)   --->   "%oracle_activations1_load_59 = load i6 %oracle_activations1_addr_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7348 'load' 'oracle_activations1_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1569 <SV = 439> <Delay = 3.25>
ST_1569 : Operation 7349 [1/2] (3.25ns)   --->   "%oracle_activations1_load_58 = load i6 %oracle_activations1_addr_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7349 'load' 'oracle_activations1_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1569 : Operation 7350 [1/2] (3.25ns)   --->   "%oracle_activations1_load_59 = load i6 %oracle_activations1_addr_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7350 'load' 'oracle_activations1_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1569 : Operation 7351 [2/2] (3.25ns)   --->   "%oracle_activations1_load_60 = load i6 %oracle_activations1_addr_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7351 'load' 'oracle_activations1_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1569 : Operation 7352 [2/2] (3.25ns)   --->   "%oracle_activations1_load_61 = load i6 %oracle_activations1_addr_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7352 'load' 'oracle_activations1_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1570 <SV = 440> <Delay = 3.25>
ST_1570 : Operation 7353 [1/2] (3.25ns)   --->   "%oracle_activations1_load_60 = load i6 %oracle_activations1_addr_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7353 'load' 'oracle_activations1_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1570 : Operation 7354 [1/2] (3.25ns)   --->   "%oracle_activations1_load_61 = load i6 %oracle_activations1_addr_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7354 'load' 'oracle_activations1_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1570 : Operation 7355 [2/2] (3.25ns)   --->   "%oracle_activations1_load_62 = load i6 %oracle_activations1_addr_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7355 'load' 'oracle_activations1_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1570 : Operation 7356 [2/2] (3.25ns)   --->   "%oracle_activations1_load_63 = load i6 %oracle_activations1_addr_64" [../CCode_backprop/backprop.c:141]   --->   Operation 7356 'load' 'oracle_activations1_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 1571 <SV = 441> <Delay = 3.25>
ST_1571 : Operation 7357 [1/2] (3.25ns)   --->   "%oracle_activations1_load_62 = load i6 %oracle_activations1_addr_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7357 'load' 'oracle_activations1_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1571 : Operation 7358 [1/2] (3.25ns)   --->   "%oracle_activations1_load_63 = load i6 %oracle_activations1_addr_64" [../CCode_backprop/backprop.c:141]   --->   Operation 7358 'load' 'oracle_activations1_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1571 : Operation 7359 [1/1] (1.58ns)   --->   "%br_ln0 = br void %get_oracle_activations1.exit"   --->   Operation 7359 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 1572 <SV = 442> <Delay = 4.80>
ST_1572 : Operation 7360 [1/1] (0.00ns)   --->   "%i_26 = phi i4 %add_ln139, void %.split50, i4 0, void %get_oracle_activations1.exit.preheader" [../CCode_backprop/backprop.c:139]   --->   Operation 7360 'phi' 'i_26' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 7361 [1/1] (1.30ns)   --->   "%icmp_ln139 = icmp_eq  i4 %i_26, i4 13" [../CCode_backprop/backprop.c:139]   --->   Operation 7361 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 7362 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %.split50, void %get_delta_matrix_weights1.exit" [../CCode_backprop/backprop.c:139]   --->   Operation 7362 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1572 : Operation 7363 [1/1] (0.00ns)   --->   "%i_26_cast = zext i4 %i_26" [../CCode_backprop/backprop.c:139]   --->   Operation 7363 'zext' 'i_26_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1572 : Operation 7364 [1/1] (1.54ns)   --->   "%arrayidx8_sum211 = add i12 %i_26_cast, i12 %phi_mul1" [../CCode_backprop/backprop.c:139]   --->   Operation 7364 'add' 'arrayidx8_sum211' <Predicate = (!icmp_ln139)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1572 : Operation 7365 [1/1] (0.00ns)   --->   "%arrayidx8_sum211_cast = zext i12 %arrayidx8_sum211" [../CCode_backprop/backprop.c:139]   --->   Operation 7365 'zext' 'arrayidx8_sum211_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1572 : Operation 7366 [1/1] (0.00ns)   --->   "%training_data_addr_1 = getelementptr i64 %training_data, i64 0, i64 %arrayidx8_sum211_cast" [../CCode_backprop/backprop.c:139]   --->   Operation 7366 'getelementptr' 'training_data_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1572 : Operation 7367 [2/2] (3.25ns)   --->   "%training_data_load_1 = load i12 %training_data_addr_1" [../CCode_backprop/backprop.c:139]   --->   Operation 7367 'load' 'training_data_load_1' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 1573 <SV = 443> <Delay = 3.25>
ST_1573 : Operation 7368 [1/2] (3.25ns)   --->   "%training_data_load_1 = load i12 %training_data_addr_1" [../CCode_backprop/backprop.c:139]   --->   Operation 7368 'load' 'training_data_load_1' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 2119> <RAM>

State 1574 <SV = 444> <Delay = 7.78>
ST_1574 : Operation 7369 [1/1] (0.00ns)   --->   "%empty_96 = bitcast i64 %training_data_load_1" [../CCode_backprop/backprop.c:139]   --->   Operation 7369 'bitcast' 'empty_96' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1574 : Operation 7370 [6/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7370 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1574 : Operation 7371 [6/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7371 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1575 <SV = 445> <Delay = 7.78>
ST_1575 : Operation 7372 [5/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7372 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1575 : Operation 7373 [5/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7373 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1575 : Operation 7374 [6/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7374 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1575 : Operation 7375 [6/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7375 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1576 <SV = 446> <Delay = 7.78>
ST_1576 : Operation 7376 [4/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7376 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7377 [4/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7377 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7378 [5/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7378 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7379 [5/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7379 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7380 [6/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7380 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1576 : Operation 7381 [6/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7381 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1577 <SV = 447> <Delay = 7.78>
ST_1577 : Operation 7382 [3/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7382 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7383 [3/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7383 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7384 [4/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7384 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7385 [4/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7385 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7386 [5/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7386 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7387 [5/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7387 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7388 [6/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7388 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1577 : Operation 7389 [6/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7389 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1578 <SV = 448> <Delay = 7.78>
ST_1578 : Operation 7390 [2/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7390 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7391 [2/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7391 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7392 [3/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7392 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7393 [3/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7393 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7394 [4/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7394 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7395 [4/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7395 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7396 [5/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7396 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7397 [5/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7397 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7398 [6/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7398 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1578 : Operation 7399 [6/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7399 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1579 <SV = 449> <Delay = 7.78>
ST_1579 : Operation 7400 [1/6] (7.78ns)   --->   "%mul_i6 = dmul i64 %empty_96, i64 %oracle_activations1_load" [../CCode_backprop/backprop.c:141]   --->   Operation 7400 'dmul' 'mul_i6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7401 [1/6] (7.78ns)   --->   "%mul_i6_1 = dmul i64 %empty_96, i64 %oracle_activations1_load_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7401 'dmul' 'mul_i6_1' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7402 [2/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7402 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7403 [2/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7403 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7404 [3/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7404 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7405 [3/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7405 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7406 [4/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7406 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7407 [4/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7407 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7408 [5/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7408 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7409 [5/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7409 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7410 [6/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7410 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1579 : Operation 7411 [6/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7411 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1580 <SV = 450> <Delay = 7.78>
ST_1580 : Operation 7412 [1/1] (1.73ns)   --->   "%add_ln139 = add i4 %i_26, i4 1" [../CCode_backprop/backprop.c:139]   --->   Operation 7412 'add' 'add_ln139' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7413 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 7413 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1580 : Operation 7414 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13"   --->   Operation 7414 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1580 : Operation 7415 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_26, i6 0" [../CCode_backprop/backprop.c:139]   --->   Operation 7415 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7416 [1/1] (0.00ns)   --->   "%p_cast47 = zext i10 %tmp_14" [../CCode_backprop/backprop.c:139]   --->   Operation 7416 'zext' 'p_cast47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7417 [1/1] (0.00ns)   --->   "%delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %p_cast47" [../CCode_backprop/backprop.c:141]   --->   Operation 7417 'getelementptr' 'delta_weights1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7418 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6, i10 %delta_weights1_addr" [../CCode_backprop/backprop.c:141]   --->   Operation 7418 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1580 : Operation 7419 [1/1] (0.00ns)   --->   "%or_ln141 = or i10 %tmp_14, i10 1" [../CCode_backprop/backprop.c:141]   --->   Operation 7419 'or' 'or_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7420 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i10 %or_ln141" [../CCode_backprop/backprop.c:141]   --->   Operation 7420 'zext' 'zext_ln141' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7421 [1/1] (0.00ns)   --->   "%delta_weights1_addr_1 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141" [../CCode_backprop/backprop.c:141]   --->   Operation 7421 'getelementptr' 'delta_weights1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1580 : Operation 7422 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_1, i10 %delta_weights1_addr_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7422 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1580 : Operation 7423 [1/6] (7.78ns)   --->   "%mul_i6_2 = dmul i64 %empty_96, i64 %oracle_activations1_load_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7423 'dmul' 'mul_i6_2' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7424 [1/6] (7.78ns)   --->   "%mul_i6_3 = dmul i64 %empty_96, i64 %oracle_activations1_load_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7424 'dmul' 'mul_i6_3' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7425 [2/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7425 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7426 [2/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7426 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7427 [3/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7427 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7428 [3/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7428 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7429 [4/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7429 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7430 [4/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7430 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7431 [5/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7431 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7432 [5/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7432 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7433 [6/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7433 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1580 : Operation 7434 [6/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7434 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1581 <SV = 451> <Delay = 7.78>
ST_1581 : Operation 7435 [1/1] (0.00ns)   --->   "%or_ln141_1 = or i10 %tmp_14, i10 2" [../CCode_backprop/backprop.c:141]   --->   Operation 7435 'or' 'or_ln141_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7436 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i10 %or_ln141_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7436 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7437 [1/1] (0.00ns)   --->   "%delta_weights1_addr_2 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_1" [../CCode_backprop/backprop.c:141]   --->   Operation 7437 'getelementptr' 'delta_weights1_addr_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7438 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_2, i10 %delta_weights1_addr_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7438 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1581 : Operation 7439 [1/1] (0.00ns)   --->   "%or_ln141_2 = or i10 %tmp_14, i10 3" [../CCode_backprop/backprop.c:141]   --->   Operation 7439 'or' 'or_ln141_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7440 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i10 %or_ln141_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7440 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7441 [1/1] (0.00ns)   --->   "%delta_weights1_addr_3 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_2" [../CCode_backprop/backprop.c:141]   --->   Operation 7441 'getelementptr' 'delta_weights1_addr_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1581 : Operation 7442 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_3, i10 %delta_weights1_addr_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7442 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1581 : Operation 7443 [1/6] (7.78ns)   --->   "%mul_i6_4 = dmul i64 %empty_96, i64 %oracle_activations1_load_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7443 'dmul' 'mul_i6_4' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7444 [1/6] (7.78ns)   --->   "%mul_i6_5 = dmul i64 %empty_96, i64 %oracle_activations1_load_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7444 'dmul' 'mul_i6_5' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7445 [2/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7445 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7446 [2/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7446 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7447 [3/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7447 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7448 [3/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7448 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7449 [4/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7449 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7450 [4/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7450 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7451 [5/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7451 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7452 [5/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7452 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7453 [6/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7453 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1581 : Operation 7454 [6/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7454 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1582 <SV = 452> <Delay = 7.78>
ST_1582 : Operation 7455 [1/1] (0.00ns)   --->   "%or_ln141_3 = or i10 %tmp_14, i10 4" [../CCode_backprop/backprop.c:141]   --->   Operation 7455 'or' 'or_ln141_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7456 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i10 %or_ln141_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7456 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7457 [1/1] (0.00ns)   --->   "%delta_weights1_addr_4 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_3" [../CCode_backprop/backprop.c:141]   --->   Operation 7457 'getelementptr' 'delta_weights1_addr_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7458 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_4, i10 %delta_weights1_addr_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7458 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1582 : Operation 7459 [1/1] (0.00ns)   --->   "%or_ln141_4 = or i10 %tmp_14, i10 5" [../CCode_backprop/backprop.c:141]   --->   Operation 7459 'or' 'or_ln141_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7460 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i10 %or_ln141_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7460 'zext' 'zext_ln141_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7461 [1/1] (0.00ns)   --->   "%delta_weights1_addr_5 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_4" [../CCode_backprop/backprop.c:141]   --->   Operation 7461 'getelementptr' 'delta_weights1_addr_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1582 : Operation 7462 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_5, i10 %delta_weights1_addr_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7462 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1582 : Operation 7463 [1/6] (7.78ns)   --->   "%mul_i6_6 = dmul i64 %empty_96, i64 %oracle_activations1_load_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7463 'dmul' 'mul_i6_6' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7464 [1/6] (7.78ns)   --->   "%mul_i6_7 = dmul i64 %empty_96, i64 %oracle_activations1_load_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7464 'dmul' 'mul_i6_7' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7465 [2/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7465 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7466 [2/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7466 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7467 [3/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7467 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7468 [3/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7468 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7469 [4/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7469 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7470 [4/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7470 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7471 [5/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7471 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7472 [5/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7472 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7473 [6/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7473 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1582 : Operation 7474 [6/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7474 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1583 <SV = 453> <Delay = 7.78>
ST_1583 : Operation 7475 [1/1] (0.00ns)   --->   "%or_ln141_5 = or i10 %tmp_14, i10 6" [../CCode_backprop/backprop.c:141]   --->   Operation 7475 'or' 'or_ln141_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7476 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i10 %or_ln141_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7476 'zext' 'zext_ln141_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7477 [1/1] (0.00ns)   --->   "%delta_weights1_addr_6 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_5" [../CCode_backprop/backprop.c:141]   --->   Operation 7477 'getelementptr' 'delta_weights1_addr_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7478 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_6, i10 %delta_weights1_addr_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7478 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1583 : Operation 7479 [1/1] (0.00ns)   --->   "%or_ln141_6 = or i10 %tmp_14, i10 7" [../CCode_backprop/backprop.c:141]   --->   Operation 7479 'or' 'or_ln141_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7480 [1/1] (0.00ns)   --->   "%zext_ln141_6 = zext i10 %or_ln141_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7480 'zext' 'zext_ln141_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7481 [1/1] (0.00ns)   --->   "%delta_weights1_addr_7 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_6" [../CCode_backprop/backprop.c:141]   --->   Operation 7481 'getelementptr' 'delta_weights1_addr_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1583 : Operation 7482 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_7, i10 %delta_weights1_addr_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7482 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1583 : Operation 7483 [1/6] (7.78ns)   --->   "%mul_i6_8 = dmul i64 %empty_96, i64 %oracle_activations1_load_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7483 'dmul' 'mul_i6_8' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7484 [1/6] (7.78ns)   --->   "%mul_i6_9 = dmul i64 %empty_96, i64 %oracle_activations1_load_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7484 'dmul' 'mul_i6_9' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7485 [2/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7485 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7486 [2/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7486 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7487 [3/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7487 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7488 [3/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7488 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7489 [4/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7489 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7490 [4/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7490 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7491 [5/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7491 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7492 [5/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7492 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7493 [6/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7493 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1583 : Operation 7494 [6/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7494 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1584 <SV = 454> <Delay = 7.78>
ST_1584 : Operation 7495 [1/1] (0.00ns)   --->   "%or_ln141_7 = or i10 %tmp_14, i10 8" [../CCode_backprop/backprop.c:141]   --->   Operation 7495 'or' 'or_ln141_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7496 [1/1] (0.00ns)   --->   "%zext_ln141_7 = zext i10 %or_ln141_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7496 'zext' 'zext_ln141_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7497 [1/1] (0.00ns)   --->   "%delta_weights1_addr_8 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_7" [../CCode_backprop/backprop.c:141]   --->   Operation 7497 'getelementptr' 'delta_weights1_addr_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7498 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_8, i10 %delta_weights1_addr_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7498 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1584 : Operation 7499 [1/1] (0.00ns)   --->   "%or_ln141_8 = or i10 %tmp_14, i10 9" [../CCode_backprop/backprop.c:141]   --->   Operation 7499 'or' 'or_ln141_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7500 [1/1] (0.00ns)   --->   "%zext_ln141_8 = zext i10 %or_ln141_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7500 'zext' 'zext_ln141_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7501 [1/1] (0.00ns)   --->   "%delta_weights1_addr_9 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_8" [../CCode_backprop/backprop.c:141]   --->   Operation 7501 'getelementptr' 'delta_weights1_addr_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1584 : Operation 7502 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_9, i10 %delta_weights1_addr_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7502 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1584 : Operation 7503 [1/6] (7.78ns)   --->   "%mul_i6_s = dmul i64 %empty_96, i64 %oracle_activations1_load_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7503 'dmul' 'mul_i6_s' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7504 [1/6] (7.78ns)   --->   "%mul_i6_10 = dmul i64 %empty_96, i64 %oracle_activations1_load_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7504 'dmul' 'mul_i6_10' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7505 [2/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7505 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7506 [2/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7506 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7507 [3/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7507 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7508 [3/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7508 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7509 [4/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7509 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7510 [4/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7510 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7511 [5/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7511 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7512 [5/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7512 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7513 [6/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7513 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1584 : Operation 7514 [6/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7514 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1585 <SV = 455> <Delay = 7.78>
ST_1585 : Operation 7515 [1/1] (0.00ns)   --->   "%or_ln141_9 = or i10 %tmp_14, i10 10" [../CCode_backprop/backprop.c:141]   --->   Operation 7515 'or' 'or_ln141_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7516 [1/1] (0.00ns)   --->   "%zext_ln141_9 = zext i10 %or_ln141_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7516 'zext' 'zext_ln141_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7517 [1/1] (0.00ns)   --->   "%delta_weights1_addr_10 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_9" [../CCode_backprop/backprop.c:141]   --->   Operation 7517 'getelementptr' 'delta_weights1_addr_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7518 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_s, i10 %delta_weights1_addr_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7518 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1585 : Operation 7519 [1/1] (0.00ns)   --->   "%or_ln141_10 = or i10 %tmp_14, i10 11" [../CCode_backprop/backprop.c:141]   --->   Operation 7519 'or' 'or_ln141_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7520 [1/1] (0.00ns)   --->   "%zext_ln141_10 = zext i10 %or_ln141_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7520 'zext' 'zext_ln141_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7521 [1/1] (0.00ns)   --->   "%delta_weights1_addr_11 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_10" [../CCode_backprop/backprop.c:141]   --->   Operation 7521 'getelementptr' 'delta_weights1_addr_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1585 : Operation 7522 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_10, i10 %delta_weights1_addr_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7522 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1585 : Operation 7523 [1/6] (7.78ns)   --->   "%mul_i6_11 = dmul i64 %empty_96, i64 %oracle_activations1_load_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7523 'dmul' 'mul_i6_11' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7524 [1/6] (7.78ns)   --->   "%mul_i6_12 = dmul i64 %empty_96, i64 %oracle_activations1_load_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7524 'dmul' 'mul_i6_12' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7525 [2/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7525 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7526 [2/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7526 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7527 [3/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7527 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7528 [3/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7528 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7529 [4/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7529 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7530 [4/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7530 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7531 [5/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7531 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7532 [5/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7532 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7533 [6/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7533 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1585 : Operation 7534 [6/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7534 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1586 <SV = 456> <Delay = 7.78>
ST_1586 : Operation 7535 [1/1] (0.00ns)   --->   "%or_ln141_11 = or i10 %tmp_14, i10 12" [../CCode_backprop/backprop.c:141]   --->   Operation 7535 'or' 'or_ln141_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7536 [1/1] (0.00ns)   --->   "%zext_ln141_11 = zext i10 %or_ln141_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7536 'zext' 'zext_ln141_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7537 [1/1] (0.00ns)   --->   "%delta_weights1_addr_12 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_11" [../CCode_backprop/backprop.c:141]   --->   Operation 7537 'getelementptr' 'delta_weights1_addr_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7538 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_11, i10 %delta_weights1_addr_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7538 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1586 : Operation 7539 [1/1] (0.00ns)   --->   "%or_ln141_12 = or i10 %tmp_14, i10 13" [../CCode_backprop/backprop.c:141]   --->   Operation 7539 'or' 'or_ln141_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7540 [1/1] (0.00ns)   --->   "%zext_ln141_12 = zext i10 %or_ln141_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7540 'zext' 'zext_ln141_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7541 [1/1] (0.00ns)   --->   "%delta_weights1_addr_13 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_12" [../CCode_backprop/backprop.c:141]   --->   Operation 7541 'getelementptr' 'delta_weights1_addr_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1586 : Operation 7542 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_12, i10 %delta_weights1_addr_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7542 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1586 : Operation 7543 [1/6] (7.78ns)   --->   "%mul_i6_13 = dmul i64 %empty_96, i64 %oracle_activations1_load_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7543 'dmul' 'mul_i6_13' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7544 [1/6] (7.78ns)   --->   "%mul_i6_14 = dmul i64 %empty_96, i64 %oracle_activations1_load_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7544 'dmul' 'mul_i6_14' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7545 [2/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7545 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7546 [2/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7546 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7547 [3/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7547 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7548 [3/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7548 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7549 [4/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7549 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7550 [4/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7550 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7551 [5/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7551 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7552 [5/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7552 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7553 [6/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7553 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1586 : Operation 7554 [6/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7554 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1587 <SV = 457> <Delay = 7.78>
ST_1587 : Operation 7555 [1/1] (0.00ns)   --->   "%or_ln141_13 = or i10 %tmp_14, i10 14" [../CCode_backprop/backprop.c:141]   --->   Operation 7555 'or' 'or_ln141_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7556 [1/1] (0.00ns)   --->   "%zext_ln141_13 = zext i10 %or_ln141_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7556 'zext' 'zext_ln141_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7557 [1/1] (0.00ns)   --->   "%delta_weights1_addr_14 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_13" [../CCode_backprop/backprop.c:141]   --->   Operation 7557 'getelementptr' 'delta_weights1_addr_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7558 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_13, i10 %delta_weights1_addr_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7558 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1587 : Operation 7559 [1/1] (0.00ns)   --->   "%or_ln141_14 = or i10 %tmp_14, i10 15" [../CCode_backprop/backprop.c:141]   --->   Operation 7559 'or' 'or_ln141_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7560 [1/1] (0.00ns)   --->   "%zext_ln141_14 = zext i10 %or_ln141_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7560 'zext' 'zext_ln141_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7561 [1/1] (0.00ns)   --->   "%delta_weights1_addr_15 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_14" [../CCode_backprop/backprop.c:141]   --->   Operation 7561 'getelementptr' 'delta_weights1_addr_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1587 : Operation 7562 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_14, i10 %delta_weights1_addr_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7562 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1587 : Operation 7563 [1/6] (7.78ns)   --->   "%mul_i6_15 = dmul i64 %empty_96, i64 %oracle_activations1_load_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7563 'dmul' 'mul_i6_15' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7564 [1/6] (7.78ns)   --->   "%mul_i6_16 = dmul i64 %empty_96, i64 %oracle_activations1_load_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7564 'dmul' 'mul_i6_16' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7565 [2/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7565 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7566 [2/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7566 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7567 [3/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7567 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7568 [3/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7568 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7569 [4/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7569 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7570 [4/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7570 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7571 [5/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7571 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7572 [5/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7572 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7573 [6/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7573 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1587 : Operation 7574 [6/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7574 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1588 <SV = 458> <Delay = 7.78>
ST_1588 : Operation 7575 [1/1] (0.00ns)   --->   "%or_ln141_15 = or i10 %tmp_14, i10 16" [../CCode_backprop/backprop.c:141]   --->   Operation 7575 'or' 'or_ln141_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7576 [1/1] (0.00ns)   --->   "%zext_ln141_15 = zext i10 %or_ln141_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7576 'zext' 'zext_ln141_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7577 [1/1] (0.00ns)   --->   "%delta_weights1_addr_16 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_15" [../CCode_backprop/backprop.c:141]   --->   Operation 7577 'getelementptr' 'delta_weights1_addr_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7578 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_15, i10 %delta_weights1_addr_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7578 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1588 : Operation 7579 [1/1] (0.00ns)   --->   "%or_ln141_16 = or i10 %tmp_14, i10 17" [../CCode_backprop/backprop.c:141]   --->   Operation 7579 'or' 'or_ln141_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7580 [1/1] (0.00ns)   --->   "%zext_ln141_16 = zext i10 %or_ln141_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7580 'zext' 'zext_ln141_16' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7581 [1/1] (0.00ns)   --->   "%delta_weights1_addr_17 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_16" [../CCode_backprop/backprop.c:141]   --->   Operation 7581 'getelementptr' 'delta_weights1_addr_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1588 : Operation 7582 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_16, i10 %delta_weights1_addr_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7582 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1588 : Operation 7583 [1/6] (7.78ns)   --->   "%mul_i6_17 = dmul i64 %empty_96, i64 %oracle_activations1_load_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7583 'dmul' 'mul_i6_17' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7584 [1/6] (7.78ns)   --->   "%mul_i6_18 = dmul i64 %empty_96, i64 %oracle_activations1_load_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7584 'dmul' 'mul_i6_18' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7585 [2/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7585 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7586 [2/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7586 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7587 [3/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7587 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7588 [3/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7588 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7589 [4/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7589 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7590 [4/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7590 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7591 [5/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7591 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7592 [5/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7592 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7593 [6/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7593 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1588 : Operation 7594 [6/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7594 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1589 <SV = 459> <Delay = 7.78>
ST_1589 : Operation 7595 [1/1] (0.00ns)   --->   "%or_ln141_17 = or i10 %tmp_14, i10 18" [../CCode_backprop/backprop.c:141]   --->   Operation 7595 'or' 'or_ln141_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7596 [1/1] (0.00ns)   --->   "%zext_ln141_17 = zext i10 %or_ln141_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7596 'zext' 'zext_ln141_17' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7597 [1/1] (0.00ns)   --->   "%delta_weights1_addr_18 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_17" [../CCode_backprop/backprop.c:141]   --->   Operation 7597 'getelementptr' 'delta_weights1_addr_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7598 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_17, i10 %delta_weights1_addr_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7598 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1589 : Operation 7599 [1/1] (0.00ns)   --->   "%or_ln141_18 = or i10 %tmp_14, i10 19" [../CCode_backprop/backprop.c:141]   --->   Operation 7599 'or' 'or_ln141_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7600 [1/1] (0.00ns)   --->   "%zext_ln141_18 = zext i10 %or_ln141_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7600 'zext' 'zext_ln141_18' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7601 [1/1] (0.00ns)   --->   "%delta_weights1_addr_19 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_18" [../CCode_backprop/backprop.c:141]   --->   Operation 7601 'getelementptr' 'delta_weights1_addr_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1589 : Operation 7602 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_18, i10 %delta_weights1_addr_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7602 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1589 : Operation 7603 [1/6] (7.78ns)   --->   "%mul_i6_19 = dmul i64 %empty_96, i64 %oracle_activations1_load_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7603 'dmul' 'mul_i6_19' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7604 [1/6] (7.78ns)   --->   "%mul_i6_20 = dmul i64 %empty_96, i64 %oracle_activations1_load_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7604 'dmul' 'mul_i6_20' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7605 [2/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7605 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7606 [2/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7606 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7607 [3/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7607 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7608 [3/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7608 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7609 [4/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7609 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7610 [4/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7610 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7611 [5/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7611 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7612 [5/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7612 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7613 [6/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7613 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1589 : Operation 7614 [6/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7614 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1590 <SV = 460> <Delay = 7.78>
ST_1590 : Operation 7615 [1/1] (0.00ns)   --->   "%or_ln141_19 = or i10 %tmp_14, i10 20" [../CCode_backprop/backprop.c:141]   --->   Operation 7615 'or' 'or_ln141_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7616 [1/1] (0.00ns)   --->   "%zext_ln141_19 = zext i10 %or_ln141_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7616 'zext' 'zext_ln141_19' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7617 [1/1] (0.00ns)   --->   "%delta_weights1_addr_20 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_19" [../CCode_backprop/backprop.c:141]   --->   Operation 7617 'getelementptr' 'delta_weights1_addr_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7618 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_19, i10 %delta_weights1_addr_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7618 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1590 : Operation 7619 [1/1] (0.00ns)   --->   "%or_ln141_20 = or i10 %tmp_14, i10 21" [../CCode_backprop/backprop.c:141]   --->   Operation 7619 'or' 'or_ln141_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7620 [1/1] (0.00ns)   --->   "%zext_ln141_20 = zext i10 %or_ln141_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7620 'zext' 'zext_ln141_20' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7621 [1/1] (0.00ns)   --->   "%delta_weights1_addr_21 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_20" [../CCode_backprop/backprop.c:141]   --->   Operation 7621 'getelementptr' 'delta_weights1_addr_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1590 : Operation 7622 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_20, i10 %delta_weights1_addr_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7622 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1590 : Operation 7623 [1/6] (7.78ns)   --->   "%mul_i6_21 = dmul i64 %empty_96, i64 %oracle_activations1_load_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7623 'dmul' 'mul_i6_21' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7624 [1/6] (7.78ns)   --->   "%mul_i6_22 = dmul i64 %empty_96, i64 %oracle_activations1_load_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7624 'dmul' 'mul_i6_22' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7625 [2/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7625 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7626 [2/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7626 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7627 [3/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7627 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7628 [3/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7628 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7629 [4/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7629 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7630 [4/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7630 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7631 [5/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7631 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7632 [5/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7632 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7633 [6/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7633 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1590 : Operation 7634 [6/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7634 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1591 <SV = 461> <Delay = 7.78>
ST_1591 : Operation 7635 [1/1] (0.00ns)   --->   "%or_ln141_21 = or i10 %tmp_14, i10 22" [../CCode_backprop/backprop.c:141]   --->   Operation 7635 'or' 'or_ln141_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7636 [1/1] (0.00ns)   --->   "%zext_ln141_21 = zext i10 %or_ln141_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7636 'zext' 'zext_ln141_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7637 [1/1] (0.00ns)   --->   "%delta_weights1_addr_22 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_21" [../CCode_backprop/backprop.c:141]   --->   Operation 7637 'getelementptr' 'delta_weights1_addr_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7638 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_21, i10 %delta_weights1_addr_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7638 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1591 : Operation 7639 [1/1] (0.00ns)   --->   "%or_ln141_22 = or i10 %tmp_14, i10 23" [../CCode_backprop/backprop.c:141]   --->   Operation 7639 'or' 'or_ln141_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7640 [1/1] (0.00ns)   --->   "%zext_ln141_22 = zext i10 %or_ln141_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7640 'zext' 'zext_ln141_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7641 [1/1] (0.00ns)   --->   "%delta_weights1_addr_23 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_22" [../CCode_backprop/backprop.c:141]   --->   Operation 7641 'getelementptr' 'delta_weights1_addr_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1591 : Operation 7642 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_22, i10 %delta_weights1_addr_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7642 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1591 : Operation 7643 [1/6] (7.78ns)   --->   "%mul_i6_23 = dmul i64 %empty_96, i64 %oracle_activations1_load_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7643 'dmul' 'mul_i6_23' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7644 [1/6] (7.78ns)   --->   "%mul_i6_24 = dmul i64 %empty_96, i64 %oracle_activations1_load_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7644 'dmul' 'mul_i6_24' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7645 [2/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7645 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7646 [2/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7646 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7647 [3/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7647 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7648 [3/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7648 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7649 [4/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7649 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7650 [4/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7650 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7651 [5/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7651 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7652 [5/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7652 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7653 [6/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7653 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1591 : Operation 7654 [6/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7654 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1592 <SV = 462> <Delay = 7.78>
ST_1592 : Operation 7655 [1/1] (0.00ns)   --->   "%or_ln141_23 = or i10 %tmp_14, i10 24" [../CCode_backprop/backprop.c:141]   --->   Operation 7655 'or' 'or_ln141_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7656 [1/1] (0.00ns)   --->   "%zext_ln141_23 = zext i10 %or_ln141_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7656 'zext' 'zext_ln141_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7657 [1/1] (0.00ns)   --->   "%delta_weights1_addr_24 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_23" [../CCode_backprop/backprop.c:141]   --->   Operation 7657 'getelementptr' 'delta_weights1_addr_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7658 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_23, i10 %delta_weights1_addr_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7658 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1592 : Operation 7659 [1/1] (0.00ns)   --->   "%or_ln141_24 = or i10 %tmp_14, i10 25" [../CCode_backprop/backprop.c:141]   --->   Operation 7659 'or' 'or_ln141_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7660 [1/1] (0.00ns)   --->   "%zext_ln141_24 = zext i10 %or_ln141_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7660 'zext' 'zext_ln141_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7661 [1/1] (0.00ns)   --->   "%delta_weights1_addr_25 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_24" [../CCode_backprop/backprop.c:141]   --->   Operation 7661 'getelementptr' 'delta_weights1_addr_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1592 : Operation 7662 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_24, i10 %delta_weights1_addr_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7662 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1592 : Operation 7663 [1/6] (7.78ns)   --->   "%mul_i6_25 = dmul i64 %empty_96, i64 %oracle_activations1_load_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7663 'dmul' 'mul_i6_25' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7664 [1/6] (7.78ns)   --->   "%mul_i6_26 = dmul i64 %empty_96, i64 %oracle_activations1_load_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7664 'dmul' 'mul_i6_26' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7665 [2/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7665 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7666 [2/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7666 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7667 [3/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7667 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7668 [3/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7668 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7669 [4/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7669 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7670 [4/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7670 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7671 [5/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7671 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7672 [5/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7672 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7673 [6/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7673 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1592 : Operation 7674 [6/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7674 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1593 <SV = 463> <Delay = 7.78>
ST_1593 : Operation 7675 [1/1] (0.00ns)   --->   "%or_ln141_25 = or i10 %tmp_14, i10 26" [../CCode_backprop/backprop.c:141]   --->   Operation 7675 'or' 'or_ln141_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7676 [1/1] (0.00ns)   --->   "%zext_ln141_25 = zext i10 %or_ln141_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7676 'zext' 'zext_ln141_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7677 [1/1] (0.00ns)   --->   "%delta_weights1_addr_26 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_25" [../CCode_backprop/backprop.c:141]   --->   Operation 7677 'getelementptr' 'delta_weights1_addr_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7678 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_25, i10 %delta_weights1_addr_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7678 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1593 : Operation 7679 [1/1] (0.00ns)   --->   "%or_ln141_26 = or i10 %tmp_14, i10 27" [../CCode_backprop/backprop.c:141]   --->   Operation 7679 'or' 'or_ln141_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7680 [1/1] (0.00ns)   --->   "%zext_ln141_26 = zext i10 %or_ln141_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7680 'zext' 'zext_ln141_26' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7681 [1/1] (0.00ns)   --->   "%delta_weights1_addr_27 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_26" [../CCode_backprop/backprop.c:141]   --->   Operation 7681 'getelementptr' 'delta_weights1_addr_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1593 : Operation 7682 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_26, i10 %delta_weights1_addr_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7682 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1593 : Operation 7683 [1/6] (7.78ns)   --->   "%mul_i6_27 = dmul i64 %empty_96, i64 %oracle_activations1_load_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7683 'dmul' 'mul_i6_27' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7684 [1/6] (7.78ns)   --->   "%mul_i6_28 = dmul i64 %empty_96, i64 %oracle_activations1_load_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7684 'dmul' 'mul_i6_28' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7685 [2/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7685 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7686 [2/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7686 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7687 [3/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7687 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7688 [3/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7688 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7689 [4/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7689 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7690 [4/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7690 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7691 [5/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7691 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7692 [5/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7692 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7693 [6/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7693 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1593 : Operation 7694 [6/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7694 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1594 <SV = 464> <Delay = 7.78>
ST_1594 : Operation 7695 [1/1] (0.00ns)   --->   "%or_ln141_27 = or i10 %tmp_14, i10 28" [../CCode_backprop/backprop.c:141]   --->   Operation 7695 'or' 'or_ln141_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7696 [1/1] (0.00ns)   --->   "%zext_ln141_27 = zext i10 %or_ln141_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7696 'zext' 'zext_ln141_27' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7697 [1/1] (0.00ns)   --->   "%delta_weights1_addr_28 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_27" [../CCode_backprop/backprop.c:141]   --->   Operation 7697 'getelementptr' 'delta_weights1_addr_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7698 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_27, i10 %delta_weights1_addr_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7698 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1594 : Operation 7699 [1/1] (0.00ns)   --->   "%or_ln141_28 = or i10 %tmp_14, i10 29" [../CCode_backprop/backprop.c:141]   --->   Operation 7699 'or' 'or_ln141_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7700 [1/1] (0.00ns)   --->   "%zext_ln141_28 = zext i10 %or_ln141_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7700 'zext' 'zext_ln141_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7701 [1/1] (0.00ns)   --->   "%delta_weights1_addr_29 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_28" [../CCode_backprop/backprop.c:141]   --->   Operation 7701 'getelementptr' 'delta_weights1_addr_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1594 : Operation 7702 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_28, i10 %delta_weights1_addr_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7702 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1594 : Operation 7703 [1/6] (7.78ns)   --->   "%mul_i6_29 = dmul i64 %empty_96, i64 %oracle_activations1_load_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7703 'dmul' 'mul_i6_29' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7704 [1/6] (7.78ns)   --->   "%mul_i6_30 = dmul i64 %empty_96, i64 %oracle_activations1_load_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7704 'dmul' 'mul_i6_30' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7705 [2/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7705 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7706 [2/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7706 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7707 [3/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7707 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7708 [3/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7708 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7709 [4/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7709 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7710 [4/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7710 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7711 [5/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7711 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7712 [5/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7712 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7713 [6/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7713 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1594 : Operation 7714 [6/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7714 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1595 <SV = 465> <Delay = 7.78>
ST_1595 : Operation 7715 [1/1] (0.00ns)   --->   "%or_ln141_29 = or i10 %tmp_14, i10 30" [../CCode_backprop/backprop.c:141]   --->   Operation 7715 'or' 'or_ln141_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7716 [1/1] (0.00ns)   --->   "%zext_ln141_29 = zext i10 %or_ln141_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7716 'zext' 'zext_ln141_29' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7717 [1/1] (0.00ns)   --->   "%delta_weights1_addr_30 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_29" [../CCode_backprop/backprop.c:141]   --->   Operation 7717 'getelementptr' 'delta_weights1_addr_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7718 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_29, i10 %delta_weights1_addr_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7718 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1595 : Operation 7719 [1/1] (0.00ns)   --->   "%or_ln141_30 = or i10 %tmp_14, i10 31" [../CCode_backprop/backprop.c:141]   --->   Operation 7719 'or' 'or_ln141_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7720 [1/1] (0.00ns)   --->   "%zext_ln141_30 = zext i10 %or_ln141_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7720 'zext' 'zext_ln141_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7721 [1/1] (0.00ns)   --->   "%delta_weights1_addr_31 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_30" [../CCode_backprop/backprop.c:141]   --->   Operation 7721 'getelementptr' 'delta_weights1_addr_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1595 : Operation 7722 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_30, i10 %delta_weights1_addr_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7722 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1595 : Operation 7723 [1/6] (7.78ns)   --->   "%mul_i6_31 = dmul i64 %empty_96, i64 %oracle_activations1_load_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7723 'dmul' 'mul_i6_31' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7724 [1/6] (7.78ns)   --->   "%mul_i6_32 = dmul i64 %empty_96, i64 %oracle_activations1_load_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7724 'dmul' 'mul_i6_32' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7725 [2/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7725 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7726 [2/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7726 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7727 [3/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7727 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7728 [3/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7728 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7729 [4/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7729 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7730 [4/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7730 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7731 [5/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7731 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7732 [5/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7732 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7733 [6/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7733 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1595 : Operation 7734 [6/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7734 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1596 <SV = 466> <Delay = 7.78>
ST_1596 : Operation 7735 [1/1] (0.00ns)   --->   "%or_ln141_31 = or i10 %tmp_14, i10 32" [../CCode_backprop/backprop.c:141]   --->   Operation 7735 'or' 'or_ln141_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7736 [1/1] (0.00ns)   --->   "%zext_ln141_31 = zext i10 %or_ln141_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7736 'zext' 'zext_ln141_31' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7737 [1/1] (0.00ns)   --->   "%delta_weights1_addr_32 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_31" [../CCode_backprop/backprop.c:141]   --->   Operation 7737 'getelementptr' 'delta_weights1_addr_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7738 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_31, i10 %delta_weights1_addr_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7738 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1596 : Operation 7739 [1/1] (0.00ns)   --->   "%or_ln141_32 = or i10 %tmp_14, i10 33" [../CCode_backprop/backprop.c:141]   --->   Operation 7739 'or' 'or_ln141_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7740 [1/1] (0.00ns)   --->   "%zext_ln141_32 = zext i10 %or_ln141_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7740 'zext' 'zext_ln141_32' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7741 [1/1] (0.00ns)   --->   "%delta_weights1_addr_33 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_32" [../CCode_backprop/backprop.c:141]   --->   Operation 7741 'getelementptr' 'delta_weights1_addr_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1596 : Operation 7742 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_32, i10 %delta_weights1_addr_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7742 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1596 : Operation 7743 [1/6] (7.78ns)   --->   "%mul_i6_33 = dmul i64 %empty_96, i64 %oracle_activations1_load_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7743 'dmul' 'mul_i6_33' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7744 [1/6] (7.78ns)   --->   "%mul_i6_34 = dmul i64 %empty_96, i64 %oracle_activations1_load_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7744 'dmul' 'mul_i6_34' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7745 [2/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7745 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7746 [2/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7746 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7747 [3/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7747 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7748 [3/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7748 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7749 [4/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7749 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7750 [4/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7750 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7751 [5/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7751 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7752 [5/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7752 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7753 [6/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7753 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1596 : Operation 7754 [6/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7754 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1597 <SV = 467> <Delay = 7.78>
ST_1597 : Operation 7755 [1/1] (0.00ns)   --->   "%or_ln141_33 = or i10 %tmp_14, i10 34" [../CCode_backprop/backprop.c:141]   --->   Operation 7755 'or' 'or_ln141_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7756 [1/1] (0.00ns)   --->   "%zext_ln141_33 = zext i10 %or_ln141_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7756 'zext' 'zext_ln141_33' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7757 [1/1] (0.00ns)   --->   "%delta_weights1_addr_34 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_33" [../CCode_backprop/backprop.c:141]   --->   Operation 7757 'getelementptr' 'delta_weights1_addr_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7758 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_33, i10 %delta_weights1_addr_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7758 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1597 : Operation 7759 [1/1] (0.00ns)   --->   "%or_ln141_34 = or i10 %tmp_14, i10 35" [../CCode_backprop/backprop.c:141]   --->   Operation 7759 'or' 'or_ln141_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7760 [1/1] (0.00ns)   --->   "%zext_ln141_34 = zext i10 %or_ln141_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7760 'zext' 'zext_ln141_34' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7761 [1/1] (0.00ns)   --->   "%delta_weights1_addr_35 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_34" [../CCode_backprop/backprop.c:141]   --->   Operation 7761 'getelementptr' 'delta_weights1_addr_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1597 : Operation 7762 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_34, i10 %delta_weights1_addr_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7762 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1597 : Operation 7763 [1/6] (7.78ns)   --->   "%mul_i6_35 = dmul i64 %empty_96, i64 %oracle_activations1_load_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7763 'dmul' 'mul_i6_35' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7764 [1/6] (7.78ns)   --->   "%mul_i6_36 = dmul i64 %empty_96, i64 %oracle_activations1_load_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7764 'dmul' 'mul_i6_36' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7765 [2/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7765 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7766 [2/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7766 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7767 [3/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7767 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7768 [3/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7768 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7769 [4/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7769 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7770 [4/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7770 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7771 [5/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7771 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7772 [5/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7772 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7773 [6/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7773 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1597 : Operation 7774 [6/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7774 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1598 <SV = 468> <Delay = 7.78>
ST_1598 : Operation 7775 [1/1] (0.00ns)   --->   "%or_ln141_35 = or i10 %tmp_14, i10 36" [../CCode_backprop/backprop.c:141]   --->   Operation 7775 'or' 'or_ln141_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7776 [1/1] (0.00ns)   --->   "%zext_ln141_35 = zext i10 %or_ln141_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7776 'zext' 'zext_ln141_35' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7777 [1/1] (0.00ns)   --->   "%delta_weights1_addr_36 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_35" [../CCode_backprop/backprop.c:141]   --->   Operation 7777 'getelementptr' 'delta_weights1_addr_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7778 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_35, i10 %delta_weights1_addr_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7778 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1598 : Operation 7779 [1/1] (0.00ns)   --->   "%or_ln141_36 = or i10 %tmp_14, i10 37" [../CCode_backprop/backprop.c:141]   --->   Operation 7779 'or' 'or_ln141_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7780 [1/1] (0.00ns)   --->   "%zext_ln141_36 = zext i10 %or_ln141_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7780 'zext' 'zext_ln141_36' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7781 [1/1] (0.00ns)   --->   "%delta_weights1_addr_37 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_36" [../CCode_backprop/backprop.c:141]   --->   Operation 7781 'getelementptr' 'delta_weights1_addr_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1598 : Operation 7782 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_36, i10 %delta_weights1_addr_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7782 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1598 : Operation 7783 [1/6] (7.78ns)   --->   "%mul_i6_37 = dmul i64 %empty_96, i64 %oracle_activations1_load_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7783 'dmul' 'mul_i6_37' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7784 [1/6] (7.78ns)   --->   "%mul_i6_38 = dmul i64 %empty_96, i64 %oracle_activations1_load_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7784 'dmul' 'mul_i6_38' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7785 [2/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7785 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7786 [2/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7786 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7787 [3/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7787 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7788 [3/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7788 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7789 [4/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7789 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7790 [4/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7790 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7791 [5/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7791 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7792 [5/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7792 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7793 [6/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7793 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1598 : Operation 7794 [6/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7794 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1599 <SV = 469> <Delay = 7.78>
ST_1599 : Operation 7795 [1/1] (0.00ns)   --->   "%or_ln141_37 = or i10 %tmp_14, i10 38" [../CCode_backprop/backprop.c:141]   --->   Operation 7795 'or' 'or_ln141_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7796 [1/1] (0.00ns)   --->   "%zext_ln141_37 = zext i10 %or_ln141_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7796 'zext' 'zext_ln141_37' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7797 [1/1] (0.00ns)   --->   "%delta_weights1_addr_38 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_37" [../CCode_backprop/backprop.c:141]   --->   Operation 7797 'getelementptr' 'delta_weights1_addr_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7798 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_37, i10 %delta_weights1_addr_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7798 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1599 : Operation 7799 [1/1] (0.00ns)   --->   "%or_ln141_38 = or i10 %tmp_14, i10 39" [../CCode_backprop/backprop.c:141]   --->   Operation 7799 'or' 'or_ln141_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7800 [1/1] (0.00ns)   --->   "%zext_ln141_38 = zext i10 %or_ln141_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7800 'zext' 'zext_ln141_38' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7801 [1/1] (0.00ns)   --->   "%delta_weights1_addr_39 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_38" [../CCode_backprop/backprop.c:141]   --->   Operation 7801 'getelementptr' 'delta_weights1_addr_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1599 : Operation 7802 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_38, i10 %delta_weights1_addr_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7802 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1599 : Operation 7803 [1/6] (7.78ns)   --->   "%mul_i6_39 = dmul i64 %empty_96, i64 %oracle_activations1_load_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7803 'dmul' 'mul_i6_39' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7804 [1/6] (7.78ns)   --->   "%mul_i6_40 = dmul i64 %empty_96, i64 %oracle_activations1_load_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7804 'dmul' 'mul_i6_40' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7805 [2/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7805 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7806 [2/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7806 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7807 [3/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7807 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7808 [3/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7808 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7809 [4/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7809 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7810 [4/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7810 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7811 [5/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7811 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7812 [5/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7812 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7813 [6/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7813 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1599 : Operation 7814 [6/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7814 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1600 <SV = 470> <Delay = 7.78>
ST_1600 : Operation 7815 [1/1] (0.00ns)   --->   "%or_ln141_39 = or i10 %tmp_14, i10 40" [../CCode_backprop/backprop.c:141]   --->   Operation 7815 'or' 'or_ln141_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7816 [1/1] (0.00ns)   --->   "%zext_ln141_39 = zext i10 %or_ln141_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7816 'zext' 'zext_ln141_39' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7817 [1/1] (0.00ns)   --->   "%delta_weights1_addr_40 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_39" [../CCode_backprop/backprop.c:141]   --->   Operation 7817 'getelementptr' 'delta_weights1_addr_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7818 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_39, i10 %delta_weights1_addr_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7818 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1600 : Operation 7819 [1/1] (0.00ns)   --->   "%or_ln141_40 = or i10 %tmp_14, i10 41" [../CCode_backprop/backprop.c:141]   --->   Operation 7819 'or' 'or_ln141_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7820 [1/1] (0.00ns)   --->   "%zext_ln141_40 = zext i10 %or_ln141_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7820 'zext' 'zext_ln141_40' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7821 [1/1] (0.00ns)   --->   "%delta_weights1_addr_41 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_40" [../CCode_backprop/backprop.c:141]   --->   Operation 7821 'getelementptr' 'delta_weights1_addr_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1600 : Operation 7822 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_40, i10 %delta_weights1_addr_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7822 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1600 : Operation 7823 [1/6] (7.78ns)   --->   "%mul_i6_41 = dmul i64 %empty_96, i64 %oracle_activations1_load_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7823 'dmul' 'mul_i6_41' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7824 [1/6] (7.78ns)   --->   "%mul_i6_42 = dmul i64 %empty_96, i64 %oracle_activations1_load_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7824 'dmul' 'mul_i6_42' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7825 [2/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7825 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7826 [2/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7826 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7827 [3/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7827 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7828 [3/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7828 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7829 [4/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7829 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7830 [4/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7830 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7831 [5/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7831 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7832 [5/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7832 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7833 [6/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7833 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1600 : Operation 7834 [6/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7834 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1601 <SV = 471> <Delay = 7.78>
ST_1601 : Operation 7835 [1/1] (0.00ns)   --->   "%or_ln141_41 = or i10 %tmp_14, i10 42" [../CCode_backprop/backprop.c:141]   --->   Operation 7835 'or' 'or_ln141_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7836 [1/1] (0.00ns)   --->   "%zext_ln141_41 = zext i10 %or_ln141_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7836 'zext' 'zext_ln141_41' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7837 [1/1] (0.00ns)   --->   "%delta_weights1_addr_42 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_41" [../CCode_backprop/backprop.c:141]   --->   Operation 7837 'getelementptr' 'delta_weights1_addr_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7838 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_41, i10 %delta_weights1_addr_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7838 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1601 : Operation 7839 [1/1] (0.00ns)   --->   "%or_ln141_42 = or i10 %tmp_14, i10 43" [../CCode_backprop/backprop.c:141]   --->   Operation 7839 'or' 'or_ln141_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7840 [1/1] (0.00ns)   --->   "%zext_ln141_42 = zext i10 %or_ln141_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7840 'zext' 'zext_ln141_42' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7841 [1/1] (0.00ns)   --->   "%delta_weights1_addr_43 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_42" [../CCode_backprop/backprop.c:141]   --->   Operation 7841 'getelementptr' 'delta_weights1_addr_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1601 : Operation 7842 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_42, i10 %delta_weights1_addr_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7842 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1601 : Operation 7843 [1/6] (7.78ns)   --->   "%mul_i6_43 = dmul i64 %empty_96, i64 %oracle_activations1_load_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7843 'dmul' 'mul_i6_43' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7844 [1/6] (7.78ns)   --->   "%mul_i6_44 = dmul i64 %empty_96, i64 %oracle_activations1_load_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7844 'dmul' 'mul_i6_44' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7845 [2/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7845 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7846 [2/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7846 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7847 [3/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7847 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7848 [3/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7848 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7849 [4/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7849 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7850 [4/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7850 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7851 [5/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7851 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7852 [5/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7852 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7853 [6/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7853 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1601 : Operation 7854 [6/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7854 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1602 <SV = 472> <Delay = 7.78>
ST_1602 : Operation 7855 [1/1] (0.00ns)   --->   "%or_ln141_43 = or i10 %tmp_14, i10 44" [../CCode_backprop/backprop.c:141]   --->   Operation 7855 'or' 'or_ln141_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7856 [1/1] (0.00ns)   --->   "%zext_ln141_43 = zext i10 %or_ln141_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7856 'zext' 'zext_ln141_43' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7857 [1/1] (0.00ns)   --->   "%delta_weights1_addr_44 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_43" [../CCode_backprop/backprop.c:141]   --->   Operation 7857 'getelementptr' 'delta_weights1_addr_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7858 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_43, i10 %delta_weights1_addr_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7858 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1602 : Operation 7859 [1/1] (0.00ns)   --->   "%or_ln141_44 = or i10 %tmp_14, i10 45" [../CCode_backprop/backprop.c:141]   --->   Operation 7859 'or' 'or_ln141_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7860 [1/1] (0.00ns)   --->   "%zext_ln141_44 = zext i10 %or_ln141_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7860 'zext' 'zext_ln141_44' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7861 [1/1] (0.00ns)   --->   "%delta_weights1_addr_45 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_44" [../CCode_backprop/backprop.c:141]   --->   Operation 7861 'getelementptr' 'delta_weights1_addr_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1602 : Operation 7862 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_44, i10 %delta_weights1_addr_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7862 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1602 : Operation 7863 [1/6] (7.78ns)   --->   "%mul_i6_45 = dmul i64 %empty_96, i64 %oracle_activations1_load_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7863 'dmul' 'mul_i6_45' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7864 [1/6] (7.78ns)   --->   "%mul_i6_46 = dmul i64 %empty_96, i64 %oracle_activations1_load_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7864 'dmul' 'mul_i6_46' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7865 [2/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7865 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7866 [2/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7866 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7867 [3/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7867 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7868 [3/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7868 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7869 [4/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7869 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7870 [4/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7870 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7871 [5/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7871 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7872 [5/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7872 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7873 [6/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7873 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1602 : Operation 7874 [6/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7874 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1603 <SV = 473> <Delay = 7.78>
ST_1603 : Operation 7875 [1/1] (0.00ns)   --->   "%or_ln141_45 = or i10 %tmp_14, i10 46" [../CCode_backprop/backprop.c:141]   --->   Operation 7875 'or' 'or_ln141_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7876 [1/1] (0.00ns)   --->   "%zext_ln141_45 = zext i10 %or_ln141_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7876 'zext' 'zext_ln141_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7877 [1/1] (0.00ns)   --->   "%delta_weights1_addr_46 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_45" [../CCode_backprop/backprop.c:141]   --->   Operation 7877 'getelementptr' 'delta_weights1_addr_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7878 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_45, i10 %delta_weights1_addr_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7878 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1603 : Operation 7879 [1/1] (0.00ns)   --->   "%or_ln141_46 = or i10 %tmp_14, i10 47" [../CCode_backprop/backprop.c:141]   --->   Operation 7879 'or' 'or_ln141_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7880 [1/1] (0.00ns)   --->   "%zext_ln141_46 = zext i10 %or_ln141_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7880 'zext' 'zext_ln141_46' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7881 [1/1] (0.00ns)   --->   "%delta_weights1_addr_47 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_46" [../CCode_backprop/backprop.c:141]   --->   Operation 7881 'getelementptr' 'delta_weights1_addr_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1603 : Operation 7882 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_46, i10 %delta_weights1_addr_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7882 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1603 : Operation 7883 [1/6] (7.78ns)   --->   "%mul_i6_47 = dmul i64 %empty_96, i64 %oracle_activations1_load_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7883 'dmul' 'mul_i6_47' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7884 [1/6] (7.78ns)   --->   "%mul_i6_48 = dmul i64 %empty_96, i64 %oracle_activations1_load_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7884 'dmul' 'mul_i6_48' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7885 [2/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7885 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7886 [2/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7886 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7887 [3/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7887 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7888 [3/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7888 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7889 [4/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7889 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7890 [4/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7890 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7891 [5/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7891 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7892 [5/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7892 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7893 [6/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7893 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1603 : Operation 7894 [6/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7894 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1604 <SV = 474> <Delay = 7.78>
ST_1604 : Operation 7895 [1/1] (0.00ns)   --->   "%or_ln141_47 = or i10 %tmp_14, i10 48" [../CCode_backprop/backprop.c:141]   --->   Operation 7895 'or' 'or_ln141_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7896 [1/1] (0.00ns)   --->   "%zext_ln141_47 = zext i10 %or_ln141_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7896 'zext' 'zext_ln141_47' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7897 [1/1] (0.00ns)   --->   "%delta_weights1_addr_48 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_47" [../CCode_backprop/backprop.c:141]   --->   Operation 7897 'getelementptr' 'delta_weights1_addr_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7898 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_47, i10 %delta_weights1_addr_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7898 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1604 : Operation 7899 [1/1] (0.00ns)   --->   "%or_ln141_48 = or i10 %tmp_14, i10 49" [../CCode_backprop/backprop.c:141]   --->   Operation 7899 'or' 'or_ln141_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7900 [1/1] (0.00ns)   --->   "%zext_ln141_48 = zext i10 %or_ln141_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7900 'zext' 'zext_ln141_48' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7901 [1/1] (0.00ns)   --->   "%delta_weights1_addr_49 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_48" [../CCode_backprop/backprop.c:141]   --->   Operation 7901 'getelementptr' 'delta_weights1_addr_49' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1604 : Operation 7902 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_48, i10 %delta_weights1_addr_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7902 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1604 : Operation 7903 [1/6] (7.78ns)   --->   "%mul_i6_49 = dmul i64 %empty_96, i64 %oracle_activations1_load_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7903 'dmul' 'mul_i6_49' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7904 [1/6] (7.78ns)   --->   "%mul_i6_50 = dmul i64 %empty_96, i64 %oracle_activations1_load_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7904 'dmul' 'mul_i6_50' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7905 [2/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7905 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7906 [2/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7906 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7907 [3/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7907 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7908 [3/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7908 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7909 [4/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7909 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7910 [4/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7910 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7911 [5/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7911 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7912 [5/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7912 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7913 [6/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7913 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1604 : Operation 7914 [6/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7914 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1605 <SV = 475> <Delay = 7.78>
ST_1605 : Operation 7915 [1/1] (0.00ns)   --->   "%or_ln141_49 = or i10 %tmp_14, i10 50" [../CCode_backprop/backprop.c:141]   --->   Operation 7915 'or' 'or_ln141_49' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7916 [1/1] (0.00ns)   --->   "%zext_ln141_49 = zext i10 %or_ln141_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7916 'zext' 'zext_ln141_49' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7917 [1/1] (0.00ns)   --->   "%delta_weights1_addr_50 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_49" [../CCode_backprop/backprop.c:141]   --->   Operation 7917 'getelementptr' 'delta_weights1_addr_50' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7918 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_49, i10 %delta_weights1_addr_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7918 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1605 : Operation 7919 [1/1] (0.00ns)   --->   "%or_ln141_50 = or i10 %tmp_14, i10 51" [../CCode_backprop/backprop.c:141]   --->   Operation 7919 'or' 'or_ln141_50' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7920 [1/1] (0.00ns)   --->   "%zext_ln141_50 = zext i10 %or_ln141_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7920 'zext' 'zext_ln141_50' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7921 [1/1] (0.00ns)   --->   "%delta_weights1_addr_51 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_50" [../CCode_backprop/backprop.c:141]   --->   Operation 7921 'getelementptr' 'delta_weights1_addr_51' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1605 : Operation 7922 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_50, i10 %delta_weights1_addr_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7922 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1605 : Operation 7923 [1/6] (7.78ns)   --->   "%mul_i6_51 = dmul i64 %empty_96, i64 %oracle_activations1_load_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7923 'dmul' 'mul_i6_51' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7924 [1/6] (7.78ns)   --->   "%mul_i6_52 = dmul i64 %empty_96, i64 %oracle_activations1_load_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7924 'dmul' 'mul_i6_52' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7925 [2/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7925 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7926 [2/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7926 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7927 [3/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7927 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7928 [3/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7928 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7929 [4/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7929 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7930 [4/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7930 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7931 [5/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7931 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7932 [5/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7932 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7933 [6/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7933 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1605 : Operation 7934 [6/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7934 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1606 <SV = 476> <Delay = 7.78>
ST_1606 : Operation 7935 [1/1] (0.00ns)   --->   "%or_ln141_51 = or i10 %tmp_14, i10 52" [../CCode_backprop/backprop.c:141]   --->   Operation 7935 'or' 'or_ln141_51' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7936 [1/1] (0.00ns)   --->   "%zext_ln141_51 = zext i10 %or_ln141_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7936 'zext' 'zext_ln141_51' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7937 [1/1] (0.00ns)   --->   "%delta_weights1_addr_52 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_51" [../CCode_backprop/backprop.c:141]   --->   Operation 7937 'getelementptr' 'delta_weights1_addr_52' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7938 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_51, i10 %delta_weights1_addr_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7938 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1606 : Operation 7939 [1/1] (0.00ns)   --->   "%or_ln141_52 = or i10 %tmp_14, i10 53" [../CCode_backprop/backprop.c:141]   --->   Operation 7939 'or' 'or_ln141_52' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7940 [1/1] (0.00ns)   --->   "%zext_ln141_52 = zext i10 %or_ln141_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7940 'zext' 'zext_ln141_52' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7941 [1/1] (0.00ns)   --->   "%delta_weights1_addr_53 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_52" [../CCode_backprop/backprop.c:141]   --->   Operation 7941 'getelementptr' 'delta_weights1_addr_53' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1606 : Operation 7942 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_52, i10 %delta_weights1_addr_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7942 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1606 : Operation 7943 [1/6] (7.78ns)   --->   "%mul_i6_53 = dmul i64 %empty_96, i64 %oracle_activations1_load_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7943 'dmul' 'mul_i6_53' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7944 [1/6] (7.78ns)   --->   "%mul_i6_54 = dmul i64 %empty_96, i64 %oracle_activations1_load_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7944 'dmul' 'mul_i6_54' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7945 [2/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7945 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7946 [2/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7946 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7947 [3/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7947 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7948 [3/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7948 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7949 [4/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7949 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7950 [4/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7950 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7951 [5/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7951 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1606 : Operation 7952 [5/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7952 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1607 <SV = 477> <Delay = 7.78>
ST_1607 : Operation 7953 [1/1] (0.00ns)   --->   "%or_ln141_53 = or i10 %tmp_14, i10 54" [../CCode_backprop/backprop.c:141]   --->   Operation 7953 'or' 'or_ln141_53' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7954 [1/1] (0.00ns)   --->   "%zext_ln141_53 = zext i10 %or_ln141_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7954 'zext' 'zext_ln141_53' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7955 [1/1] (0.00ns)   --->   "%delta_weights1_addr_54 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_53" [../CCode_backprop/backprop.c:141]   --->   Operation 7955 'getelementptr' 'delta_weights1_addr_54' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7956 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_53, i10 %delta_weights1_addr_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7956 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1607 : Operation 7957 [1/1] (0.00ns)   --->   "%or_ln141_54 = or i10 %tmp_14, i10 55" [../CCode_backprop/backprop.c:141]   --->   Operation 7957 'or' 'or_ln141_54' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7958 [1/1] (0.00ns)   --->   "%zext_ln141_54 = zext i10 %or_ln141_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7958 'zext' 'zext_ln141_54' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7959 [1/1] (0.00ns)   --->   "%delta_weights1_addr_55 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_54" [../CCode_backprop/backprop.c:141]   --->   Operation 7959 'getelementptr' 'delta_weights1_addr_55' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1607 : Operation 7960 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_54, i10 %delta_weights1_addr_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7960 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1607 : Operation 7961 [1/6] (7.78ns)   --->   "%mul_i6_55 = dmul i64 %empty_96, i64 %oracle_activations1_load_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7961 'dmul' 'mul_i6_55' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7962 [1/6] (7.78ns)   --->   "%mul_i6_56 = dmul i64 %empty_96, i64 %oracle_activations1_load_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7962 'dmul' 'mul_i6_56' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7963 [2/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7963 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7964 [2/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7964 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7965 [3/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7965 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7966 [3/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7966 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7967 [4/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7967 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1607 : Operation 7968 [4/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7968 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1608 <SV = 478> <Delay = 7.78>
ST_1608 : Operation 7969 [1/1] (0.00ns)   --->   "%or_ln141_55 = or i10 %tmp_14, i10 56" [../CCode_backprop/backprop.c:141]   --->   Operation 7969 'or' 'or_ln141_55' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7970 [1/1] (0.00ns)   --->   "%zext_ln141_55 = zext i10 %or_ln141_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7970 'zext' 'zext_ln141_55' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7971 [1/1] (0.00ns)   --->   "%delta_weights1_addr_56 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_55" [../CCode_backprop/backprop.c:141]   --->   Operation 7971 'getelementptr' 'delta_weights1_addr_56' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7972 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_55, i10 %delta_weights1_addr_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7972 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1608 : Operation 7973 [1/1] (0.00ns)   --->   "%or_ln141_56 = or i10 %tmp_14, i10 57" [../CCode_backprop/backprop.c:141]   --->   Operation 7973 'or' 'or_ln141_56' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7974 [1/1] (0.00ns)   --->   "%zext_ln141_56 = zext i10 %or_ln141_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7974 'zext' 'zext_ln141_56' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7975 [1/1] (0.00ns)   --->   "%delta_weights1_addr_57 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_56" [../CCode_backprop/backprop.c:141]   --->   Operation 7975 'getelementptr' 'delta_weights1_addr_57' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1608 : Operation 7976 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_56, i10 %delta_weights1_addr_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7976 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1608 : Operation 7977 [1/6] (7.78ns)   --->   "%mul_i6_57 = dmul i64 %empty_96, i64 %oracle_activations1_load_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7977 'dmul' 'mul_i6_57' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7978 [1/6] (7.78ns)   --->   "%mul_i6_58 = dmul i64 %empty_96, i64 %oracle_activations1_load_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7978 'dmul' 'mul_i6_58' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7979 [2/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7979 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7980 [2/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7980 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7981 [3/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7981 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1608 : Operation 7982 [3/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7982 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1609 <SV = 479> <Delay = 7.78>
ST_1609 : Operation 7983 [1/1] (0.00ns)   --->   "%or_ln141_57 = or i10 %tmp_14, i10 58" [../CCode_backprop/backprop.c:141]   --->   Operation 7983 'or' 'or_ln141_57' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7984 [1/1] (0.00ns)   --->   "%zext_ln141_57 = zext i10 %or_ln141_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7984 'zext' 'zext_ln141_57' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7985 [1/1] (0.00ns)   --->   "%delta_weights1_addr_58 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_57" [../CCode_backprop/backprop.c:141]   --->   Operation 7985 'getelementptr' 'delta_weights1_addr_58' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7986 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_57, i10 %delta_weights1_addr_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7986 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1609 : Operation 7987 [1/1] (0.00ns)   --->   "%or_ln141_58 = or i10 %tmp_14, i10 59" [../CCode_backprop/backprop.c:141]   --->   Operation 7987 'or' 'or_ln141_58' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7988 [1/1] (0.00ns)   --->   "%zext_ln141_58 = zext i10 %or_ln141_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7988 'zext' 'zext_ln141_58' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7989 [1/1] (0.00ns)   --->   "%delta_weights1_addr_59 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_58" [../CCode_backprop/backprop.c:141]   --->   Operation 7989 'getelementptr' 'delta_weights1_addr_59' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1609 : Operation 7990 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_58, i10 %delta_weights1_addr_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7990 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1609 : Operation 7991 [1/6] (7.78ns)   --->   "%mul_i6_59 = dmul i64 %empty_96, i64 %oracle_activations1_load_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7991 'dmul' 'mul_i6_59' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7992 [1/6] (7.78ns)   --->   "%mul_i6_60 = dmul i64 %empty_96, i64 %oracle_activations1_load_61" [../CCode_backprop/backprop.c:141]   --->   Operation 7992 'dmul' 'mul_i6_60' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7993 [2/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 7993 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1609 : Operation 7994 [2/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 7994 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1610 <SV = 480> <Delay = 7.78>
ST_1610 : Operation 7995 [1/1] (0.00ns)   --->   "%or_ln141_59 = or i10 %tmp_14, i10 60" [../CCode_backprop/backprop.c:141]   --->   Operation 7995 'or' 'or_ln141_59' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 7996 [1/1] (0.00ns)   --->   "%zext_ln141_59 = zext i10 %or_ln141_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7996 'zext' 'zext_ln141_59' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 7997 [1/1] (0.00ns)   --->   "%delta_weights1_addr_60 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_59" [../CCode_backprop/backprop.c:141]   --->   Operation 7997 'getelementptr' 'delta_weights1_addr_60' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 7998 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_59, i10 %delta_weights1_addr_60" [../CCode_backprop/backprop.c:141]   --->   Operation 7998 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1610 : Operation 7999 [1/1] (0.00ns)   --->   "%or_ln141_60 = or i10 %tmp_14, i10 61" [../CCode_backprop/backprop.c:141]   --->   Operation 7999 'or' 'or_ln141_60' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 8000 [1/1] (0.00ns)   --->   "%zext_ln141_60 = zext i10 %or_ln141_60" [../CCode_backprop/backprop.c:141]   --->   Operation 8000 'zext' 'zext_ln141_60' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 8001 [1/1] (0.00ns)   --->   "%delta_weights1_addr_61 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_60" [../CCode_backprop/backprop.c:141]   --->   Operation 8001 'getelementptr' 'delta_weights1_addr_61' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1610 : Operation 8002 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_60, i10 %delta_weights1_addr_61" [../CCode_backprop/backprop.c:141]   --->   Operation 8002 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1610 : Operation 8003 [1/6] (7.78ns)   --->   "%mul_i6_61 = dmul i64 %empty_96, i64 %oracle_activations1_load_62" [../CCode_backprop/backprop.c:141]   --->   Operation 8003 'dmul' 'mul_i6_61' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_1610 : Operation 8004 [1/6] (7.78ns)   --->   "%mul_i6_62 = dmul i64 %empty_96, i64 %oracle_activations1_load_63" [../CCode_backprop/backprop.c:141]   --->   Operation 8004 'dmul' 'mul_i6_62' <Predicate = (!icmp_ln139)> <Delay = 7.78> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 1611 <SV = 481> <Delay = 3.25>
ST_1611 : Operation 8005 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../CCode_backprop/backprop.c:138]   --->   Operation 8005 'specloopname' 'specloopname_ln138' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8006 [1/1] (0.00ns)   --->   "%or_ln141_61 = or i10 %tmp_14, i10 62" [../CCode_backprop/backprop.c:141]   --->   Operation 8006 'or' 'or_ln141_61' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8007 [1/1] (0.00ns)   --->   "%zext_ln141_61 = zext i10 %or_ln141_61" [../CCode_backprop/backprop.c:141]   --->   Operation 8007 'zext' 'zext_ln141_61' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8008 [1/1] (0.00ns)   --->   "%delta_weights1_addr_62 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_61" [../CCode_backprop/backprop.c:141]   --->   Operation 8008 'getelementptr' 'delta_weights1_addr_62' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8009 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_61, i10 %delta_weights1_addr_62" [../CCode_backprop/backprop.c:141]   --->   Operation 8009 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1611 : Operation 8010 [1/1] (0.00ns)   --->   "%or_ln141_62 = or i10 %tmp_14, i10 63" [../CCode_backprop/backprop.c:141]   --->   Operation 8010 'or' 'or_ln141_62' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8011 [1/1] (0.00ns)   --->   "%zext_ln141_62 = zext i10 %or_ln141_62" [../CCode_backprop/backprop.c:141]   --->   Operation 8011 'zext' 'zext_ln141_62' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8012 [1/1] (0.00ns)   --->   "%delta_weights1_addr_63 = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln141_62" [../CCode_backprop/backprop.c:141]   --->   Operation 8012 'getelementptr' 'delta_weights1_addr_63' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1611 : Operation 8013 [1/1] (3.25ns)   --->   "%store_ln141 = store i64 %mul_i6_62, i10 %delta_weights1_addr_63" [../CCode_backprop/backprop.c:141]   --->   Operation 8013 'store' 'store_ln141' <Predicate = (!icmp_ln139)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1611 : Operation 8014 [1/1] (0.00ns)   --->   "%br_ln0 = br void %get_oracle_activations1.exit"   --->   Operation 8014 'br' 'br_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 1612 <SV = 451> <Delay = 0.00>
ST_1612 : Operation 8015 [1/1] (0.00ns)   --->   "%output_difference_2_load_2 = load i64 %output_difference_2" [../CCode_backprop/backprop.c:296]   --->   Operation 8015 'load' 'output_difference_2_load_2' <Predicate = true> <Delay = 0.00>
ST_1612 : Operation 8016 [1/1] (0.00ns)   --->   "%output_difference_2_1_load_2 = load i64 %output_difference_2_1" [../CCode_backprop/backprop.c:296]   --->   Operation 8016 'load' 'output_difference_2_1_load_2' <Predicate = true> <Delay = 0.00>
ST_1612 : Operation 8017 [1/1] (0.00ns)   --->   "%output_difference_2_2_load_2 = load i64 %output_difference_2_2" [../CCode_backprop/backprop.c:296]   --->   Operation 8017 'load' 'output_difference_2_2_load_2' <Predicate = true> <Delay = 0.00>
ST_1612 : Operation 8018 [2/2] (0.00ns)   --->   "%call_ln296 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_2_load_2, i64 %output_difference_2_1_load_2, i64 %output_difference_2_2_load_2" [../CCode_backprop/backprop.c:296]   --->   Operation 8018 'call' 'call_ln296' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 1613 <SV = 452> <Delay = 0.00>
ST_1613 : Operation 8019 [1/2] (0.00ns)   --->   "%call_ln296 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_2_load_2, i64 %output_difference_2_1_load_2, i64 %output_difference_2_2_load_2" [../CCode_backprop/backprop.c:296]   --->   Operation 8019 'call' 'call_ln296' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1613 : Operation 8020 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8020 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('activations3_2_0', ../CCode_backprop/backprop.c:20) with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [319]  (1.59 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:275) with incoming values : ('add_ln275', ../CCode_backprop/backprop.c:275) [322]  (0 ns)
	'add' operation ('add_ln275', ../CCode_backprop/backprop.c:275) [324]  (1.92 ns)

 <State 3>: 4.74ns
The critical path consists of the following:
	'phi' operation ('j', ../CCode_backprop/backprop.c:276) with incoming values : ('add_ln276', ../CCode_backprop/backprop.c:276) [337]  (0 ns)
	'getelementptr' operation ('activations1_addr_64', ../CCode_backprop/backprop.c:277) [346]  (0 ns)
	'store' operation ('store_ln277', ../CCode_backprop/backprop.c:277) of constant 0 on array 'last_activations', ../CCode_backprop/backprop.c:260 [347]  (3.25 ns)
	blocking operation 1.49 ns on control path)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('training_data_addr', ../CCode_backprop/backprop.c:41) [365]  (0 ns)
	'load' operation ('training_data_load', ../CCode_backprop/backprop.c:41) on array 'training_data' [366]  (3.25 ns)

 <State 5>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_1', ../CCode_backprop/backprop.c:41) [368]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_13', ../CCode_backprop/backprop.c:41) [370]  (0 ns)
	'load' operation ('training_data_load_13', ../CCode_backprop/backprop.c:41) on array 'training_data' [371]  (3.25 ns)

 <State 6>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_13', ../CCode_backprop/backprop.c:41) [373]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_2', ../CCode_backprop/backprop.c:41) [375]  (0 ns)
	'load' operation ('training_data_load_2', ../CCode_backprop/backprop.c:41) on array 'training_data' [376]  (3.25 ns)

 <State 7>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_14', ../CCode_backprop/backprop.c:41) [378]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_3', ../CCode_backprop/backprop.c:41) [380]  (0 ns)
	'load' operation ('training_data_load_3', ../CCode_backprop/backprop.c:41) on array 'training_data' [381]  (3.25 ns)

 <State 8>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_15', ../CCode_backprop/backprop.c:41) [383]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_4', ../CCode_backprop/backprop.c:41) [385]  (0 ns)
	'load' operation ('training_data_load_4', ../CCode_backprop/backprop.c:41) on array 'training_data' [386]  (3.25 ns)

 <State 9>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_16', ../CCode_backprop/backprop.c:41) [388]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_5', ../CCode_backprop/backprop.c:41) [390]  (0 ns)
	'load' operation ('training_data_load_5', ../CCode_backprop/backprop.c:41) on array 'training_data' [391]  (3.25 ns)

 <State 10>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_17', ../CCode_backprop/backprop.c:41) [393]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_6', ../CCode_backprop/backprop.c:41) [395]  (0 ns)
	'load' operation ('training_data_load_6', ../CCode_backprop/backprop.c:41) on array 'training_data' [396]  (3.25 ns)

 <State 11>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_18', ../CCode_backprop/backprop.c:41) [398]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_7', ../CCode_backprop/backprop.c:41) [400]  (0 ns)
	'load' operation ('training_data_load_7', ../CCode_backprop/backprop.c:41) on array 'training_data' [401]  (3.25 ns)

 <State 12>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_19', ../CCode_backprop/backprop.c:41) [403]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_8', ../CCode_backprop/backprop.c:41) [405]  (0 ns)
	'load' operation ('training_data_load_8', ../CCode_backprop/backprop.c:41) on array 'training_data' [406]  (3.25 ns)

 <State 13>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_20', ../CCode_backprop/backprop.c:41) [408]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_9', ../CCode_backprop/backprop.c:41) [410]  (0 ns)
	'load' operation ('training_data_load_9', ../CCode_backprop/backprop.c:41) on array 'training_data' [411]  (3.25 ns)

 <State 14>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_21', ../CCode_backprop/backprop.c:41) [413]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_10', ../CCode_backprop/backprop.c:41) [415]  (0 ns)
	'load' operation ('training_data_load_10', ../CCode_backprop/backprop.c:41) on array 'training_data' [416]  (3.25 ns)

 <State 15>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_22', ../CCode_backprop/backprop.c:41) [418]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_11', ../CCode_backprop/backprop.c:41) [420]  (0 ns)
	'load' operation ('training_data_load_11', ../CCode_backprop/backprop.c:41) on array 'training_data' [421]  (3.25 ns)

 <State 16>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln41_23', ../CCode_backprop/backprop.c:41) [423]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_12', ../CCode_backprop/backprop.c:41) [425]  (0 ns)
	'load' operation ('training_data_load_12', ../CCode_backprop/backprop.c:41) on array 'training_data' [426]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('training_data_load_12', ../CCode_backprop/backprop.c:41) on array 'training_data' [426]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [431]  (0 ns)
	'getelementptr' operation ('weights1_addr', ../CCode_backprop/backprop.c:41) [443]  (0 ns)
	'load' operation ('weights1_load', ../CCode_backprop/backprop.c:41) on array 'weights1' [444]  (3.25 ns)

 <State 19>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln41', ../CCode_backprop/backprop.c:41) [448]  (1.73 ns)
	'getelementptr' operation ('weights1_addr_1', ../CCode_backprop/backprop.c:41) [450]  (0 ns)
	'load' operation ('weights1_load_1', ../CCode_backprop/backprop.c:41) on array 'weights1' [451]  (3.25 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 23>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 24>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 25>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i', ../CCode_backprop/backprop.c:41) [446]  (7.79 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i', ../CCode_backprop/backprop.c:41) [447]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i', ../CCode_backprop/backprop.c:41) [447]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i', ../CCode_backprop/backprop.c:41) [447]  (8.23 ns)

 <State 29>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i', ../CCode_backprop/backprop.c:41) [447]  (8.23 ns)

 <State 30>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i', ../CCode_backprop/backprop.c:41) [447]  (8.23 ns)

 <State 31>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_1', ../CCode_backprop/backprop.c:41) [454]  (8.23 ns)

 <State 32>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_1', ../CCode_backprop/backprop.c:41) [454]  (8.23 ns)

 <State 33>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_1', ../CCode_backprop/backprop.c:41) [454]  (8.23 ns)

 <State 34>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_1', ../CCode_backprop/backprop.c:41) [454]  (8.23 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_1', ../CCode_backprop/backprop.c:41) [454]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_2', ../CCode_backprop/backprop.c:41) [461]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_2', ../CCode_backprop/backprop.c:41) [461]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_2', ../CCode_backprop/backprop.c:41) [461]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_2', ../CCode_backprop/backprop.c:41) [461]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_2', ../CCode_backprop/backprop.c:41) [461]  (8.23 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_3', ../CCode_backprop/backprop.c:41) [468]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_3', ../CCode_backprop/backprop.c:41) [468]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_3', ../CCode_backprop/backprop.c:41) [468]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_3', ../CCode_backprop/backprop.c:41) [468]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_3', ../CCode_backprop/backprop.c:41) [468]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_4', ../CCode_backprop/backprop.c:41) [475]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_4', ../CCode_backprop/backprop.c:41) [475]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_4', ../CCode_backprop/backprop.c:41) [475]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_4', ../CCode_backprop/backprop.c:41) [475]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_4', ../CCode_backprop/backprop.c:41) [475]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_5', ../CCode_backprop/backprop.c:41) [482]  (8.23 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_5', ../CCode_backprop/backprop.c:41) [482]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_5', ../CCode_backprop/backprop.c:41) [482]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_5', ../CCode_backprop/backprop.c:41) [482]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_5', ../CCode_backprop/backprop.c:41) [482]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_6', ../CCode_backprop/backprop.c:41) [489]  (8.23 ns)

 <State 57>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_6', ../CCode_backprop/backprop.c:41) [489]  (8.23 ns)

 <State 58>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_6', ../CCode_backprop/backprop.c:41) [489]  (8.23 ns)

 <State 59>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_6', ../CCode_backprop/backprop.c:41) [489]  (8.23 ns)

 <State 60>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_6', ../CCode_backprop/backprop.c:41) [489]  (8.23 ns)

 <State 61>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_7', ../CCode_backprop/backprop.c:41) [496]  (8.23 ns)

 <State 62>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_7', ../CCode_backprop/backprop.c:41) [496]  (8.23 ns)

 <State 63>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_7', ../CCode_backprop/backprop.c:41) [496]  (8.23 ns)

 <State 64>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_7', ../CCode_backprop/backprop.c:41) [496]  (8.23 ns)

 <State 65>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_7', ../CCode_backprop/backprop.c:41) [496]  (8.23 ns)

 <State 66>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_8', ../CCode_backprop/backprop.c:41) [503]  (8.23 ns)

 <State 67>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_8', ../CCode_backprop/backprop.c:41) [503]  (8.23 ns)

 <State 68>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_8', ../CCode_backprop/backprop.c:41) [503]  (8.23 ns)

 <State 69>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_8', ../CCode_backprop/backprop.c:41) [503]  (8.23 ns)

 <State 70>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_8', ../CCode_backprop/backprop.c:41) [503]  (8.23 ns)

 <State 71>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_9', ../CCode_backprop/backprop.c:41) [510]  (8.23 ns)

 <State 72>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_9', ../CCode_backprop/backprop.c:41) [510]  (8.23 ns)

 <State 73>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_9', ../CCode_backprop/backprop.c:41) [510]  (8.23 ns)

 <State 74>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_9', ../CCode_backprop/backprop.c:41) [510]  (8.23 ns)

 <State 75>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_9', ../CCode_backprop/backprop.c:41) [510]  (8.23 ns)

 <State 76>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_s', ../CCode_backprop/backprop.c:41) [517]  (8.23 ns)

 <State 77>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_s', ../CCode_backprop/backprop.c:41) [517]  (8.23 ns)

 <State 78>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_s', ../CCode_backprop/backprop.c:41) [517]  (8.23 ns)

 <State 79>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_s', ../CCode_backprop/backprop.c:41) [517]  (8.23 ns)

 <State 80>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_s', ../CCode_backprop/backprop.c:41) [517]  (8.23 ns)

 <State 81>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_10', ../CCode_backprop/backprop.c:41) [524]  (8.23 ns)

 <State 82>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_10', ../CCode_backprop/backprop.c:41) [524]  (8.23 ns)

 <State 83>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_10', ../CCode_backprop/backprop.c:41) [524]  (8.23 ns)

 <State 84>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_10', ../CCode_backprop/backprop.c:41) [524]  (8.23 ns)

 <State 85>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_10', ../CCode_backprop/backprop.c:41) [524]  (8.23 ns)

 <State 86>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_11', ../CCode_backprop/backprop.c:41) [531]  (8.23 ns)

 <State 87>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_11', ../CCode_backprop/backprop.c:41) [531]  (8.23 ns)

 <State 88>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_11', ../CCode_backprop/backprop.c:41) [531]  (8.23 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_11', ../CCode_backprop/backprop.c:41) [531]  (8.23 ns)

 <State 90>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i_11', ../CCode_backprop/backprop.c:41) [531]  (8.23 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('activations1_addr_65', ../CCode_backprop/backprop.c:39) [440]  (0 ns)
	'store' operation ('store_ln41', ../CCode_backprop/backprop.c:41) of variable 'add9_i_11', ../CCode_backprop/backprop.c:41 on array 'last_activations', ../CCode_backprop/backprop.c:260 [532]  (3.25 ns)

 <State 92>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:28) with incoming values : ('add_ln28', ../CCode_backprop/backprop.c:28) [537]  (1.59 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:28) with incoming values : ('add_ln28', ../CCode_backprop/backprop.c:28) [537]  (0 ns)
	'getelementptr' operation ('activations1_addr_66', ../CCode_backprop/backprop.c:29) [546]  (0 ns)
	'load' operation ('activations1_load_64', ../CCode_backprop/backprop.c:29) on array 'last_activations', ../CCode_backprop/backprop.c:260 [547]  (3.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_64', ../CCode_backprop/backprop.c:29) on array 'last_activations', ../CCode_backprop/backprop.c:260 [547]  (3.25 ns)

 <State 95>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i', ../CCode_backprop/backprop.c:29) [551]  (8.23 ns)

 <State 96>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i', ../CCode_backprop/backprop.c:29) [551]  (8.23 ns)

 <State 97>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i', ../CCode_backprop/backprop.c:29) [551]  (8.23 ns)

 <State 98>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i', ../CCode_backprop/backprop.c:29) [551]  (8.23 ns)

 <State 99>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i', ../CCode_backprop/backprop.c:29) [551]  (8.23 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCode_backprop/backprop.c:29) of variable 'add_i_i', ../CCode_backprop/backprop.c:29 on array 'last_activations', ../CCode_backprop/backprop.c:260 [552]  (3.25 ns)

 <State 101>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:18) with incoming values : ('add_ln18', ../CCode_backprop/backprop.c:18) [557]  (1.59 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:18) with incoming values : ('add_ln18', ../CCode_backprop/backprop.c:18) [557]  (0 ns)
	'getelementptr' operation ('activations1_addr_67', ../CCode_backprop/backprop.c:19) [566]  (0 ns)
	'load' operation ('activations1_load_65', ../CCode_backprop/backprop.c:19) on array 'last_activations', ../CCode_backprop/backprop.c:260 [567]  (3.25 ns)

 <State 103>: 4.24ns
The critical path consists of the following:
	'load' operation ('activations1_load_65', ../CCode_backprop/backprop.c:19) on array 'last_activations', ../CCode_backprop/backprop.c:260 [567]  (3.25 ns)
	'xor' operation ('xor_ln20', ../CCode_backprop/backprop.c:20) [573]  (0.99 ns)

 <State 104>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 105>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 106>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 107>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 108>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 109>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 110>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 111>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 112>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 113>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 114>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 115>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 116>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 117>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 118>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp', ../CCode_backprop/backprop.c:20) [575]  (9.17 ns)

 <State 119>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i6', ../CCode_backprop/backprop.c:20) [576]  (8.23 ns)

 <State 120>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i6', ../CCode_backprop/backprop.c:20) [576]  (8.23 ns)

 <State 121>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i6', ../CCode_backprop/backprop.c:20) [576]  (8.23 ns)

 <State 122>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i6', ../CCode_backprop/backprop.c:20) [576]  (8.23 ns)

 <State 123>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i6', ../CCode_backprop/backprop.c:20) [576]  (8.23 ns)

 <State 124>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 125>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 126>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 127>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 128>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 129>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 130>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 131>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 132>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 133>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 134>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 135>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 136>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 137>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 138>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 139>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 140>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 141>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 142>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 143>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 144>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 145>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 146>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 147>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 148>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 149>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 150>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 151>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 152>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 153>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 154>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i', ../CCode_backprop/backprop.c:20) [577]  (8.62 ns)

 <State 155>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln20', ../CCode_backprop/backprop.c:20) of variable 'div_i', ../CCode_backprop/backprop.c:20 on array 'last_activations', ../CCode_backprop/backprop.c:260 [578]  (3.25 ns)

 <State 156>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [581]  (3.25 ns)

 <State 157>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [581]  (3.25 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_2', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [583]  (3.25 ns)

 <State 159>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_4', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [585]  (3.25 ns)

 <State 160>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_6', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [587]  (3.25 ns)

 <State 161>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_8', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [589]  (3.25 ns)

 <State 162>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_10', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [591]  (3.25 ns)

 <State 163>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_12', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [593]  (3.25 ns)

 <State 164>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_14', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [595]  (3.25 ns)

 <State 165>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_16', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [597]  (3.25 ns)

 <State 166>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_18', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [599]  (3.25 ns)

 <State 167>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_20', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [601]  (3.25 ns)

 <State 168>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_22', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [603]  (3.25 ns)

 <State 169>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_24', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [605]  (3.25 ns)

 <State 170>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_26', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [607]  (3.25 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_28', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [609]  (3.25 ns)

 <State 172>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_30', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [611]  (3.25 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_32', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [613]  (3.25 ns)

 <State 174>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_34', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [615]  (3.25 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_36', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [617]  (3.25 ns)

 <State 176>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_38', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [619]  (3.25 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_40', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [621]  (3.25 ns)

 <State 178>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_42', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [623]  (3.25 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_44', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [625]  (3.25 ns)

 <State 180>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_46', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [627]  (3.25 ns)

 <State 181>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_48', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [629]  (3.25 ns)

 <State 182>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_50', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [631]  (3.25 ns)

 <State 183>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_52', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [633]  (3.25 ns)

 <State 184>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_54', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [635]  (3.25 ns)

 <State 185>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_56', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [637]  (3.25 ns)

 <State 186>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_58', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [639]  (3.25 ns)

 <State 187>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_60', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [641]  (3.25 ns)

 <State 188>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_62', ../CCode_backprop/backprop.c:55) on array 'last_activations', ../CCode_backprop/backprop.c:260 [643]  (3.25 ns)

 <State 189>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:52) with incoming values : ('add_ln52', ../CCode_backprop/backprop.c:52) [647]  (0 ns)
	'getelementptr' operation ('weights2_addr', ../CCode_backprop/backprop.c:55) [660]  (0 ns)
	'load' operation ('weights2_load', ../CCode_backprop/backprop.c:55) on array 'weights2' [661]  (3.25 ns)

 <State 190>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights2_load', ../CCode_backprop/backprop.c:55) on array 'weights2' [661]  (3.25 ns)

 <State 191>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 192>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i1', ../CCode_backprop/backprop.c:55) [663]  (7.79 ns)

 <State 197>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1', ../CCode_backprop/backprop.c:55) [664]  (8.23 ns)

 <State 198>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1', ../CCode_backprop/backprop.c:55) [664]  (8.23 ns)

 <State 199>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1', ../CCode_backprop/backprop.c:55) [664]  (8.23 ns)

 <State 200>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1', ../CCode_backprop/backprop.c:55) [664]  (8.23 ns)

 <State 201>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1', ../CCode_backprop/backprop.c:55) [664]  (8.23 ns)

 <State 202>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_1', ../CCode_backprop/backprop.c:55) [671]  (8.23 ns)

 <State 203>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_1', ../CCode_backprop/backprop.c:55) [671]  (8.23 ns)

 <State 204>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_1', ../CCode_backprop/backprop.c:55) [671]  (8.23 ns)

 <State 205>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_1', ../CCode_backprop/backprop.c:55) [671]  (8.23 ns)

 <State 206>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_1', ../CCode_backprop/backprop.c:55) [671]  (8.23 ns)

 <State 207>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_2', ../CCode_backprop/backprop.c:55) [678]  (8.23 ns)

 <State 208>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_2', ../CCode_backprop/backprop.c:55) [678]  (8.23 ns)

 <State 209>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_2', ../CCode_backprop/backprop.c:55) [678]  (8.23 ns)

 <State 210>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_2', ../CCode_backprop/backprop.c:55) [678]  (8.23 ns)

 <State 211>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_2', ../CCode_backprop/backprop.c:55) [678]  (8.23 ns)

 <State 212>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_3', ../CCode_backprop/backprop.c:55) [685]  (8.23 ns)

 <State 213>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_3', ../CCode_backprop/backprop.c:55) [685]  (8.23 ns)

 <State 214>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_3', ../CCode_backprop/backprop.c:55) [685]  (8.23 ns)

 <State 215>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_3', ../CCode_backprop/backprop.c:55) [685]  (8.23 ns)

 <State 216>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_3', ../CCode_backprop/backprop.c:55) [685]  (8.23 ns)

 <State 217>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_4', ../CCode_backprop/backprop.c:55) [692]  (8.23 ns)

 <State 218>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_4', ../CCode_backprop/backprop.c:55) [692]  (8.23 ns)

 <State 219>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_4', ../CCode_backprop/backprop.c:55) [692]  (8.23 ns)

 <State 220>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_4', ../CCode_backprop/backprop.c:55) [692]  (8.23 ns)

 <State 221>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_4', ../CCode_backprop/backprop.c:55) [692]  (8.23 ns)

 <State 222>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_5', ../CCode_backprop/backprop.c:55) [699]  (8.23 ns)

 <State 223>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_5', ../CCode_backprop/backprop.c:55) [699]  (8.23 ns)

 <State 224>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_5', ../CCode_backprop/backprop.c:55) [699]  (8.23 ns)

 <State 225>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_5', ../CCode_backprop/backprop.c:55) [699]  (8.23 ns)

 <State 226>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_5', ../CCode_backprop/backprop.c:55) [699]  (8.23 ns)

 <State 227>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_6', ../CCode_backprop/backprop.c:55) [706]  (8.23 ns)

 <State 228>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_6', ../CCode_backprop/backprop.c:55) [706]  (8.23 ns)

 <State 229>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_6', ../CCode_backprop/backprop.c:55) [706]  (8.23 ns)

 <State 230>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_6', ../CCode_backprop/backprop.c:55) [706]  (8.23 ns)

 <State 231>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_6', ../CCode_backprop/backprop.c:55) [706]  (8.23 ns)

 <State 232>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_7', ../CCode_backprop/backprop.c:55) [713]  (8.23 ns)

 <State 233>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_7', ../CCode_backprop/backprop.c:55) [713]  (8.23 ns)

 <State 234>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_7', ../CCode_backprop/backprop.c:55) [713]  (8.23 ns)

 <State 235>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_7', ../CCode_backprop/backprop.c:55) [713]  (8.23 ns)

 <State 236>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_7', ../CCode_backprop/backprop.c:55) [713]  (8.23 ns)

 <State 237>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_8', ../CCode_backprop/backprop.c:55) [720]  (8.23 ns)

 <State 238>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_8', ../CCode_backprop/backprop.c:55) [720]  (8.23 ns)

 <State 239>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_8', ../CCode_backprop/backprop.c:55) [720]  (8.23 ns)

 <State 240>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_8', ../CCode_backprop/backprop.c:55) [720]  (8.23 ns)

 <State 241>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_8', ../CCode_backprop/backprop.c:55) [720]  (8.23 ns)

 <State 242>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_9', ../CCode_backprop/backprop.c:55) [727]  (8.23 ns)

 <State 243>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_9', ../CCode_backprop/backprop.c:55) [727]  (8.23 ns)

 <State 244>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_9', ../CCode_backprop/backprop.c:55) [727]  (8.23 ns)

 <State 245>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_9', ../CCode_backprop/backprop.c:55) [727]  (8.23 ns)

 <State 246>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_9', ../CCode_backprop/backprop.c:55) [727]  (8.23 ns)

 <State 247>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_s', ../CCode_backprop/backprop.c:55) [734]  (8.23 ns)

 <State 248>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_s', ../CCode_backprop/backprop.c:55) [734]  (8.23 ns)

 <State 249>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_s', ../CCode_backprop/backprop.c:55) [734]  (8.23 ns)

 <State 250>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_s', ../CCode_backprop/backprop.c:55) [734]  (8.23 ns)

 <State 251>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_s', ../CCode_backprop/backprop.c:55) [734]  (8.23 ns)

 <State 252>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_10', ../CCode_backprop/backprop.c:55) [741]  (8.23 ns)

 <State 253>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_10', ../CCode_backprop/backprop.c:55) [741]  (8.23 ns)

 <State 254>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_10', ../CCode_backprop/backprop.c:55) [741]  (8.23 ns)

 <State 255>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_10', ../CCode_backprop/backprop.c:55) [741]  (8.23 ns)

 <State 256>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_10', ../CCode_backprop/backprop.c:55) [741]  (8.23 ns)

 <State 257>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_11', ../CCode_backprop/backprop.c:55) [748]  (8.23 ns)

 <State 258>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_11', ../CCode_backprop/backprop.c:55) [748]  (8.23 ns)

 <State 259>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_11', ../CCode_backprop/backprop.c:55) [748]  (8.23 ns)

 <State 260>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_11', ../CCode_backprop/backprop.c:55) [748]  (8.23 ns)

 <State 261>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_11', ../CCode_backprop/backprop.c:55) [748]  (8.23 ns)

 <State 262>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_12', ../CCode_backprop/backprop.c:55) [755]  (8.23 ns)

 <State 263>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_12', ../CCode_backprop/backprop.c:55) [755]  (8.23 ns)

 <State 264>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_12', ../CCode_backprop/backprop.c:55) [755]  (8.23 ns)

 <State 265>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_12', ../CCode_backprop/backprop.c:55) [755]  (8.23 ns)

 <State 266>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_12', ../CCode_backprop/backprop.c:55) [755]  (8.23 ns)

 <State 267>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_13', ../CCode_backprop/backprop.c:55) [762]  (8.23 ns)

 <State 268>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_13', ../CCode_backprop/backprop.c:55) [762]  (8.23 ns)

 <State 269>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_13', ../CCode_backprop/backprop.c:55) [762]  (8.23 ns)

 <State 270>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_13', ../CCode_backprop/backprop.c:55) [762]  (8.23 ns)

 <State 271>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_13', ../CCode_backprop/backprop.c:55) [762]  (8.23 ns)

 <State 272>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_14', ../CCode_backprop/backprop.c:55) [769]  (8.23 ns)

 <State 273>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_14', ../CCode_backprop/backprop.c:55) [769]  (8.23 ns)

 <State 274>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_14', ../CCode_backprop/backprop.c:55) [769]  (8.23 ns)

 <State 275>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_14', ../CCode_backprop/backprop.c:55) [769]  (8.23 ns)

 <State 276>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_14', ../CCode_backprop/backprop.c:55) [769]  (8.23 ns)

 <State 277>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_15', ../CCode_backprop/backprop.c:55) [776]  (8.23 ns)

 <State 278>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_15', ../CCode_backprop/backprop.c:55) [776]  (8.23 ns)

 <State 279>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_15', ../CCode_backprop/backprop.c:55) [776]  (8.23 ns)

 <State 280>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_15', ../CCode_backprop/backprop.c:55) [776]  (8.23 ns)

 <State 281>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_15', ../CCode_backprop/backprop.c:55) [776]  (8.23 ns)

 <State 282>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_16', ../CCode_backprop/backprop.c:55) [783]  (8.23 ns)

 <State 283>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_16', ../CCode_backprop/backprop.c:55) [783]  (8.23 ns)

 <State 284>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_16', ../CCode_backprop/backprop.c:55) [783]  (8.23 ns)

 <State 285>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_16', ../CCode_backprop/backprop.c:55) [783]  (8.23 ns)

 <State 286>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_16', ../CCode_backprop/backprop.c:55) [783]  (8.23 ns)

 <State 287>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_17', ../CCode_backprop/backprop.c:55) [790]  (8.23 ns)

 <State 288>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_17', ../CCode_backprop/backprop.c:55) [790]  (8.23 ns)

 <State 289>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_17', ../CCode_backprop/backprop.c:55) [790]  (8.23 ns)

 <State 290>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_17', ../CCode_backprop/backprop.c:55) [790]  (8.23 ns)

 <State 291>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_17', ../CCode_backprop/backprop.c:55) [790]  (8.23 ns)

 <State 292>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_18', ../CCode_backprop/backprop.c:55) [797]  (8.23 ns)

 <State 293>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_18', ../CCode_backprop/backprop.c:55) [797]  (8.23 ns)

 <State 294>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_18', ../CCode_backprop/backprop.c:55) [797]  (8.23 ns)

 <State 295>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_18', ../CCode_backprop/backprop.c:55) [797]  (8.23 ns)

 <State 296>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_18', ../CCode_backprop/backprop.c:55) [797]  (8.23 ns)

 <State 297>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_19', ../CCode_backprop/backprop.c:55) [804]  (8.23 ns)

 <State 298>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_19', ../CCode_backprop/backprop.c:55) [804]  (8.23 ns)

 <State 299>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_19', ../CCode_backprop/backprop.c:55) [804]  (8.23 ns)

 <State 300>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_19', ../CCode_backprop/backprop.c:55) [804]  (8.23 ns)

 <State 301>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_19', ../CCode_backprop/backprop.c:55) [804]  (8.23 ns)

 <State 302>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_20', ../CCode_backprop/backprop.c:55) [811]  (8.23 ns)

 <State 303>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_20', ../CCode_backprop/backprop.c:55) [811]  (8.23 ns)

 <State 304>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_20', ../CCode_backprop/backprop.c:55) [811]  (8.23 ns)

 <State 305>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_20', ../CCode_backprop/backprop.c:55) [811]  (8.23 ns)

 <State 306>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_20', ../CCode_backprop/backprop.c:55) [811]  (8.23 ns)

 <State 307>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_21', ../CCode_backprop/backprop.c:55) [818]  (8.23 ns)

 <State 308>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_21', ../CCode_backprop/backprop.c:55) [818]  (8.23 ns)

 <State 309>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_21', ../CCode_backprop/backprop.c:55) [818]  (8.23 ns)

 <State 310>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_21', ../CCode_backprop/backprop.c:55) [818]  (8.23 ns)

 <State 311>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_21', ../CCode_backprop/backprop.c:55) [818]  (8.23 ns)

 <State 312>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_22', ../CCode_backprop/backprop.c:55) [825]  (8.23 ns)

 <State 313>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_22', ../CCode_backprop/backprop.c:55) [825]  (8.23 ns)

 <State 314>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_22', ../CCode_backprop/backprop.c:55) [825]  (8.23 ns)

 <State 315>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_22', ../CCode_backprop/backprop.c:55) [825]  (8.23 ns)

 <State 316>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_22', ../CCode_backprop/backprop.c:55) [825]  (8.23 ns)

 <State 317>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_23', ../CCode_backprop/backprop.c:55) [832]  (8.23 ns)

 <State 318>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_23', ../CCode_backprop/backprop.c:55) [832]  (8.23 ns)

 <State 319>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_23', ../CCode_backprop/backprop.c:55) [832]  (8.23 ns)

 <State 320>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_23', ../CCode_backprop/backprop.c:55) [832]  (8.23 ns)

 <State 321>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_23', ../CCode_backprop/backprop.c:55) [832]  (8.23 ns)

 <State 322>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_24', ../CCode_backprop/backprop.c:55) [839]  (8.23 ns)

 <State 323>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_24', ../CCode_backprop/backprop.c:55) [839]  (8.23 ns)

 <State 324>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_24', ../CCode_backprop/backprop.c:55) [839]  (8.23 ns)

 <State 325>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_24', ../CCode_backprop/backprop.c:55) [839]  (8.23 ns)

 <State 326>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_24', ../CCode_backprop/backprop.c:55) [839]  (8.23 ns)

 <State 327>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_25', ../CCode_backprop/backprop.c:55) [846]  (8.23 ns)

 <State 328>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_25', ../CCode_backprop/backprop.c:55) [846]  (8.23 ns)

 <State 329>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_25', ../CCode_backprop/backprop.c:55) [846]  (8.23 ns)

 <State 330>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_25', ../CCode_backprop/backprop.c:55) [846]  (8.23 ns)

 <State 331>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_25', ../CCode_backprop/backprop.c:55) [846]  (8.23 ns)

 <State 332>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_26', ../CCode_backprop/backprop.c:55) [853]  (8.23 ns)

 <State 333>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_26', ../CCode_backprop/backprop.c:55) [853]  (8.23 ns)

 <State 334>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_26', ../CCode_backprop/backprop.c:55) [853]  (8.23 ns)

 <State 335>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_26', ../CCode_backprop/backprop.c:55) [853]  (8.23 ns)

 <State 336>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_26', ../CCode_backprop/backprop.c:55) [853]  (8.23 ns)

 <State 337>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_27', ../CCode_backprop/backprop.c:55) [860]  (8.23 ns)

 <State 338>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_27', ../CCode_backprop/backprop.c:55) [860]  (8.23 ns)

 <State 339>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_27', ../CCode_backprop/backprop.c:55) [860]  (8.23 ns)

 <State 340>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_27', ../CCode_backprop/backprop.c:55) [860]  (8.23 ns)

 <State 341>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_27', ../CCode_backprop/backprop.c:55) [860]  (8.23 ns)

 <State 342>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_28', ../CCode_backprop/backprop.c:55) [867]  (8.23 ns)

 <State 343>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_28', ../CCode_backprop/backprop.c:55) [867]  (8.23 ns)

 <State 344>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_28', ../CCode_backprop/backprop.c:55) [867]  (8.23 ns)

 <State 345>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_28', ../CCode_backprop/backprop.c:55) [867]  (8.23 ns)

 <State 346>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_28', ../CCode_backprop/backprop.c:55) [867]  (8.23 ns)

 <State 347>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_29', ../CCode_backprop/backprop.c:55) [874]  (8.23 ns)

 <State 348>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_29', ../CCode_backprop/backprop.c:55) [874]  (8.23 ns)

 <State 349>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_29', ../CCode_backprop/backprop.c:55) [874]  (8.23 ns)

 <State 350>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_29', ../CCode_backprop/backprop.c:55) [874]  (8.23 ns)

 <State 351>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_29', ../CCode_backprop/backprop.c:55) [874]  (8.23 ns)

 <State 352>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_30', ../CCode_backprop/backprop.c:55) [881]  (8.23 ns)

 <State 353>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_30', ../CCode_backprop/backprop.c:55) [881]  (8.23 ns)

 <State 354>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_30', ../CCode_backprop/backprop.c:55) [881]  (8.23 ns)

 <State 355>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_30', ../CCode_backprop/backprop.c:55) [881]  (8.23 ns)

 <State 356>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_30', ../CCode_backprop/backprop.c:55) [881]  (8.23 ns)

 <State 357>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_31', ../CCode_backprop/backprop.c:55) [888]  (8.23 ns)

 <State 358>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_31', ../CCode_backprop/backprop.c:55) [888]  (8.23 ns)

 <State 359>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_31', ../CCode_backprop/backprop.c:55) [888]  (8.23 ns)

 <State 360>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_31', ../CCode_backprop/backprop.c:55) [888]  (8.23 ns)

 <State 361>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_31', ../CCode_backprop/backprop.c:55) [888]  (8.23 ns)

 <State 362>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_32', ../CCode_backprop/backprop.c:55) [895]  (8.23 ns)

 <State 363>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_32', ../CCode_backprop/backprop.c:55) [895]  (8.23 ns)

 <State 364>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_32', ../CCode_backprop/backprop.c:55) [895]  (8.23 ns)

 <State 365>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_32', ../CCode_backprop/backprop.c:55) [895]  (8.23 ns)

 <State 366>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_32', ../CCode_backprop/backprop.c:55) [895]  (8.23 ns)

 <State 367>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_33', ../CCode_backprop/backprop.c:55) [902]  (8.23 ns)

 <State 368>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_33', ../CCode_backprop/backprop.c:55) [902]  (8.23 ns)

 <State 369>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_33', ../CCode_backprop/backprop.c:55) [902]  (8.23 ns)

 <State 370>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_33', ../CCode_backprop/backprop.c:55) [902]  (8.23 ns)

 <State 371>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_33', ../CCode_backprop/backprop.c:55) [902]  (8.23 ns)

 <State 372>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_34', ../CCode_backprop/backprop.c:55) [909]  (8.23 ns)

 <State 373>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_34', ../CCode_backprop/backprop.c:55) [909]  (8.23 ns)

 <State 374>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_34', ../CCode_backprop/backprop.c:55) [909]  (8.23 ns)

 <State 375>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_34', ../CCode_backprop/backprop.c:55) [909]  (8.23 ns)

 <State 376>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_34', ../CCode_backprop/backprop.c:55) [909]  (8.23 ns)

 <State 377>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_35', ../CCode_backprop/backprop.c:55) [916]  (8.23 ns)

 <State 378>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_35', ../CCode_backprop/backprop.c:55) [916]  (8.23 ns)

 <State 379>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_35', ../CCode_backprop/backprop.c:55) [916]  (8.23 ns)

 <State 380>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_35', ../CCode_backprop/backprop.c:55) [916]  (8.23 ns)

 <State 381>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_35', ../CCode_backprop/backprop.c:55) [916]  (8.23 ns)

 <State 382>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_36', ../CCode_backprop/backprop.c:55) [923]  (8.23 ns)

 <State 383>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_36', ../CCode_backprop/backprop.c:55) [923]  (8.23 ns)

 <State 384>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_36', ../CCode_backprop/backprop.c:55) [923]  (8.23 ns)

 <State 385>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_36', ../CCode_backprop/backprop.c:55) [923]  (8.23 ns)

 <State 386>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_36', ../CCode_backprop/backprop.c:55) [923]  (8.23 ns)

 <State 387>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_37', ../CCode_backprop/backprop.c:55) [930]  (8.23 ns)

 <State 388>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_37', ../CCode_backprop/backprop.c:55) [930]  (8.23 ns)

 <State 389>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_37', ../CCode_backprop/backprop.c:55) [930]  (8.23 ns)

 <State 390>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_37', ../CCode_backprop/backprop.c:55) [930]  (8.23 ns)

 <State 391>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_37', ../CCode_backprop/backprop.c:55) [930]  (8.23 ns)

 <State 392>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_38', ../CCode_backprop/backprop.c:55) [937]  (8.23 ns)

 <State 393>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_38', ../CCode_backprop/backprop.c:55) [937]  (8.23 ns)

 <State 394>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_38', ../CCode_backprop/backprop.c:55) [937]  (8.23 ns)

 <State 395>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_38', ../CCode_backprop/backprop.c:55) [937]  (8.23 ns)

 <State 396>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_38', ../CCode_backprop/backprop.c:55) [937]  (8.23 ns)

 <State 397>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_39', ../CCode_backprop/backprop.c:55) [944]  (8.23 ns)

 <State 398>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_39', ../CCode_backprop/backprop.c:55) [944]  (8.23 ns)

 <State 399>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_39', ../CCode_backprop/backprop.c:55) [944]  (8.23 ns)

 <State 400>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_39', ../CCode_backprop/backprop.c:55) [944]  (8.23 ns)

 <State 401>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_39', ../CCode_backprop/backprop.c:55) [944]  (8.23 ns)

 <State 402>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_40', ../CCode_backprop/backprop.c:55) [951]  (8.23 ns)

 <State 403>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_40', ../CCode_backprop/backprop.c:55) [951]  (8.23 ns)

 <State 404>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_40', ../CCode_backprop/backprop.c:55) [951]  (8.23 ns)

 <State 405>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_40', ../CCode_backprop/backprop.c:55) [951]  (8.23 ns)

 <State 406>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_40', ../CCode_backprop/backprop.c:55) [951]  (8.23 ns)

 <State 407>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_41', ../CCode_backprop/backprop.c:55) [958]  (8.23 ns)

 <State 408>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_41', ../CCode_backprop/backprop.c:55) [958]  (8.23 ns)

 <State 409>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_41', ../CCode_backprop/backprop.c:55) [958]  (8.23 ns)

 <State 410>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_41', ../CCode_backprop/backprop.c:55) [958]  (8.23 ns)

 <State 411>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_41', ../CCode_backprop/backprop.c:55) [958]  (8.23 ns)

 <State 412>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_42', ../CCode_backprop/backprop.c:55) [965]  (8.23 ns)

 <State 413>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_42', ../CCode_backprop/backprop.c:55) [965]  (8.23 ns)

 <State 414>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_42', ../CCode_backprop/backprop.c:55) [965]  (8.23 ns)

 <State 415>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_42', ../CCode_backprop/backprop.c:55) [965]  (8.23 ns)

 <State 416>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_42', ../CCode_backprop/backprop.c:55) [965]  (8.23 ns)

 <State 417>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_43', ../CCode_backprop/backprop.c:55) [972]  (8.23 ns)

 <State 418>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_43', ../CCode_backprop/backprop.c:55) [972]  (8.23 ns)

 <State 419>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_43', ../CCode_backprop/backprop.c:55) [972]  (8.23 ns)

 <State 420>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_43', ../CCode_backprop/backprop.c:55) [972]  (8.23 ns)

 <State 421>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_43', ../CCode_backprop/backprop.c:55) [972]  (8.23 ns)

 <State 422>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_44', ../CCode_backprop/backprop.c:55) [979]  (8.23 ns)

 <State 423>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_44', ../CCode_backprop/backprop.c:55) [979]  (8.23 ns)

 <State 424>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_44', ../CCode_backprop/backprop.c:55) [979]  (8.23 ns)

 <State 425>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_44', ../CCode_backprop/backprop.c:55) [979]  (8.23 ns)

 <State 426>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_44', ../CCode_backprop/backprop.c:55) [979]  (8.23 ns)

 <State 427>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_45', ../CCode_backprop/backprop.c:55) [986]  (8.23 ns)

 <State 428>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_45', ../CCode_backprop/backprop.c:55) [986]  (8.23 ns)

 <State 429>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_45', ../CCode_backprop/backprop.c:55) [986]  (8.23 ns)

 <State 430>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_45', ../CCode_backprop/backprop.c:55) [986]  (8.23 ns)

 <State 431>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_45', ../CCode_backprop/backprop.c:55) [986]  (8.23 ns)

 <State 432>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_46', ../CCode_backprop/backprop.c:55) [993]  (8.23 ns)

 <State 433>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_46', ../CCode_backprop/backprop.c:55) [993]  (8.23 ns)

 <State 434>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_46', ../CCode_backprop/backprop.c:55) [993]  (8.23 ns)

 <State 435>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_46', ../CCode_backprop/backprop.c:55) [993]  (8.23 ns)

 <State 436>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_46', ../CCode_backprop/backprop.c:55) [993]  (8.23 ns)

 <State 437>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_47', ../CCode_backprop/backprop.c:55) [1000]  (8.23 ns)

 <State 438>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_47', ../CCode_backprop/backprop.c:55) [1000]  (8.23 ns)

 <State 439>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_47', ../CCode_backprop/backprop.c:55) [1000]  (8.23 ns)

 <State 440>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_47', ../CCode_backprop/backprop.c:55) [1000]  (8.23 ns)

 <State 441>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_47', ../CCode_backprop/backprop.c:55) [1000]  (8.23 ns)

 <State 442>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_48', ../CCode_backprop/backprop.c:55) [1007]  (8.23 ns)

 <State 443>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_48', ../CCode_backprop/backprop.c:55) [1007]  (8.23 ns)

 <State 444>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_48', ../CCode_backprop/backprop.c:55) [1007]  (8.23 ns)

 <State 445>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_48', ../CCode_backprop/backprop.c:55) [1007]  (8.23 ns)

 <State 446>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_48', ../CCode_backprop/backprop.c:55) [1007]  (8.23 ns)

 <State 447>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_49', ../CCode_backprop/backprop.c:55) [1014]  (8.23 ns)

 <State 448>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_49', ../CCode_backprop/backprop.c:55) [1014]  (8.23 ns)

 <State 449>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_49', ../CCode_backprop/backprop.c:55) [1014]  (8.23 ns)

 <State 450>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_49', ../CCode_backprop/backprop.c:55) [1014]  (8.23 ns)

 <State 451>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_49', ../CCode_backprop/backprop.c:55) [1014]  (8.23 ns)

 <State 452>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_50', ../CCode_backprop/backprop.c:55) [1021]  (8.23 ns)

 <State 453>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_50', ../CCode_backprop/backprop.c:55) [1021]  (8.23 ns)

 <State 454>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_50', ../CCode_backprop/backprop.c:55) [1021]  (8.23 ns)

 <State 455>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_50', ../CCode_backprop/backprop.c:55) [1021]  (8.23 ns)

 <State 456>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_50', ../CCode_backprop/backprop.c:55) [1021]  (8.23 ns)

 <State 457>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_51', ../CCode_backprop/backprop.c:55) [1028]  (8.23 ns)

 <State 458>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_51', ../CCode_backprop/backprop.c:55) [1028]  (8.23 ns)

 <State 459>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_51', ../CCode_backprop/backprop.c:55) [1028]  (8.23 ns)

 <State 460>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_51', ../CCode_backprop/backprop.c:55) [1028]  (8.23 ns)

 <State 461>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_51', ../CCode_backprop/backprop.c:55) [1028]  (8.23 ns)

 <State 462>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_52', ../CCode_backprop/backprop.c:55) [1035]  (8.23 ns)

 <State 463>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_52', ../CCode_backprop/backprop.c:55) [1035]  (8.23 ns)

 <State 464>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_52', ../CCode_backprop/backprop.c:55) [1035]  (8.23 ns)

 <State 465>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_52', ../CCode_backprop/backprop.c:55) [1035]  (8.23 ns)

 <State 466>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_52', ../CCode_backprop/backprop.c:55) [1035]  (8.23 ns)

 <State 467>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_53', ../CCode_backprop/backprop.c:55) [1042]  (8.23 ns)

 <State 468>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_53', ../CCode_backprop/backprop.c:55) [1042]  (8.23 ns)

 <State 469>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_53', ../CCode_backprop/backprop.c:55) [1042]  (8.23 ns)

 <State 470>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_53', ../CCode_backprop/backprop.c:55) [1042]  (8.23 ns)

 <State 471>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_53', ../CCode_backprop/backprop.c:55) [1042]  (8.23 ns)

 <State 472>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_54', ../CCode_backprop/backprop.c:55) [1049]  (8.23 ns)

 <State 473>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_54', ../CCode_backprop/backprop.c:55) [1049]  (8.23 ns)

 <State 474>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_54', ../CCode_backprop/backprop.c:55) [1049]  (8.23 ns)

 <State 475>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_54', ../CCode_backprop/backprop.c:55) [1049]  (8.23 ns)

 <State 476>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_54', ../CCode_backprop/backprop.c:55) [1049]  (8.23 ns)

 <State 477>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_55', ../CCode_backprop/backprop.c:55) [1056]  (8.23 ns)

 <State 478>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_55', ../CCode_backprop/backprop.c:55) [1056]  (8.23 ns)

 <State 479>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_55', ../CCode_backprop/backprop.c:55) [1056]  (8.23 ns)

 <State 480>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_55', ../CCode_backprop/backprop.c:55) [1056]  (8.23 ns)

 <State 481>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_55', ../CCode_backprop/backprop.c:55) [1056]  (8.23 ns)

 <State 482>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_56', ../CCode_backprop/backprop.c:55) [1063]  (8.23 ns)

 <State 483>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_56', ../CCode_backprop/backprop.c:55) [1063]  (8.23 ns)

 <State 484>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_56', ../CCode_backprop/backprop.c:55) [1063]  (8.23 ns)

 <State 485>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_56', ../CCode_backprop/backprop.c:55) [1063]  (8.23 ns)

 <State 486>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_56', ../CCode_backprop/backprop.c:55) [1063]  (8.23 ns)

 <State 487>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_57', ../CCode_backprop/backprop.c:55) [1070]  (8.23 ns)

 <State 488>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_57', ../CCode_backprop/backprop.c:55) [1070]  (8.23 ns)

 <State 489>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_57', ../CCode_backprop/backprop.c:55) [1070]  (8.23 ns)

 <State 490>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_57', ../CCode_backprop/backprop.c:55) [1070]  (8.23 ns)

 <State 491>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_57', ../CCode_backprop/backprop.c:55) [1070]  (8.23 ns)

 <State 492>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_58', ../CCode_backprop/backprop.c:55) [1077]  (8.23 ns)

 <State 493>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_58', ../CCode_backprop/backprop.c:55) [1077]  (8.23 ns)

 <State 494>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_58', ../CCode_backprop/backprop.c:55) [1077]  (8.23 ns)

 <State 495>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_58', ../CCode_backprop/backprop.c:55) [1077]  (8.23 ns)

 <State 496>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_58', ../CCode_backprop/backprop.c:55) [1077]  (8.23 ns)

 <State 497>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_59', ../CCode_backprop/backprop.c:55) [1084]  (8.23 ns)

 <State 498>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_59', ../CCode_backprop/backprop.c:55) [1084]  (8.23 ns)

 <State 499>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_59', ../CCode_backprop/backprop.c:55) [1084]  (8.23 ns)

 <State 500>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_59', ../CCode_backprop/backprop.c:55) [1084]  (8.23 ns)

 <State 501>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_59', ../CCode_backprop/backprop.c:55) [1084]  (8.23 ns)

 <State 502>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_60', ../CCode_backprop/backprop.c:55) [1091]  (8.23 ns)

 <State 503>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_60', ../CCode_backprop/backprop.c:55) [1091]  (8.23 ns)

 <State 504>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_60', ../CCode_backprop/backprop.c:55) [1091]  (8.23 ns)

 <State 505>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_60', ../CCode_backprop/backprop.c:55) [1091]  (8.23 ns)

 <State 506>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_60', ../CCode_backprop/backprop.c:55) [1091]  (8.23 ns)

 <State 507>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_61', ../CCode_backprop/backprop.c:55) [1098]  (8.23 ns)

 <State 508>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_61', ../CCode_backprop/backprop.c:55) [1098]  (8.23 ns)

 <State 509>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_61', ../CCode_backprop/backprop.c:55) [1098]  (8.23 ns)

 <State 510>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_61', ../CCode_backprop/backprop.c:55) [1098]  (8.23 ns)

 <State 511>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_61', ../CCode_backprop/backprop.c:55) [1098]  (8.23 ns)

 <State 512>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_62', ../CCode_backprop/backprop.c:55) [1105]  (8.23 ns)

 <State 513>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_62', ../CCode_backprop/backprop.c:55) [1105]  (8.23 ns)

 <State 514>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_62', ../CCode_backprop/backprop.c:55) [1105]  (8.23 ns)

 <State 515>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_62', ../CCode_backprop/backprop.c:55) [1105]  (8.23 ns)

 <State 516>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i1_62', ../CCode_backprop/backprop.c:55) [1105]  (8.23 ns)

 <State 517>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('activations2_addr_1', ../CCode_backprop/backprop.c:53) [656]  (0 ns)
	'store' operation ('store_ln55', ../CCode_backprop/backprop.c:55) of variable 'add9_i1_62', ../CCode_backprop/backprop.c:55 on array 'last_activations', ../CCode_backprop/backprop.c:261 [1106]  (3.25 ns)

 <State 518>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:28) with incoming values : ('add_ln28_1', ../CCode_backprop/backprop.c:28) [1111]  (1.59 ns)

 <State 519>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:28) with incoming values : ('add_ln28_1', ../CCode_backprop/backprop.c:28) [1111]  (0 ns)
	'getelementptr' operation ('activations2_addr_2', ../CCode_backprop/backprop.c:29) [1120]  (0 ns)
	'load' operation ('activations2_load', ../CCode_backprop/backprop.c:29) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1121]  (3.25 ns)

 <State 520>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load', ../CCode_backprop/backprop.c:29) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1121]  (3.25 ns)

 <State 521>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i1', ../CCode_backprop/backprop.c:29) [1125]  (8.23 ns)

 <State 522>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i1', ../CCode_backprop/backprop.c:29) [1125]  (8.23 ns)

 <State 523>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i1', ../CCode_backprop/backprop.c:29) [1125]  (8.23 ns)

 <State 524>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i1', ../CCode_backprop/backprop.c:29) [1125]  (8.23 ns)

 <State 525>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i_i1', ../CCode_backprop/backprop.c:29) [1125]  (8.23 ns)

 <State 526>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln29', ../CCode_backprop/backprop.c:29) of variable 'add_i_i1', ../CCode_backprop/backprop.c:29 on array 'last_activations', ../CCode_backprop/backprop.c:261 [1126]  (3.25 ns)

 <State 527>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:18) with incoming values : ('add_ln18_1', ../CCode_backprop/backprop.c:18) [1131]  (1.59 ns)

 <State 528>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:18) with incoming values : ('add_ln18_1', ../CCode_backprop/backprop.c:18) [1131]  (0 ns)
	'getelementptr' operation ('activations2_addr_3', ../CCode_backprop/backprop.c:19) [1140]  (0 ns)
	'load' operation ('activations2_load_1', ../CCode_backprop/backprop.c:19) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1141]  (3.25 ns)

 <State 529>: 4.24ns
The critical path consists of the following:
	'load' operation ('activations2_load_1', ../CCode_backprop/backprop.c:19) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1141]  (3.25 ns)
	'xor' operation ('xor_ln20_1', ../CCode_backprop/backprop.c:20) [1147]  (0.99 ns)

 <State 530>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 531>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 532>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 533>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 534>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 535>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 536>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 537>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 538>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 539>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 540>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 541>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 542>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 543>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 544>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_1', ../CCode_backprop/backprop.c:20) [1149]  (9.17 ns)

 <State 545>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i', ../CCode_backprop/backprop.c:20) [1150]  (8.23 ns)

 <State 546>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i', ../CCode_backprop/backprop.c:20) [1150]  (8.23 ns)

 <State 547>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i', ../CCode_backprop/backprop.c:20) [1150]  (8.23 ns)

 <State 548>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i', ../CCode_backprop/backprop.c:20) [1150]  (8.23 ns)

 <State 549>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i', ../CCode_backprop/backprop.c:20) [1150]  (8.23 ns)

 <State 550>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 551>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 552>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 553>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 554>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 555>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 556>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 557>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 558>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 559>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 560>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 561>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 562>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 563>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 564>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 565>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 566>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 567>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 568>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 569>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 570>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 571>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 572>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 573>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 574>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 575>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 576>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 577>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 578>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 579>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 580>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('div_i1', ../CCode_backprop/backprop.c:20) [1151]  (8.62 ns)

 <State 581>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln20', ../CCode_backprop/backprop.c:20) of variable 'div_i1', ../CCode_backprop/backprop.c:20 on array 'last_activations', ../CCode_backprop/backprop.c:261 [1152]  (3.25 ns)

 <State 582>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_2', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1155]  (3.25 ns)

 <State 583>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_2', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1155]  (3.25 ns)

 <State 584>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_5', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1157]  (3.25 ns)

 <State 585>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_7', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1159]  (3.25 ns)

 <State 586>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_9', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1161]  (3.25 ns)

 <State 587>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_11', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1163]  (3.25 ns)

 <State 588>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_13', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1165]  (3.25 ns)

 <State 589>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_15', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1167]  (3.25 ns)

 <State 590>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_17', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1169]  (3.25 ns)

 <State 591>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_19', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1171]  (3.25 ns)

 <State 592>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_21', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1173]  (3.25 ns)

 <State 593>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_23', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1175]  (3.25 ns)

 <State 594>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_25', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1177]  (3.25 ns)

 <State 595>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_27', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1179]  (3.25 ns)

 <State 596>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_29', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1181]  (3.25 ns)

 <State 597>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_31', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1183]  (3.25 ns)

 <State 598>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_33', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1185]  (3.25 ns)

 <State 599>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_35', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1187]  (3.25 ns)

 <State 600>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_37', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1189]  (3.25 ns)

 <State 601>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_39', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1191]  (3.25 ns)

 <State 602>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_41', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1193]  (3.25 ns)

 <State 603>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_43', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1195]  (3.25 ns)

 <State 604>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_45', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1197]  (3.25 ns)

 <State 605>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_47', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1199]  (3.25 ns)

 <State 606>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_49', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1201]  (3.25 ns)

 <State 607>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_51', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1203]  (3.25 ns)

 <State 608>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_53', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1205]  (3.25 ns)

 <State 609>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_55', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1207]  (3.25 ns)

 <State 610>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_57', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1209]  (3.25 ns)

 <State 611>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_59', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1211]  (3.25 ns)

 <State 612>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_61', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1213]  (3.25 ns)

 <State 613>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_63', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1215]  (3.25 ns)

 <State 614>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_65', ../CCode_backprop/backprop.c:69) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1217]  (3.25 ns)

 <State 615>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j', ../CCode_backprop/backprop.c:67) with incoming values : ('add_ln66', ../CCode_backprop/backprop.c:66) [1224]  (0 ns)
	'getelementptr' operation ('weights3_addr', ../CCode_backprop/backprop.c:69) [1234]  (0 ns)
	'load' operation ('weights3_load', ../CCode_backprop/backprop.c:69) on array 'weights3' [1235]  (3.25 ns)

 <State 616>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights3_load', ../CCode_backprop/backprop.c:69) on array 'weights3' [1235]  (3.25 ns)

 <State 617>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 618>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 619>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 620>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 621>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 622>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i2', ../CCode_backprop/backprop.c:69) [1237]  (7.79 ns)

 <State 623>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2', ../CCode_backprop/backprop.c:69) [1238]  (8.23 ns)

 <State 624>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2', ../CCode_backprop/backprop.c:69) [1238]  (8.23 ns)

 <State 625>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2', ../CCode_backprop/backprop.c:69) [1238]  (8.23 ns)

 <State 626>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2', ../CCode_backprop/backprop.c:69) [1238]  (8.23 ns)

 <State 627>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2', ../CCode_backprop/backprop.c:69) [1238]  (8.23 ns)

 <State 628>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_1', ../CCode_backprop/backprop.c:69) [1245]  (8.23 ns)

 <State 629>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_1', ../CCode_backprop/backprop.c:69) [1245]  (8.23 ns)

 <State 630>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_1', ../CCode_backprop/backprop.c:69) [1245]  (8.23 ns)

 <State 631>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_1', ../CCode_backprop/backprop.c:69) [1245]  (8.23 ns)

 <State 632>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_1', ../CCode_backprop/backprop.c:69) [1245]  (8.23 ns)

 <State 633>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_2', ../CCode_backprop/backprop.c:69) [1252]  (8.23 ns)

 <State 634>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_2', ../CCode_backprop/backprop.c:69) [1252]  (8.23 ns)

 <State 635>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_2', ../CCode_backprop/backprop.c:69) [1252]  (8.23 ns)

 <State 636>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_2', ../CCode_backprop/backprop.c:69) [1252]  (8.23 ns)

 <State 637>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_2', ../CCode_backprop/backprop.c:69) [1252]  (8.23 ns)

 <State 638>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_3', ../CCode_backprop/backprop.c:69) [1259]  (8.23 ns)

 <State 639>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_3', ../CCode_backprop/backprop.c:69) [1259]  (8.23 ns)

 <State 640>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_3', ../CCode_backprop/backprop.c:69) [1259]  (8.23 ns)

 <State 641>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_3', ../CCode_backprop/backprop.c:69) [1259]  (8.23 ns)

 <State 642>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_3', ../CCode_backprop/backprop.c:69) [1259]  (8.23 ns)

 <State 643>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_4', ../CCode_backprop/backprop.c:69) [1266]  (8.23 ns)

 <State 644>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_4', ../CCode_backprop/backprop.c:69) [1266]  (8.23 ns)

 <State 645>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_4', ../CCode_backprop/backprop.c:69) [1266]  (8.23 ns)

 <State 646>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_4', ../CCode_backprop/backprop.c:69) [1266]  (8.23 ns)

 <State 647>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_4', ../CCode_backprop/backprop.c:69) [1266]  (8.23 ns)

 <State 648>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_5', ../CCode_backprop/backprop.c:69) [1273]  (8.23 ns)

 <State 649>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_5', ../CCode_backprop/backprop.c:69) [1273]  (8.23 ns)

 <State 650>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_5', ../CCode_backprop/backprop.c:69) [1273]  (8.23 ns)

 <State 651>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_5', ../CCode_backprop/backprop.c:69) [1273]  (8.23 ns)

 <State 652>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_5', ../CCode_backprop/backprop.c:69) [1273]  (8.23 ns)

 <State 653>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_6', ../CCode_backprop/backprop.c:69) [1280]  (8.23 ns)

 <State 654>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_6', ../CCode_backprop/backprop.c:69) [1280]  (8.23 ns)

 <State 655>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_6', ../CCode_backprop/backprop.c:69) [1280]  (8.23 ns)

 <State 656>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_6', ../CCode_backprop/backprop.c:69) [1280]  (8.23 ns)

 <State 657>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_6', ../CCode_backprop/backprop.c:69) [1280]  (8.23 ns)

 <State 658>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_7', ../CCode_backprop/backprop.c:69) [1287]  (8.23 ns)

 <State 659>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_7', ../CCode_backprop/backprop.c:69) [1287]  (8.23 ns)

 <State 660>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_7', ../CCode_backprop/backprop.c:69) [1287]  (8.23 ns)

 <State 661>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_7', ../CCode_backprop/backprop.c:69) [1287]  (8.23 ns)

 <State 662>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_7', ../CCode_backprop/backprop.c:69) [1287]  (8.23 ns)

 <State 663>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_8', ../CCode_backprop/backprop.c:69) [1294]  (8.23 ns)

 <State 664>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_8', ../CCode_backprop/backprop.c:69) [1294]  (8.23 ns)

 <State 665>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_8', ../CCode_backprop/backprop.c:69) [1294]  (8.23 ns)

 <State 666>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_8', ../CCode_backprop/backprop.c:69) [1294]  (8.23 ns)

 <State 667>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_8', ../CCode_backprop/backprop.c:69) [1294]  (8.23 ns)

 <State 668>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_9', ../CCode_backprop/backprop.c:69) [1301]  (8.23 ns)

 <State 669>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_9', ../CCode_backprop/backprop.c:69) [1301]  (8.23 ns)

 <State 670>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_9', ../CCode_backprop/backprop.c:69) [1301]  (8.23 ns)

 <State 671>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_9', ../CCode_backprop/backprop.c:69) [1301]  (8.23 ns)

 <State 672>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_9', ../CCode_backprop/backprop.c:69) [1301]  (8.23 ns)

 <State 673>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_s', ../CCode_backprop/backprop.c:69) [1308]  (8.23 ns)

 <State 674>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_s', ../CCode_backprop/backprop.c:69) [1308]  (8.23 ns)

 <State 675>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_s', ../CCode_backprop/backprop.c:69) [1308]  (8.23 ns)

 <State 676>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_s', ../CCode_backprop/backprop.c:69) [1308]  (8.23 ns)

 <State 677>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_s', ../CCode_backprop/backprop.c:69) [1308]  (8.23 ns)

 <State 678>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_10', ../CCode_backprop/backprop.c:69) [1315]  (8.23 ns)

 <State 679>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_10', ../CCode_backprop/backprop.c:69) [1315]  (8.23 ns)

 <State 680>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_10', ../CCode_backprop/backprop.c:69) [1315]  (8.23 ns)

 <State 681>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_10', ../CCode_backprop/backprop.c:69) [1315]  (8.23 ns)

 <State 682>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_10', ../CCode_backprop/backprop.c:69) [1315]  (8.23 ns)

 <State 683>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_11', ../CCode_backprop/backprop.c:69) [1322]  (8.23 ns)

 <State 684>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_11', ../CCode_backprop/backprop.c:69) [1322]  (8.23 ns)

 <State 685>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_11', ../CCode_backprop/backprop.c:69) [1322]  (8.23 ns)

 <State 686>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_11', ../CCode_backprop/backprop.c:69) [1322]  (8.23 ns)

 <State 687>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_11', ../CCode_backprop/backprop.c:69) [1322]  (8.23 ns)

 <State 688>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_12', ../CCode_backprop/backprop.c:69) [1329]  (8.23 ns)

 <State 689>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_12', ../CCode_backprop/backprop.c:69) [1329]  (8.23 ns)

 <State 690>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_12', ../CCode_backprop/backprop.c:69) [1329]  (8.23 ns)

 <State 691>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_12', ../CCode_backprop/backprop.c:69) [1329]  (8.23 ns)

 <State 692>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_12', ../CCode_backprop/backprop.c:69) [1329]  (8.23 ns)

 <State 693>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_13', ../CCode_backprop/backprop.c:69) [1336]  (8.23 ns)

 <State 694>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_13', ../CCode_backprop/backprop.c:69) [1336]  (8.23 ns)

 <State 695>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_13', ../CCode_backprop/backprop.c:69) [1336]  (8.23 ns)

 <State 696>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_13', ../CCode_backprop/backprop.c:69) [1336]  (8.23 ns)

 <State 697>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_13', ../CCode_backprop/backprop.c:69) [1336]  (8.23 ns)

 <State 698>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_14', ../CCode_backprop/backprop.c:69) [1343]  (8.23 ns)

 <State 699>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_14', ../CCode_backprop/backprop.c:69) [1343]  (8.23 ns)

 <State 700>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_14', ../CCode_backprop/backprop.c:69) [1343]  (8.23 ns)

 <State 701>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_14', ../CCode_backprop/backprop.c:69) [1343]  (8.23 ns)

 <State 702>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_14', ../CCode_backprop/backprop.c:69) [1343]  (8.23 ns)

 <State 703>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_15', ../CCode_backprop/backprop.c:69) [1350]  (8.23 ns)

 <State 704>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_15', ../CCode_backprop/backprop.c:69) [1350]  (8.23 ns)

 <State 705>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_15', ../CCode_backprop/backprop.c:69) [1350]  (8.23 ns)

 <State 706>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_15', ../CCode_backprop/backprop.c:69) [1350]  (8.23 ns)

 <State 707>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_15', ../CCode_backprop/backprop.c:69) [1350]  (8.23 ns)

 <State 708>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_16', ../CCode_backprop/backprop.c:69) [1357]  (8.23 ns)

 <State 709>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_16', ../CCode_backprop/backprop.c:69) [1357]  (8.23 ns)

 <State 710>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_16', ../CCode_backprop/backprop.c:69) [1357]  (8.23 ns)

 <State 711>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_16', ../CCode_backprop/backprop.c:69) [1357]  (8.23 ns)

 <State 712>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_16', ../CCode_backprop/backprop.c:69) [1357]  (8.23 ns)

 <State 713>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_17', ../CCode_backprop/backprop.c:69) [1364]  (8.23 ns)

 <State 714>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_17', ../CCode_backprop/backprop.c:69) [1364]  (8.23 ns)

 <State 715>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_17', ../CCode_backprop/backprop.c:69) [1364]  (8.23 ns)

 <State 716>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_17', ../CCode_backprop/backprop.c:69) [1364]  (8.23 ns)

 <State 717>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_17', ../CCode_backprop/backprop.c:69) [1364]  (8.23 ns)

 <State 718>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_18', ../CCode_backprop/backprop.c:69) [1371]  (8.23 ns)

 <State 719>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_18', ../CCode_backprop/backprop.c:69) [1371]  (8.23 ns)

 <State 720>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_18', ../CCode_backprop/backprop.c:69) [1371]  (8.23 ns)

 <State 721>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_18', ../CCode_backprop/backprop.c:69) [1371]  (8.23 ns)

 <State 722>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_18', ../CCode_backprop/backprop.c:69) [1371]  (8.23 ns)

 <State 723>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_19', ../CCode_backprop/backprop.c:69) [1378]  (8.23 ns)

 <State 724>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_19', ../CCode_backprop/backprop.c:69) [1378]  (8.23 ns)

 <State 725>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_19', ../CCode_backprop/backprop.c:69) [1378]  (8.23 ns)

 <State 726>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_19', ../CCode_backprop/backprop.c:69) [1378]  (8.23 ns)

 <State 727>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_19', ../CCode_backprop/backprop.c:69) [1378]  (8.23 ns)

 <State 728>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_20', ../CCode_backprop/backprop.c:69) [1385]  (8.23 ns)

 <State 729>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_20', ../CCode_backprop/backprop.c:69) [1385]  (8.23 ns)

 <State 730>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_20', ../CCode_backprop/backprop.c:69) [1385]  (8.23 ns)

 <State 731>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_20', ../CCode_backprop/backprop.c:69) [1385]  (8.23 ns)

 <State 732>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_20', ../CCode_backprop/backprop.c:69) [1385]  (8.23 ns)

 <State 733>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_21', ../CCode_backprop/backprop.c:69) [1392]  (8.23 ns)

 <State 734>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_21', ../CCode_backprop/backprop.c:69) [1392]  (8.23 ns)

 <State 735>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_21', ../CCode_backprop/backprop.c:69) [1392]  (8.23 ns)

 <State 736>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_21', ../CCode_backprop/backprop.c:69) [1392]  (8.23 ns)

 <State 737>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_21', ../CCode_backprop/backprop.c:69) [1392]  (8.23 ns)

 <State 738>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_22', ../CCode_backprop/backprop.c:69) [1399]  (8.23 ns)

 <State 739>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_22', ../CCode_backprop/backprop.c:69) [1399]  (8.23 ns)

 <State 740>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_22', ../CCode_backprop/backprop.c:69) [1399]  (8.23 ns)

 <State 741>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_22', ../CCode_backprop/backprop.c:69) [1399]  (8.23 ns)

 <State 742>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_22', ../CCode_backprop/backprop.c:69) [1399]  (8.23 ns)

 <State 743>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_23', ../CCode_backprop/backprop.c:69) [1406]  (8.23 ns)

 <State 744>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_23', ../CCode_backprop/backprop.c:69) [1406]  (8.23 ns)

 <State 745>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_23', ../CCode_backprop/backprop.c:69) [1406]  (8.23 ns)

 <State 746>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_23', ../CCode_backprop/backprop.c:69) [1406]  (8.23 ns)

 <State 747>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_23', ../CCode_backprop/backprop.c:69) [1406]  (8.23 ns)

 <State 748>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_24', ../CCode_backprop/backprop.c:69) [1413]  (8.23 ns)

 <State 749>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_24', ../CCode_backprop/backprop.c:69) [1413]  (8.23 ns)

 <State 750>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_24', ../CCode_backprop/backprop.c:69) [1413]  (8.23 ns)

 <State 751>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_24', ../CCode_backprop/backprop.c:69) [1413]  (8.23 ns)

 <State 752>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_24', ../CCode_backprop/backprop.c:69) [1413]  (8.23 ns)

 <State 753>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_25', ../CCode_backprop/backprop.c:69) [1420]  (8.23 ns)

 <State 754>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_25', ../CCode_backprop/backprop.c:69) [1420]  (8.23 ns)

 <State 755>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_25', ../CCode_backprop/backprop.c:69) [1420]  (8.23 ns)

 <State 756>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_25', ../CCode_backprop/backprop.c:69) [1420]  (8.23 ns)

 <State 757>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_25', ../CCode_backprop/backprop.c:69) [1420]  (8.23 ns)

 <State 758>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_26', ../CCode_backprop/backprop.c:69) [1427]  (8.23 ns)

 <State 759>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_26', ../CCode_backprop/backprop.c:69) [1427]  (8.23 ns)

 <State 760>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_26', ../CCode_backprop/backprop.c:69) [1427]  (8.23 ns)

 <State 761>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_26', ../CCode_backprop/backprop.c:69) [1427]  (8.23 ns)

 <State 762>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_26', ../CCode_backprop/backprop.c:69) [1427]  (8.23 ns)

 <State 763>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_27', ../CCode_backprop/backprop.c:69) [1434]  (8.23 ns)

 <State 764>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_27', ../CCode_backprop/backprop.c:69) [1434]  (8.23 ns)

 <State 765>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_27', ../CCode_backprop/backprop.c:69) [1434]  (8.23 ns)

 <State 766>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_27', ../CCode_backprop/backprop.c:69) [1434]  (8.23 ns)

 <State 767>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_27', ../CCode_backprop/backprop.c:69) [1434]  (8.23 ns)

 <State 768>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_28', ../CCode_backprop/backprop.c:69) [1441]  (8.23 ns)

 <State 769>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_28', ../CCode_backprop/backprop.c:69) [1441]  (8.23 ns)

 <State 770>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_28', ../CCode_backprop/backprop.c:69) [1441]  (8.23 ns)

 <State 771>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_28', ../CCode_backprop/backprop.c:69) [1441]  (8.23 ns)

 <State 772>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_28', ../CCode_backprop/backprop.c:69) [1441]  (8.23 ns)

 <State 773>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_29', ../CCode_backprop/backprop.c:69) [1448]  (8.23 ns)

 <State 774>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_29', ../CCode_backprop/backprop.c:69) [1448]  (8.23 ns)

 <State 775>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_29', ../CCode_backprop/backprop.c:69) [1448]  (8.23 ns)

 <State 776>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_29', ../CCode_backprop/backprop.c:69) [1448]  (8.23 ns)

 <State 777>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_29', ../CCode_backprop/backprop.c:69) [1448]  (8.23 ns)

 <State 778>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_30', ../CCode_backprop/backprop.c:69) [1455]  (8.23 ns)

 <State 779>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_30', ../CCode_backprop/backprop.c:69) [1455]  (8.23 ns)

 <State 780>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_30', ../CCode_backprop/backprop.c:69) [1455]  (8.23 ns)

 <State 781>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_30', ../CCode_backprop/backprop.c:69) [1455]  (8.23 ns)

 <State 782>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_30', ../CCode_backprop/backprop.c:69) [1455]  (8.23 ns)

 <State 783>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_31', ../CCode_backprop/backprop.c:69) [1462]  (8.23 ns)

 <State 784>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_31', ../CCode_backprop/backprop.c:69) [1462]  (8.23 ns)

 <State 785>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_31', ../CCode_backprop/backprop.c:69) [1462]  (8.23 ns)

 <State 786>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_31', ../CCode_backprop/backprop.c:69) [1462]  (8.23 ns)

 <State 787>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_31', ../CCode_backprop/backprop.c:69) [1462]  (8.23 ns)

 <State 788>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_32', ../CCode_backprop/backprop.c:69) [1469]  (8.23 ns)

 <State 789>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_32', ../CCode_backprop/backprop.c:69) [1469]  (8.23 ns)

 <State 790>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_32', ../CCode_backprop/backprop.c:69) [1469]  (8.23 ns)

 <State 791>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_32', ../CCode_backprop/backprop.c:69) [1469]  (8.23 ns)

 <State 792>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_32', ../CCode_backprop/backprop.c:69) [1469]  (8.23 ns)

 <State 793>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_33', ../CCode_backprop/backprop.c:69) [1476]  (8.23 ns)

 <State 794>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_33', ../CCode_backprop/backprop.c:69) [1476]  (8.23 ns)

 <State 795>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_33', ../CCode_backprop/backprop.c:69) [1476]  (8.23 ns)

 <State 796>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_33', ../CCode_backprop/backprop.c:69) [1476]  (8.23 ns)

 <State 797>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_33', ../CCode_backprop/backprop.c:69) [1476]  (8.23 ns)

 <State 798>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_34', ../CCode_backprop/backprop.c:69) [1483]  (8.23 ns)

 <State 799>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_34', ../CCode_backprop/backprop.c:69) [1483]  (8.23 ns)

 <State 800>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_34', ../CCode_backprop/backprop.c:69) [1483]  (8.23 ns)

 <State 801>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_34', ../CCode_backprop/backprop.c:69) [1483]  (8.23 ns)

 <State 802>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_34', ../CCode_backprop/backprop.c:69) [1483]  (8.23 ns)

 <State 803>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_35', ../CCode_backprop/backprop.c:69) [1490]  (8.23 ns)

 <State 804>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_35', ../CCode_backprop/backprop.c:69) [1490]  (8.23 ns)

 <State 805>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_35', ../CCode_backprop/backprop.c:69) [1490]  (8.23 ns)

 <State 806>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_35', ../CCode_backprop/backprop.c:69) [1490]  (8.23 ns)

 <State 807>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_35', ../CCode_backprop/backprop.c:69) [1490]  (8.23 ns)

 <State 808>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_36', ../CCode_backprop/backprop.c:69) [1497]  (8.23 ns)

 <State 809>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_36', ../CCode_backprop/backprop.c:69) [1497]  (8.23 ns)

 <State 810>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_36', ../CCode_backprop/backprop.c:69) [1497]  (8.23 ns)

 <State 811>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_36', ../CCode_backprop/backprop.c:69) [1497]  (8.23 ns)

 <State 812>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_36', ../CCode_backprop/backprop.c:69) [1497]  (8.23 ns)

 <State 813>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_37', ../CCode_backprop/backprop.c:69) [1504]  (8.23 ns)

 <State 814>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_37', ../CCode_backprop/backprop.c:69) [1504]  (8.23 ns)

 <State 815>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_37', ../CCode_backprop/backprop.c:69) [1504]  (8.23 ns)

 <State 816>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_37', ../CCode_backprop/backprop.c:69) [1504]  (8.23 ns)

 <State 817>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_37', ../CCode_backprop/backprop.c:69) [1504]  (8.23 ns)

 <State 818>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_38', ../CCode_backprop/backprop.c:69) [1511]  (8.23 ns)

 <State 819>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_38', ../CCode_backprop/backprop.c:69) [1511]  (8.23 ns)

 <State 820>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_38', ../CCode_backprop/backprop.c:69) [1511]  (8.23 ns)

 <State 821>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_38', ../CCode_backprop/backprop.c:69) [1511]  (8.23 ns)

 <State 822>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_38', ../CCode_backprop/backprop.c:69) [1511]  (8.23 ns)

 <State 823>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_39', ../CCode_backprop/backprop.c:69) [1518]  (8.23 ns)

 <State 824>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_39', ../CCode_backprop/backprop.c:69) [1518]  (8.23 ns)

 <State 825>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_39', ../CCode_backprop/backprop.c:69) [1518]  (8.23 ns)

 <State 826>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_39', ../CCode_backprop/backprop.c:69) [1518]  (8.23 ns)

 <State 827>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_39', ../CCode_backprop/backprop.c:69) [1518]  (8.23 ns)

 <State 828>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_40', ../CCode_backprop/backprop.c:69) [1525]  (8.23 ns)

 <State 829>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_40', ../CCode_backprop/backprop.c:69) [1525]  (8.23 ns)

 <State 830>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_40', ../CCode_backprop/backprop.c:69) [1525]  (8.23 ns)

 <State 831>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_40', ../CCode_backprop/backprop.c:69) [1525]  (8.23 ns)

 <State 832>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_40', ../CCode_backprop/backprop.c:69) [1525]  (8.23 ns)

 <State 833>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_41', ../CCode_backprop/backprop.c:69) [1532]  (8.23 ns)

 <State 834>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_41', ../CCode_backprop/backprop.c:69) [1532]  (8.23 ns)

 <State 835>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_41', ../CCode_backprop/backprop.c:69) [1532]  (8.23 ns)

 <State 836>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_41', ../CCode_backprop/backprop.c:69) [1532]  (8.23 ns)

 <State 837>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_41', ../CCode_backprop/backprop.c:69) [1532]  (8.23 ns)

 <State 838>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_42', ../CCode_backprop/backprop.c:69) [1539]  (8.23 ns)

 <State 839>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_42', ../CCode_backprop/backprop.c:69) [1539]  (8.23 ns)

 <State 840>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_42', ../CCode_backprop/backprop.c:69) [1539]  (8.23 ns)

 <State 841>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_42', ../CCode_backprop/backprop.c:69) [1539]  (8.23 ns)

 <State 842>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_42', ../CCode_backprop/backprop.c:69) [1539]  (8.23 ns)

 <State 843>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_43', ../CCode_backprop/backprop.c:69) [1546]  (8.23 ns)

 <State 844>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_43', ../CCode_backprop/backprop.c:69) [1546]  (8.23 ns)

 <State 845>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_43', ../CCode_backprop/backprop.c:69) [1546]  (8.23 ns)

 <State 846>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_43', ../CCode_backprop/backprop.c:69) [1546]  (8.23 ns)

 <State 847>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_43', ../CCode_backprop/backprop.c:69) [1546]  (8.23 ns)

 <State 848>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_44', ../CCode_backprop/backprop.c:69) [1553]  (8.23 ns)

 <State 849>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_44', ../CCode_backprop/backprop.c:69) [1553]  (8.23 ns)

 <State 850>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_44', ../CCode_backprop/backprop.c:69) [1553]  (8.23 ns)

 <State 851>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_44', ../CCode_backprop/backprop.c:69) [1553]  (8.23 ns)

 <State 852>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_44', ../CCode_backprop/backprop.c:69) [1553]  (8.23 ns)

 <State 853>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_45', ../CCode_backprop/backprop.c:69) [1560]  (8.23 ns)

 <State 854>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_45', ../CCode_backprop/backprop.c:69) [1560]  (8.23 ns)

 <State 855>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_45', ../CCode_backprop/backprop.c:69) [1560]  (8.23 ns)

 <State 856>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_45', ../CCode_backprop/backprop.c:69) [1560]  (8.23 ns)

 <State 857>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_45', ../CCode_backprop/backprop.c:69) [1560]  (8.23 ns)

 <State 858>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_46', ../CCode_backprop/backprop.c:69) [1567]  (8.23 ns)

 <State 859>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_46', ../CCode_backprop/backprop.c:69) [1567]  (8.23 ns)

 <State 860>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_46', ../CCode_backprop/backprop.c:69) [1567]  (8.23 ns)

 <State 861>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_46', ../CCode_backprop/backprop.c:69) [1567]  (8.23 ns)

 <State 862>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_46', ../CCode_backprop/backprop.c:69) [1567]  (8.23 ns)

 <State 863>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_47', ../CCode_backprop/backprop.c:69) [1574]  (8.23 ns)

 <State 864>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_47', ../CCode_backprop/backprop.c:69) [1574]  (8.23 ns)

 <State 865>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_47', ../CCode_backprop/backprop.c:69) [1574]  (8.23 ns)

 <State 866>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_47', ../CCode_backprop/backprop.c:69) [1574]  (8.23 ns)

 <State 867>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_47', ../CCode_backprop/backprop.c:69) [1574]  (8.23 ns)

 <State 868>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_48', ../CCode_backprop/backprop.c:69) [1581]  (8.23 ns)

 <State 869>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_48', ../CCode_backprop/backprop.c:69) [1581]  (8.23 ns)

 <State 870>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_48', ../CCode_backprop/backprop.c:69) [1581]  (8.23 ns)

 <State 871>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_48', ../CCode_backprop/backprop.c:69) [1581]  (8.23 ns)

 <State 872>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_48', ../CCode_backprop/backprop.c:69) [1581]  (8.23 ns)

 <State 873>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_49', ../CCode_backprop/backprop.c:69) [1588]  (8.23 ns)

 <State 874>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_49', ../CCode_backprop/backprop.c:69) [1588]  (8.23 ns)

 <State 875>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_49', ../CCode_backprop/backprop.c:69) [1588]  (8.23 ns)

 <State 876>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_49', ../CCode_backprop/backprop.c:69) [1588]  (8.23 ns)

 <State 877>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_49', ../CCode_backprop/backprop.c:69) [1588]  (8.23 ns)

 <State 878>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_50', ../CCode_backprop/backprop.c:69) [1595]  (8.23 ns)

 <State 879>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_50', ../CCode_backprop/backprop.c:69) [1595]  (8.23 ns)

 <State 880>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_50', ../CCode_backprop/backprop.c:69) [1595]  (8.23 ns)

 <State 881>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_50', ../CCode_backprop/backprop.c:69) [1595]  (8.23 ns)

 <State 882>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_50', ../CCode_backprop/backprop.c:69) [1595]  (8.23 ns)

 <State 883>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_51', ../CCode_backprop/backprop.c:69) [1602]  (8.23 ns)

 <State 884>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_51', ../CCode_backprop/backprop.c:69) [1602]  (8.23 ns)

 <State 885>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_51', ../CCode_backprop/backprop.c:69) [1602]  (8.23 ns)

 <State 886>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_51', ../CCode_backprop/backprop.c:69) [1602]  (8.23 ns)

 <State 887>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_51', ../CCode_backprop/backprop.c:69) [1602]  (8.23 ns)

 <State 888>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_52', ../CCode_backprop/backprop.c:69) [1609]  (8.23 ns)

 <State 889>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_52', ../CCode_backprop/backprop.c:69) [1609]  (8.23 ns)

 <State 890>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_52', ../CCode_backprop/backprop.c:69) [1609]  (8.23 ns)

 <State 891>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_52', ../CCode_backprop/backprop.c:69) [1609]  (8.23 ns)

 <State 892>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_52', ../CCode_backprop/backprop.c:69) [1609]  (8.23 ns)

 <State 893>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_53', ../CCode_backprop/backprop.c:69) [1616]  (8.23 ns)

 <State 894>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_53', ../CCode_backprop/backprop.c:69) [1616]  (8.23 ns)

 <State 895>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_53', ../CCode_backprop/backprop.c:69) [1616]  (8.23 ns)

 <State 896>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_53', ../CCode_backprop/backprop.c:69) [1616]  (8.23 ns)

 <State 897>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_53', ../CCode_backprop/backprop.c:69) [1616]  (8.23 ns)

 <State 898>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_54', ../CCode_backprop/backprop.c:69) [1623]  (8.23 ns)

 <State 899>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_54', ../CCode_backprop/backprop.c:69) [1623]  (8.23 ns)

 <State 900>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_54', ../CCode_backprop/backprop.c:69) [1623]  (8.23 ns)

 <State 901>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_54', ../CCode_backprop/backprop.c:69) [1623]  (8.23 ns)

 <State 902>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_54', ../CCode_backprop/backprop.c:69) [1623]  (8.23 ns)

 <State 903>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_55', ../CCode_backprop/backprop.c:69) [1630]  (8.23 ns)

 <State 904>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_55', ../CCode_backprop/backprop.c:69) [1630]  (8.23 ns)

 <State 905>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_55', ../CCode_backprop/backprop.c:69) [1630]  (8.23 ns)

 <State 906>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_55', ../CCode_backprop/backprop.c:69) [1630]  (8.23 ns)

 <State 907>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_55', ../CCode_backprop/backprop.c:69) [1630]  (8.23 ns)

 <State 908>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_56', ../CCode_backprop/backprop.c:69) [1637]  (8.23 ns)

 <State 909>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_56', ../CCode_backprop/backprop.c:69) [1637]  (8.23 ns)

 <State 910>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_56', ../CCode_backprop/backprop.c:69) [1637]  (8.23 ns)

 <State 911>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_56', ../CCode_backprop/backprop.c:69) [1637]  (8.23 ns)

 <State 912>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_56', ../CCode_backprop/backprop.c:69) [1637]  (8.23 ns)

 <State 913>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_57', ../CCode_backprop/backprop.c:69) [1644]  (8.23 ns)

 <State 914>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_57', ../CCode_backprop/backprop.c:69) [1644]  (8.23 ns)

 <State 915>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_57', ../CCode_backprop/backprop.c:69) [1644]  (8.23 ns)

 <State 916>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_57', ../CCode_backprop/backprop.c:69) [1644]  (8.23 ns)

 <State 917>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_57', ../CCode_backprop/backprop.c:69) [1644]  (8.23 ns)

 <State 918>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_58', ../CCode_backprop/backprop.c:69) [1651]  (8.23 ns)

 <State 919>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_58', ../CCode_backprop/backprop.c:69) [1651]  (8.23 ns)

 <State 920>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_58', ../CCode_backprop/backprop.c:69) [1651]  (8.23 ns)

 <State 921>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_58', ../CCode_backprop/backprop.c:69) [1651]  (8.23 ns)

 <State 922>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_58', ../CCode_backprop/backprop.c:69) [1651]  (8.23 ns)

 <State 923>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_59', ../CCode_backprop/backprop.c:69) [1658]  (8.23 ns)

 <State 924>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_59', ../CCode_backprop/backprop.c:69) [1658]  (8.23 ns)

 <State 925>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_59', ../CCode_backprop/backprop.c:69) [1658]  (8.23 ns)

 <State 926>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_59', ../CCode_backprop/backprop.c:69) [1658]  (8.23 ns)

 <State 927>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_59', ../CCode_backprop/backprop.c:69) [1658]  (8.23 ns)

 <State 928>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_60', ../CCode_backprop/backprop.c:69) [1665]  (8.23 ns)

 <State 929>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_60', ../CCode_backprop/backprop.c:69) [1665]  (8.23 ns)

 <State 930>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_60', ../CCode_backprop/backprop.c:69) [1665]  (8.23 ns)

 <State 931>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_60', ../CCode_backprop/backprop.c:69) [1665]  (8.23 ns)

 <State 932>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_60', ../CCode_backprop/backprop.c:69) [1665]  (8.23 ns)

 <State 933>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_61', ../CCode_backprop/backprop.c:69) [1672]  (8.23 ns)

 <State 934>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_61', ../CCode_backprop/backprop.c:69) [1672]  (8.23 ns)

 <State 935>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_61', ../CCode_backprop/backprop.c:69) [1672]  (8.23 ns)

 <State 936>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_61', ../CCode_backprop/backprop.c:69) [1672]  (8.23 ns)

 <State 937>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i2_61', ../CCode_backprop/backprop.c:69) [1672]  (8.23 ns)

 <State 938>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:69) [1679]  (8.23 ns)

 <State 939>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:69) [1679]  (8.23 ns)

 <State 940>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:69) [1679]  (8.23 ns)

 <State 941>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:69) [1679]  (8.23 ns)

 <State 942>: 9.82ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:69) [1679]  (8.23 ns)
	multiplexor before 'phi' operation ('activations3[2]') with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1686]  (1.59 ns)
	'phi' operation ('activations3[2]') with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1686]  (0 ns)

 <State 943>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('activations3_2_6', ../CCode_backprop/backprop.c:29) with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1693]  (1.59 ns)

 <State 944>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:29) with incoming values : ('add_ln28_2', ../CCode_backprop/backprop.c:28) [1696]  (0 ns)
	'getelementptr' operation ('biases3_addr', ../CCode_backprop/backprop.c:29) [1706]  (0 ns)
	'load' operation ('biases3_load', ../CCode_backprop/backprop.c:29) on array 'biases3' [1707]  (2.32 ns)

 <State 945>: 2.32ns
The critical path consists of the following:
	'load' operation ('biases3_load', ../CCode_backprop/backprop.c:29) on array 'biases3' [1707]  (2.32 ns)

 <State 946>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:29) [1709]  (8.23 ns)

 <State 947>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:29) [1709]  (8.23 ns)

 <State 948>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:29) [1709]  (8.23 ns)

 <State 949>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:29) [1709]  (8.23 ns)

 <State 950>: 9.82ns
The critical path consists of the following:
	'dadd' operation ('activations3[0]', ../CCode_backprop/backprop.c:29) [1709]  (8.23 ns)
	multiplexor before 'phi' operation ('activations3[2]') with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1716]  (1.59 ns)
	'phi' operation ('activations3[2]') with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1716]  (0 ns)

 <State 951>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('activations3_2_8', ../CCode_backprop/backprop.c:20) with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1723]  (1.59 ns)

 <State 952>: 2.7ns
The critical path consists of the following:
	'phi' operation ('activations3_2_8', ../CCode_backprop/backprop.c:20) with incoming values : ('select_ln279', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1723]  (0 ns)
	'mux' operation ('tmp_6', ../CCode_backprop/backprop.c:19) [1734]  (1.71 ns)
	'xor' operation ('xor_ln20_2', ../CCode_backprop/backprop.c:20) [1738]  (0.99 ns)

 <State 953>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 954>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 955>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 956>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 957>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 958>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 959>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 960>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 961>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 962>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 963>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 964>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 965>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 966>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 967>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_2', ../CCode_backprop/backprop.c:20) [1740]  (9.17 ns)

 <State 968>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i1', ../CCode_backprop/backprop.c:20) [1741]  (8.23 ns)

 <State 969>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i1', ../CCode_backprop/backprop.c:20) [1741]  (8.23 ns)

 <State 970>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i1', ../CCode_backprop/backprop.c:20) [1741]  (8.23 ns)

 <State 971>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i1', ../CCode_backprop/backprop.c:20) [1741]  (8.23 ns)

 <State 972>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add_i1', ../CCode_backprop/backprop.c:20) [1741]  (8.23 ns)

 <State 973>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 974>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 975>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 976>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 977>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 978>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 979>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 980>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 981>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 982>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 983>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 984>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 985>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 986>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 987>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 988>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 989>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 990>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 991>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 992>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 993>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 994>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 995>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 996>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 997>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 998>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 999>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 1000>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 1001>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 1002>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 1003>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('activations3[0]', ../CCode_backprop/backprop.c:20) [1742]  (8.62 ns)

 <State 1004>: 4.29ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('activations3[1]') with incoming values : ('select_ln279_1', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1755]  (1.59 ns)
	'phi' operation ('activations3[1]') with incoming values : ('select_ln279_1', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1755]  (0 ns)
	'phi' operation ('activations3_1_8', ../CCode_backprop/backprop.c:20) with incoming values : ('select_ln279_1', ../CCode_backprop/backprop.c:279) ('activations3[0]', ../CCode_backprop/backprop.c:69) ('activations3[0]', ../CCode_backprop/backprop.c:29) ('activations3[0]', ../CCode_backprop/backprop.c:20) [1724]  (0 ns)
	'mux' operation ('tmp_6', ../CCode_backprop/backprop.c:19) [1734]  (1.71 ns)
	'xor' operation ('xor_ln20_2', ../CCode_backprop/backprop.c:20) [1738]  (0.99 ns)

 <State 1005>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:9) with incoming values : ('add_ln8', ../CCode_backprop/backprop.c:8) [1761]  (1.59 ns)

 <State 1006>: 2.7ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:9) with incoming values : ('add_ln8', ../CCode_backprop/backprop.c:8) [1761]  (0 ns)
	'mux' operation ('tmp_7', ../CCode_backprop/backprop.c:9) [1770]  (1.71 ns)
	'xor' operation ('xor_ln9', ../CCode_backprop/backprop.c:9) [1772]  (0.99 ns)

 <State 1007>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1008>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1009>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1010>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1011>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1012>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1013>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1014>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1015>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1016>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1017>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1018>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1019>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1020>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1021>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_3', ../CCode_backprop/backprop.c:9) [1774]  (9.17 ns)

 <State 1022>: 9.89ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln9', ../CCode_backprop/backprop.c:9) [1775]  (0.959 ns)
	'dacc' operation ('sum', ../CCode_backprop/backprop.c:9) [1776]  (8.93 ns)

 <State 1023>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('sum', ../CCode_backprop/backprop.c:9) [1776]  (8.93 ns)

 <State 1024>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('sum', ../CCode_backprop/backprop.c:9) [1776]  (8.93 ns)

 <State 1025>: 8.93ns
The critical path consists of the following:
	'dacc' operation ('sum', ../CCode_backprop/backprop.c:9) [1776]  (8.93 ns)

 <State 1026>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:12) with incoming values : ('add_ln11', ../CCode_backprop/backprop.c:11) [1781]  (1.59 ns)

 <State 1027>: 2.7ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:12) with incoming values : ('add_ln11', ../CCode_backprop/backprop.c:11) [1781]  (0 ns)
	'mux' operation ('tmp_8', ../CCode_backprop/backprop.c:12) [1789]  (1.71 ns)
	'xor' operation ('xor_ln12', ../CCode_backprop/backprop.c:12) [1791]  (0.99 ns)

 <State 1028>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1029>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1030>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1031>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1032>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1033>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1034>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1035>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1036>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1037>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1038>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1039>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1040>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1041>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1042>: 9.17ns
The critical path consists of the following:
	'dexp' operation ('tmp_4', ../CCode_backprop/backprop.c:12) [1793]  (9.17 ns)

 <State 1043>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1044>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1045>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1046>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1047>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1048>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1049>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1050>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1051>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1052>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1053>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1054>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1055>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1056>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1057>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1058>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1059>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1060>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1061>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1062>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1063>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1064>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1065>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1066>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1067>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1068>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1069>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1070>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1071>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1072>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)

 <State 1073>: 8.62ns
The critical path consists of the following:
	'ddiv' operation ('net_outputs[0]', ../CCode_backprop/backprop.c:12) [1794]  (8.62 ns)
	'store' operation ('store_ln12', ../CCode_backprop/backprop.c:12) of variable 'net_outputs[0]', ../CCode_backprop/backprop.c:12 on local variable 'net_outputs[2]' [1797]  (0 ns)

 <State 1074>: 1.82ns
The critical path consists of the following:
	'sub' operation ('sub_ln290', ../CCode_backprop/backprop.c:290) [1810]  (1.82 ns)

 <State 1075>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:81) with incoming values : ('add_ln80', ../CCode_backprop/backprop.c:80) [1813]  (0 ns)
	'add' operation ('add_ln81', ../CCode_backprop/backprop.c:81) [1829]  (1.82 ns)
	'getelementptr' operation ('training_targets_addr', ../CCode_backprop/backprop.c:81) [1831]  (0 ns)
	'load' operation ('training_targets_load', ../CCode_backprop/backprop.c:81) on array 'training_targets' [1832]  (3.25 ns)

 <State 1076>: 3.25ns
The critical path consists of the following:
	'load' operation ('training_targets_load', ../CCode_backprop/backprop.c:81) on array 'training_targets' [1832]  (3.25 ns)

 <State 1077>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub_i4', ../CCode_backprop/backprop.c:81) [1834]  (8.23 ns)

 <State 1078>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub_i4', ../CCode_backprop/backprop.c:81) [1834]  (8.23 ns)

 <State 1079>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub_i4', ../CCode_backprop/backprop.c:81) [1834]  (8.23 ns)

 <State 1080>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub_i4', ../CCode_backprop/backprop.c:81) [1834]  (8.23 ns)

 <State 1081>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('sub_i4', ../CCode_backprop/backprop.c:81) [1834]  (8.23 ns)

 <State 1082>: 9.5ns
The critical path consists of the following:
	'load' operation ('dactivations3_2_load', ../CCode_backprop/backprop.c:81) on local variable 'dactivations3[2]' [1820]  (0 ns)
	'mux' operation ('tmp_s', ../CCode_backprop/backprop.c:81) [1838]  (1.71 ns)
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)

 <State 1083>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)

 <State 1084>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)

 <State 1085>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)

 <State 1086>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)

 <State 1087>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('output_difference[0]', ../CCode_backprop/backprop.c:81) [1839]  (7.79 ns)
	'store' operation ('store_ln81', ../CCode_backprop/backprop.c:81) of variable 'output_difference[0]', ../CCode_backprop/backprop.c:81 on local variable 'output_difference[2]' [1842]  (0 ns)

 <State 1088>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:89) with incoming values : ('add_ln89', ../CCode_backprop/backprop.c:89) [1855]  (1.59 ns)

 <State 1089>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:89) with incoming values : ('add_ln89', ../CCode_backprop/backprop.c:89) [1855]  (0 ns)
	'getelementptr' operation ('activations2_addr_5', ../CCode_backprop/backprop.c:89) [1868]  (0 ns)
	'load' operation ('activations2_load_3', ../CCode_backprop/backprop.c:89) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1873]  (3.25 ns)

 <State 1090>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations2_load_3', ../CCode_backprop/backprop.c:89) on array 'last_activations', ../CCode_backprop/backprop.c:261 [1873]  (3.25 ns)

 <State 1091>: 7.79ns
The critical path consists of the following:
	'load' operation ('output_difference_2_load', ../CCode_backprop/backprop.c:91) on local variable 'output_difference[2]' [1862]  (0 ns)
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1092>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1093>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1094>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1095>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1096>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3', ../CCode_backprop/backprop.c:91) [1874]  (7.79 ns)

 <State 1097>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i3_2', ../CCode_backprop/backprop.c:91) [1882]  (7.79 ns)

 <State 1098>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln91_1', ../CCode_backprop/backprop.c:91) [1883]  (1.92 ns)
	'getelementptr' operation ('delta_weights3_addr_2', ../CCode_backprop/backprop.c:91) [1885]  (0 ns)
	'store' operation ('store_ln91', ../CCode_backprop/backprop.c:91) of variable 'mul_i3_2', ../CCode_backprop/backprop.c:91 on array 'delta_weights3', ../CCode_backprop/backprop.c:271 [1886]  (3.25 ns)

 <State 1099>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:101) with incoming values : ('add_ln101', ../CCode_backprop/backprop.c:101) [1891]  (1.59 ns)

 <State 1100>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:101) with incoming values : ('add_ln101', ../CCode_backprop/backprop.c:101) [1891]  (0 ns)
	'sub' operation ('empty_90', ../CCode_backprop/backprop.c:101) [1907]  (1.92 ns)
	'getelementptr' operation ('weights3_addr_64', ../CCode_backprop/backprop.c:104) [1909]  (0 ns)
	'load' operation ('weights3_load_64', ../CCode_backprop/backprop.c:104) on array 'weights3' [1910]  (3.25 ns)

 <State 1101>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln104', ../CCode_backprop/backprop.c:104) [1914]  (1.92 ns)
	'getelementptr' operation ('weights3_addr_65', ../CCode_backprop/backprop.c:104) [1916]  (0 ns)
	'load' operation ('weights3_load_65', ../CCode_backprop/backprop.c:104) on array 'weights3' [1917]  (3.25 ns)

 <State 1102>: 7.79ns
The critical path consists of the following:
	'load' operation ('output_difference_2_load_1', ../CCode_backprop/backprop.c:104) on local variable 'output_difference[2]' [1898]  (0 ns)
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1103>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1104>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1105>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1106>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1107>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i3', ../CCode_backprop/backprop.c:104) [1912]  (7.79 ns)

 <State 1108>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3', ../CCode_backprop/backprop.c:104) [1913]  (8.23 ns)

 <State 1109>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3', ../CCode_backprop/backprop.c:104) [1913]  (8.23 ns)

 <State 1110>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3', ../CCode_backprop/backprop.c:104) [1913]  (8.23 ns)

 <State 1111>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3', ../CCode_backprop/backprop.c:104) [1913]  (8.23 ns)

 <State 1112>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3', ../CCode_backprop/backprop.c:104) [1913]  (8.23 ns)

 <State 1113>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_1', ../CCode_backprop/backprop.c:104) [1920]  (8.23 ns)

 <State 1114>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_1', ../CCode_backprop/backprop.c:104) [1920]  (8.23 ns)

 <State 1115>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_1', ../CCode_backprop/backprop.c:104) [1920]  (8.23 ns)

 <State 1116>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_1', ../CCode_backprop/backprop.c:104) [1920]  (8.23 ns)

 <State 1117>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_1', ../CCode_backprop/backprop.c:104) [1920]  (8.23 ns)

 <State 1118>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_2', ../CCode_backprop/backprop.c:104) [1927]  (8.23 ns)

 <State 1119>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_2', ../CCode_backprop/backprop.c:104) [1927]  (8.23 ns)

 <State 1120>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_2', ../CCode_backprop/backprop.c:104) [1927]  (8.23 ns)

 <State 1121>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_2', ../CCode_backprop/backprop.c:104) [1927]  (8.23 ns)

 <State 1122>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i3_2', ../CCode_backprop/backprop.c:104) [1927]  (8.23 ns)

 <State 1123>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1124>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1125>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1126>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1127>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1128>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i', ../CCode_backprop/backprop.c:106) [1930]  (7.79 ns)

 <State 1129>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('oracle_activations2_addr', ../CCode_backprop/backprop.c:102) [1904]  (0 ns)
	'store' operation ('store_ln106', ../CCode_backprop/backprop.c:106) of variable 'mul14_i', ../CCode_backprop/backprop.c:106 on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1931]  (3.25 ns)

 <State 1130>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1934]  (3.25 ns)

 <State 1131>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1934]  (3.25 ns)

 <State 1132>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_2', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1936]  (3.25 ns)

 <State 1133>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_4', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1938]  (3.25 ns)

 <State 1134>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_6', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1940]  (3.25 ns)

 <State 1135>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_8', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1942]  (3.25 ns)

 <State 1136>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_10', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1944]  (3.25 ns)

 <State 1137>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_12', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1946]  (3.25 ns)

 <State 1138>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_14', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1948]  (3.25 ns)

 <State 1139>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_16', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1950]  (3.25 ns)

 <State 1140>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_18', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1952]  (3.25 ns)

 <State 1141>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_20', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1954]  (3.25 ns)

 <State 1142>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_22', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1956]  (3.25 ns)

 <State 1143>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_24', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1958]  (3.25 ns)

 <State 1144>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_26', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1960]  (3.25 ns)

 <State 1145>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_28', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1962]  (3.25 ns)

 <State 1146>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_30', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1964]  (3.25 ns)

 <State 1147>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_32', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1966]  (3.25 ns)

 <State 1148>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_34', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1968]  (3.25 ns)

 <State 1149>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_36', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1970]  (3.25 ns)

 <State 1150>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_38', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1972]  (3.25 ns)

 <State 1151>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_40', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1974]  (3.25 ns)

 <State 1152>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_42', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1976]  (3.25 ns)

 <State 1153>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_44', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1978]  (3.25 ns)

 <State 1154>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_46', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1980]  (3.25 ns)

 <State 1155>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_48', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1982]  (3.25 ns)

 <State 1156>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_50', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1984]  (3.25 ns)

 <State 1157>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_52', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1986]  (3.25 ns)

 <State 1158>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_54', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1988]  (3.25 ns)

 <State 1159>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_56', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1990]  (3.25 ns)

 <State 1160>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_58', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1992]  (3.25 ns)

 <State 1161>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_60', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1994]  (3.25 ns)

 <State 1162>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations2_load_62', ../CCode_backprop/backprop.c:116) on array 'oracle_activations2', ../CCode_backprop/backprop.c:273 [1996]  (3.25 ns)

 <State 1163>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:114) with incoming values : ('add_ln114', ../CCode_backprop/backprop.c:114) [2000]  (0 ns)
	'getelementptr' operation ('activations1_addr_68', ../CCode_backprop/backprop.c:114) [2009]  (0 ns)
	'load' operation ('activations1_load_66', ../CCode_backprop/backprop.c:114) on array 'last_activations', ../CCode_backprop/backprop.c:260 [2013]  (3.25 ns)

 <State 1164>: 3.25ns
The critical path consists of the following:
	'load' operation ('activations1_load_66', ../CCode_backprop/backprop.c:114) on array 'last_activations', ../CCode_backprop/backprop.c:260 [2013]  (3.25 ns)

 <State 1165>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1166>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1167>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1168>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1169>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1170>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4', ../CCode_backprop/backprop.c:116) [2014]  (7.79 ns)

 <State 1171>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_2', ../CCode_backprop/backprop.c:116) [2022]  (7.79 ns)

 <State 1172>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_4', ../CCode_backprop/backprop.c:116) [2032]  (7.79 ns)

 <State 1173>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_6', ../CCode_backprop/backprop.c:116) [2042]  (7.79 ns)

 <State 1174>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_8', ../CCode_backprop/backprop.c:116) [2052]  (7.79 ns)

 <State 1175>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_s', ../CCode_backprop/backprop.c:116) [2062]  (7.79 ns)

 <State 1176>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_11', ../CCode_backprop/backprop.c:116) [2072]  (7.79 ns)

 <State 1177>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_13', ../CCode_backprop/backprop.c:116) [2082]  (7.79 ns)

 <State 1178>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_15', ../CCode_backprop/backprop.c:116) [2092]  (7.79 ns)

 <State 1179>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_17', ../CCode_backprop/backprop.c:116) [2102]  (7.79 ns)

 <State 1180>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_19', ../CCode_backprop/backprop.c:116) [2112]  (7.79 ns)

 <State 1181>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_21', ../CCode_backprop/backprop.c:116) [2122]  (7.79 ns)

 <State 1182>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_23', ../CCode_backprop/backprop.c:116) [2132]  (7.79 ns)

 <State 1183>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_25', ../CCode_backprop/backprop.c:116) [2142]  (7.79 ns)

 <State 1184>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_27', ../CCode_backprop/backprop.c:116) [2152]  (7.79 ns)

 <State 1185>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_29', ../CCode_backprop/backprop.c:116) [2162]  (7.79 ns)

 <State 1186>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_31', ../CCode_backprop/backprop.c:116) [2172]  (7.79 ns)

 <State 1187>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_33', ../CCode_backprop/backprop.c:116) [2182]  (7.79 ns)

 <State 1188>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_35', ../CCode_backprop/backprop.c:116) [2192]  (7.79 ns)

 <State 1189>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_37', ../CCode_backprop/backprop.c:116) [2202]  (7.79 ns)

 <State 1190>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_39', ../CCode_backprop/backprop.c:116) [2212]  (7.79 ns)

 <State 1191>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_41', ../CCode_backprop/backprop.c:116) [2222]  (7.79 ns)

 <State 1192>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_43', ../CCode_backprop/backprop.c:116) [2232]  (7.79 ns)

 <State 1193>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_45', ../CCode_backprop/backprop.c:116) [2242]  (7.79 ns)

 <State 1194>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_47', ../CCode_backprop/backprop.c:116) [2252]  (7.79 ns)

 <State 1195>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_49', ../CCode_backprop/backprop.c:116) [2262]  (7.79 ns)

 <State 1196>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_51', ../CCode_backprop/backprop.c:116) [2272]  (7.79 ns)

 <State 1197>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_53', ../CCode_backprop/backprop.c:116) [2282]  (7.79 ns)

 <State 1198>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_55', ../CCode_backprop/backprop.c:116) [2292]  (7.79 ns)

 <State 1199>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_57', ../CCode_backprop/backprop.c:116) [2302]  (7.79 ns)

 <State 1200>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_59', ../CCode_backprop/backprop.c:116) [2312]  (7.79 ns)

 <State 1201>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i4_61', ../CCode_backprop/backprop.c:116) [2322]  (7.79 ns)

 <State 1202>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln116_61', ../CCode_backprop/backprop.c:116) [2323]  (0 ns)
	'getelementptr' operation ('delta_weights2_addr_62', ../CCode_backprop/backprop.c:116) [2325]  (0 ns)
	'store' operation ('store_ln116', ../CCode_backprop/backprop.c:116) of variable 'mul_i4_61', ../CCode_backprop/backprop.c:116 on array 'delta_weights2', ../CCode_backprop/backprop.c:270 [2326]  (3.25 ns)

 <State 1203>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../CCode_backprop/backprop.c:126) with incoming values : ('add_ln126', ../CCode_backprop/backprop.c:126) [2336]  (1.59 ns)

 <State 1204>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:126) with incoming values : ('add_ln126', ../CCode_backprop/backprop.c:126) [2336]  (0 ns)
	'getelementptr' operation ('weights2_addr_64', ../CCode_backprop/backprop.c:129) [2349]  (0 ns)
	'load' operation ('weights2_load_64', ../CCode_backprop/backprop.c:129) on array 'weights2' [2350]  (3.25 ns)

 <State 1205>: 3.25ns
The critical path consists of the following:
	'load' operation ('weights2_load_64', ../CCode_backprop/backprop.c:129) on array 'weights2' [2350]  (3.25 ns)

 <State 1206>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1207>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1208>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1209>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1210>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1211>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul6_i4', ../CCode_backprop/backprop.c:129) [2352]  (7.79 ns)

 <State 1212>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4', ../CCode_backprop/backprop.c:129) [2353]  (8.23 ns)

 <State 1213>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4', ../CCode_backprop/backprop.c:129) [2353]  (8.23 ns)

 <State 1214>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4', ../CCode_backprop/backprop.c:129) [2353]  (8.23 ns)

 <State 1215>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4', ../CCode_backprop/backprop.c:129) [2353]  (8.23 ns)

 <State 1216>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4', ../CCode_backprop/backprop.c:129) [2353]  (8.23 ns)

 <State 1217>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_1', ../CCode_backprop/backprop.c:129) [2360]  (8.23 ns)

 <State 1218>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_1', ../CCode_backprop/backprop.c:129) [2360]  (8.23 ns)

 <State 1219>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_1', ../CCode_backprop/backprop.c:129) [2360]  (8.23 ns)

 <State 1220>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_1', ../CCode_backprop/backprop.c:129) [2360]  (8.23 ns)

 <State 1221>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_1', ../CCode_backprop/backprop.c:129) [2360]  (8.23 ns)

 <State 1222>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_2', ../CCode_backprop/backprop.c:129) [2367]  (8.23 ns)

 <State 1223>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_2', ../CCode_backprop/backprop.c:129) [2367]  (8.23 ns)

 <State 1224>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_2', ../CCode_backprop/backprop.c:129) [2367]  (8.23 ns)

 <State 1225>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_2', ../CCode_backprop/backprop.c:129) [2367]  (8.23 ns)

 <State 1226>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_2', ../CCode_backprop/backprop.c:129) [2367]  (8.23 ns)

 <State 1227>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_3', ../CCode_backprop/backprop.c:129) [2374]  (8.23 ns)

 <State 1228>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_3', ../CCode_backprop/backprop.c:129) [2374]  (8.23 ns)

 <State 1229>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_3', ../CCode_backprop/backprop.c:129) [2374]  (8.23 ns)

 <State 1230>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_3', ../CCode_backprop/backprop.c:129) [2374]  (8.23 ns)

 <State 1231>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_3', ../CCode_backprop/backprop.c:129) [2374]  (8.23 ns)

 <State 1232>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_4', ../CCode_backprop/backprop.c:129) [2381]  (8.23 ns)

 <State 1233>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_4', ../CCode_backprop/backprop.c:129) [2381]  (8.23 ns)

 <State 1234>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_4', ../CCode_backprop/backprop.c:129) [2381]  (8.23 ns)

 <State 1235>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_4', ../CCode_backprop/backprop.c:129) [2381]  (8.23 ns)

 <State 1236>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_4', ../CCode_backprop/backprop.c:129) [2381]  (8.23 ns)

 <State 1237>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_5', ../CCode_backprop/backprop.c:129) [2388]  (8.23 ns)

 <State 1238>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_5', ../CCode_backprop/backprop.c:129) [2388]  (8.23 ns)

 <State 1239>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_5', ../CCode_backprop/backprop.c:129) [2388]  (8.23 ns)

 <State 1240>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_5', ../CCode_backprop/backprop.c:129) [2388]  (8.23 ns)

 <State 1241>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_5', ../CCode_backprop/backprop.c:129) [2388]  (8.23 ns)

 <State 1242>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_6', ../CCode_backprop/backprop.c:129) [2395]  (8.23 ns)

 <State 1243>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_6', ../CCode_backprop/backprop.c:129) [2395]  (8.23 ns)

 <State 1244>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_6', ../CCode_backprop/backprop.c:129) [2395]  (8.23 ns)

 <State 1245>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_6', ../CCode_backprop/backprop.c:129) [2395]  (8.23 ns)

 <State 1246>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_6', ../CCode_backprop/backprop.c:129) [2395]  (8.23 ns)

 <State 1247>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_7', ../CCode_backprop/backprop.c:129) [2402]  (8.23 ns)

 <State 1248>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_7', ../CCode_backprop/backprop.c:129) [2402]  (8.23 ns)

 <State 1249>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_7', ../CCode_backprop/backprop.c:129) [2402]  (8.23 ns)

 <State 1250>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_7', ../CCode_backprop/backprop.c:129) [2402]  (8.23 ns)

 <State 1251>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_7', ../CCode_backprop/backprop.c:129) [2402]  (8.23 ns)

 <State 1252>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_8', ../CCode_backprop/backprop.c:129) [2409]  (8.23 ns)

 <State 1253>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_8', ../CCode_backprop/backprop.c:129) [2409]  (8.23 ns)

 <State 1254>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_8', ../CCode_backprop/backprop.c:129) [2409]  (8.23 ns)

 <State 1255>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_8', ../CCode_backprop/backprop.c:129) [2409]  (8.23 ns)

 <State 1256>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_8', ../CCode_backprop/backprop.c:129) [2409]  (8.23 ns)

 <State 1257>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_9', ../CCode_backprop/backprop.c:129) [2416]  (8.23 ns)

 <State 1258>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_9', ../CCode_backprop/backprop.c:129) [2416]  (8.23 ns)

 <State 1259>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_9', ../CCode_backprop/backprop.c:129) [2416]  (8.23 ns)

 <State 1260>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_9', ../CCode_backprop/backprop.c:129) [2416]  (8.23 ns)

 <State 1261>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_9', ../CCode_backprop/backprop.c:129) [2416]  (8.23 ns)

 <State 1262>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_s', ../CCode_backprop/backprop.c:129) [2423]  (8.23 ns)

 <State 1263>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_s', ../CCode_backprop/backprop.c:129) [2423]  (8.23 ns)

 <State 1264>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_s', ../CCode_backprop/backprop.c:129) [2423]  (8.23 ns)

 <State 1265>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_s', ../CCode_backprop/backprop.c:129) [2423]  (8.23 ns)

 <State 1266>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_s', ../CCode_backprop/backprop.c:129) [2423]  (8.23 ns)

 <State 1267>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_10', ../CCode_backprop/backprop.c:129) [2430]  (8.23 ns)

 <State 1268>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_10', ../CCode_backprop/backprop.c:129) [2430]  (8.23 ns)

 <State 1269>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_10', ../CCode_backprop/backprop.c:129) [2430]  (8.23 ns)

 <State 1270>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_10', ../CCode_backprop/backprop.c:129) [2430]  (8.23 ns)

 <State 1271>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_10', ../CCode_backprop/backprop.c:129) [2430]  (8.23 ns)

 <State 1272>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_11', ../CCode_backprop/backprop.c:129) [2437]  (8.23 ns)

 <State 1273>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_11', ../CCode_backprop/backprop.c:129) [2437]  (8.23 ns)

 <State 1274>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_11', ../CCode_backprop/backprop.c:129) [2437]  (8.23 ns)

 <State 1275>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_11', ../CCode_backprop/backprop.c:129) [2437]  (8.23 ns)

 <State 1276>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_11', ../CCode_backprop/backprop.c:129) [2437]  (8.23 ns)

 <State 1277>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_12', ../CCode_backprop/backprop.c:129) [2444]  (8.23 ns)

 <State 1278>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_12', ../CCode_backprop/backprop.c:129) [2444]  (8.23 ns)

 <State 1279>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_12', ../CCode_backprop/backprop.c:129) [2444]  (8.23 ns)

 <State 1280>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_12', ../CCode_backprop/backprop.c:129) [2444]  (8.23 ns)

 <State 1281>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_12', ../CCode_backprop/backprop.c:129) [2444]  (8.23 ns)

 <State 1282>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_13', ../CCode_backprop/backprop.c:129) [2451]  (8.23 ns)

 <State 1283>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_13', ../CCode_backprop/backprop.c:129) [2451]  (8.23 ns)

 <State 1284>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_13', ../CCode_backprop/backprop.c:129) [2451]  (8.23 ns)

 <State 1285>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_13', ../CCode_backprop/backprop.c:129) [2451]  (8.23 ns)

 <State 1286>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_13', ../CCode_backprop/backprop.c:129) [2451]  (8.23 ns)

 <State 1287>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_14', ../CCode_backprop/backprop.c:129) [2458]  (8.23 ns)

 <State 1288>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_14', ../CCode_backprop/backprop.c:129) [2458]  (8.23 ns)

 <State 1289>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_14', ../CCode_backprop/backprop.c:129) [2458]  (8.23 ns)

 <State 1290>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_14', ../CCode_backprop/backprop.c:129) [2458]  (8.23 ns)

 <State 1291>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_14', ../CCode_backprop/backprop.c:129) [2458]  (8.23 ns)

 <State 1292>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_15', ../CCode_backprop/backprop.c:129) [2465]  (8.23 ns)

 <State 1293>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_15', ../CCode_backprop/backprop.c:129) [2465]  (8.23 ns)

 <State 1294>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_15', ../CCode_backprop/backprop.c:129) [2465]  (8.23 ns)

 <State 1295>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_15', ../CCode_backprop/backprop.c:129) [2465]  (8.23 ns)

 <State 1296>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_15', ../CCode_backprop/backprop.c:129) [2465]  (8.23 ns)

 <State 1297>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_16', ../CCode_backprop/backprop.c:129) [2472]  (8.23 ns)

 <State 1298>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_16', ../CCode_backprop/backprop.c:129) [2472]  (8.23 ns)

 <State 1299>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_16', ../CCode_backprop/backprop.c:129) [2472]  (8.23 ns)

 <State 1300>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_16', ../CCode_backprop/backprop.c:129) [2472]  (8.23 ns)

 <State 1301>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_16', ../CCode_backprop/backprop.c:129) [2472]  (8.23 ns)

 <State 1302>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_17', ../CCode_backprop/backprop.c:129) [2479]  (8.23 ns)

 <State 1303>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_17', ../CCode_backprop/backprop.c:129) [2479]  (8.23 ns)

 <State 1304>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_17', ../CCode_backprop/backprop.c:129) [2479]  (8.23 ns)

 <State 1305>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_17', ../CCode_backprop/backprop.c:129) [2479]  (8.23 ns)

 <State 1306>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_17', ../CCode_backprop/backprop.c:129) [2479]  (8.23 ns)

 <State 1307>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_18', ../CCode_backprop/backprop.c:129) [2486]  (8.23 ns)

 <State 1308>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_18', ../CCode_backprop/backprop.c:129) [2486]  (8.23 ns)

 <State 1309>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_18', ../CCode_backprop/backprop.c:129) [2486]  (8.23 ns)

 <State 1310>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_18', ../CCode_backprop/backprop.c:129) [2486]  (8.23 ns)

 <State 1311>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_18', ../CCode_backprop/backprop.c:129) [2486]  (8.23 ns)

 <State 1312>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_19', ../CCode_backprop/backprop.c:129) [2493]  (8.23 ns)

 <State 1313>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_19', ../CCode_backprop/backprop.c:129) [2493]  (8.23 ns)

 <State 1314>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_19', ../CCode_backprop/backprop.c:129) [2493]  (8.23 ns)

 <State 1315>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_19', ../CCode_backprop/backprop.c:129) [2493]  (8.23 ns)

 <State 1316>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_19', ../CCode_backprop/backprop.c:129) [2493]  (8.23 ns)

 <State 1317>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_20', ../CCode_backprop/backprop.c:129) [2500]  (8.23 ns)

 <State 1318>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_20', ../CCode_backprop/backprop.c:129) [2500]  (8.23 ns)

 <State 1319>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_20', ../CCode_backprop/backprop.c:129) [2500]  (8.23 ns)

 <State 1320>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_20', ../CCode_backprop/backprop.c:129) [2500]  (8.23 ns)

 <State 1321>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_20', ../CCode_backprop/backprop.c:129) [2500]  (8.23 ns)

 <State 1322>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_21', ../CCode_backprop/backprop.c:129) [2507]  (8.23 ns)

 <State 1323>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_21', ../CCode_backprop/backprop.c:129) [2507]  (8.23 ns)

 <State 1324>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_21', ../CCode_backprop/backprop.c:129) [2507]  (8.23 ns)

 <State 1325>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_21', ../CCode_backprop/backprop.c:129) [2507]  (8.23 ns)

 <State 1326>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_21', ../CCode_backprop/backprop.c:129) [2507]  (8.23 ns)

 <State 1327>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_22', ../CCode_backprop/backprop.c:129) [2514]  (8.23 ns)

 <State 1328>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_22', ../CCode_backprop/backprop.c:129) [2514]  (8.23 ns)

 <State 1329>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_22', ../CCode_backprop/backprop.c:129) [2514]  (8.23 ns)

 <State 1330>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_22', ../CCode_backprop/backprop.c:129) [2514]  (8.23 ns)

 <State 1331>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_22', ../CCode_backprop/backprop.c:129) [2514]  (8.23 ns)

 <State 1332>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_23', ../CCode_backprop/backprop.c:129) [2521]  (8.23 ns)

 <State 1333>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_23', ../CCode_backprop/backprop.c:129) [2521]  (8.23 ns)

 <State 1334>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_23', ../CCode_backprop/backprop.c:129) [2521]  (8.23 ns)

 <State 1335>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_23', ../CCode_backprop/backprop.c:129) [2521]  (8.23 ns)

 <State 1336>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_23', ../CCode_backprop/backprop.c:129) [2521]  (8.23 ns)

 <State 1337>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_24', ../CCode_backprop/backprop.c:129) [2528]  (8.23 ns)

 <State 1338>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_24', ../CCode_backprop/backprop.c:129) [2528]  (8.23 ns)

 <State 1339>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_24', ../CCode_backprop/backprop.c:129) [2528]  (8.23 ns)

 <State 1340>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_24', ../CCode_backprop/backprop.c:129) [2528]  (8.23 ns)

 <State 1341>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_24', ../CCode_backprop/backprop.c:129) [2528]  (8.23 ns)

 <State 1342>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_25', ../CCode_backprop/backprop.c:129) [2535]  (8.23 ns)

 <State 1343>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_25', ../CCode_backprop/backprop.c:129) [2535]  (8.23 ns)

 <State 1344>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_25', ../CCode_backprop/backprop.c:129) [2535]  (8.23 ns)

 <State 1345>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_25', ../CCode_backprop/backprop.c:129) [2535]  (8.23 ns)

 <State 1346>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_25', ../CCode_backprop/backprop.c:129) [2535]  (8.23 ns)

 <State 1347>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_26', ../CCode_backprop/backprop.c:129) [2542]  (8.23 ns)

 <State 1348>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_26', ../CCode_backprop/backprop.c:129) [2542]  (8.23 ns)

 <State 1349>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_26', ../CCode_backprop/backprop.c:129) [2542]  (8.23 ns)

 <State 1350>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_26', ../CCode_backprop/backprop.c:129) [2542]  (8.23 ns)

 <State 1351>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_26', ../CCode_backprop/backprop.c:129) [2542]  (8.23 ns)

 <State 1352>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_27', ../CCode_backprop/backprop.c:129) [2549]  (8.23 ns)

 <State 1353>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_27', ../CCode_backprop/backprop.c:129) [2549]  (8.23 ns)

 <State 1354>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_27', ../CCode_backprop/backprop.c:129) [2549]  (8.23 ns)

 <State 1355>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_27', ../CCode_backprop/backprop.c:129) [2549]  (8.23 ns)

 <State 1356>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_27', ../CCode_backprop/backprop.c:129) [2549]  (8.23 ns)

 <State 1357>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_28', ../CCode_backprop/backprop.c:129) [2556]  (8.23 ns)

 <State 1358>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_28', ../CCode_backprop/backprop.c:129) [2556]  (8.23 ns)

 <State 1359>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_28', ../CCode_backprop/backprop.c:129) [2556]  (8.23 ns)

 <State 1360>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_28', ../CCode_backprop/backprop.c:129) [2556]  (8.23 ns)

 <State 1361>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_28', ../CCode_backprop/backprop.c:129) [2556]  (8.23 ns)

 <State 1362>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_29', ../CCode_backprop/backprop.c:129) [2563]  (8.23 ns)

 <State 1363>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_29', ../CCode_backprop/backprop.c:129) [2563]  (8.23 ns)

 <State 1364>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_29', ../CCode_backprop/backprop.c:129) [2563]  (8.23 ns)

 <State 1365>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_29', ../CCode_backprop/backprop.c:129) [2563]  (8.23 ns)

 <State 1366>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_29', ../CCode_backprop/backprop.c:129) [2563]  (8.23 ns)

 <State 1367>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_30', ../CCode_backprop/backprop.c:129) [2570]  (8.23 ns)

 <State 1368>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_30', ../CCode_backprop/backprop.c:129) [2570]  (8.23 ns)

 <State 1369>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_30', ../CCode_backprop/backprop.c:129) [2570]  (8.23 ns)

 <State 1370>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_30', ../CCode_backprop/backprop.c:129) [2570]  (8.23 ns)

 <State 1371>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_30', ../CCode_backprop/backprop.c:129) [2570]  (8.23 ns)

 <State 1372>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_31', ../CCode_backprop/backprop.c:129) [2577]  (8.23 ns)

 <State 1373>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_31', ../CCode_backprop/backprop.c:129) [2577]  (8.23 ns)

 <State 1374>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_31', ../CCode_backprop/backprop.c:129) [2577]  (8.23 ns)

 <State 1375>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_31', ../CCode_backprop/backprop.c:129) [2577]  (8.23 ns)

 <State 1376>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_31', ../CCode_backprop/backprop.c:129) [2577]  (8.23 ns)

 <State 1377>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_32', ../CCode_backprop/backprop.c:129) [2584]  (8.23 ns)

 <State 1378>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_32', ../CCode_backprop/backprop.c:129) [2584]  (8.23 ns)

 <State 1379>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_32', ../CCode_backprop/backprop.c:129) [2584]  (8.23 ns)

 <State 1380>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_32', ../CCode_backprop/backprop.c:129) [2584]  (8.23 ns)

 <State 1381>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_32', ../CCode_backprop/backprop.c:129) [2584]  (8.23 ns)

 <State 1382>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_33', ../CCode_backprop/backprop.c:129) [2591]  (8.23 ns)

 <State 1383>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_33', ../CCode_backprop/backprop.c:129) [2591]  (8.23 ns)

 <State 1384>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_33', ../CCode_backprop/backprop.c:129) [2591]  (8.23 ns)

 <State 1385>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_33', ../CCode_backprop/backprop.c:129) [2591]  (8.23 ns)

 <State 1386>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_33', ../CCode_backprop/backprop.c:129) [2591]  (8.23 ns)

 <State 1387>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_34', ../CCode_backprop/backprop.c:129) [2598]  (8.23 ns)

 <State 1388>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_34', ../CCode_backprop/backprop.c:129) [2598]  (8.23 ns)

 <State 1389>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_34', ../CCode_backprop/backprop.c:129) [2598]  (8.23 ns)

 <State 1390>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_34', ../CCode_backprop/backprop.c:129) [2598]  (8.23 ns)

 <State 1391>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_34', ../CCode_backprop/backprop.c:129) [2598]  (8.23 ns)

 <State 1392>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_35', ../CCode_backprop/backprop.c:129) [2605]  (8.23 ns)

 <State 1393>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_35', ../CCode_backprop/backprop.c:129) [2605]  (8.23 ns)

 <State 1394>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_35', ../CCode_backprop/backprop.c:129) [2605]  (8.23 ns)

 <State 1395>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_35', ../CCode_backprop/backprop.c:129) [2605]  (8.23 ns)

 <State 1396>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_35', ../CCode_backprop/backprop.c:129) [2605]  (8.23 ns)

 <State 1397>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_36', ../CCode_backprop/backprop.c:129) [2612]  (8.23 ns)

 <State 1398>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_36', ../CCode_backprop/backprop.c:129) [2612]  (8.23 ns)

 <State 1399>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_36', ../CCode_backprop/backprop.c:129) [2612]  (8.23 ns)

 <State 1400>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_36', ../CCode_backprop/backprop.c:129) [2612]  (8.23 ns)

 <State 1401>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_36', ../CCode_backprop/backprop.c:129) [2612]  (8.23 ns)

 <State 1402>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_37', ../CCode_backprop/backprop.c:129) [2619]  (8.23 ns)

 <State 1403>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_37', ../CCode_backprop/backprop.c:129) [2619]  (8.23 ns)

 <State 1404>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_37', ../CCode_backprop/backprop.c:129) [2619]  (8.23 ns)

 <State 1405>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_37', ../CCode_backprop/backprop.c:129) [2619]  (8.23 ns)

 <State 1406>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_37', ../CCode_backprop/backprop.c:129) [2619]  (8.23 ns)

 <State 1407>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_38', ../CCode_backprop/backprop.c:129) [2626]  (8.23 ns)

 <State 1408>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_38', ../CCode_backprop/backprop.c:129) [2626]  (8.23 ns)

 <State 1409>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_38', ../CCode_backprop/backprop.c:129) [2626]  (8.23 ns)

 <State 1410>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_38', ../CCode_backprop/backprop.c:129) [2626]  (8.23 ns)

 <State 1411>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_38', ../CCode_backprop/backprop.c:129) [2626]  (8.23 ns)

 <State 1412>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_39', ../CCode_backprop/backprop.c:129) [2633]  (8.23 ns)

 <State 1413>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_39', ../CCode_backprop/backprop.c:129) [2633]  (8.23 ns)

 <State 1414>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_39', ../CCode_backprop/backprop.c:129) [2633]  (8.23 ns)

 <State 1415>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_39', ../CCode_backprop/backprop.c:129) [2633]  (8.23 ns)

 <State 1416>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_39', ../CCode_backprop/backprop.c:129) [2633]  (8.23 ns)

 <State 1417>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_40', ../CCode_backprop/backprop.c:129) [2640]  (8.23 ns)

 <State 1418>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_40', ../CCode_backprop/backprop.c:129) [2640]  (8.23 ns)

 <State 1419>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_40', ../CCode_backprop/backprop.c:129) [2640]  (8.23 ns)

 <State 1420>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_40', ../CCode_backprop/backprop.c:129) [2640]  (8.23 ns)

 <State 1421>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_40', ../CCode_backprop/backprop.c:129) [2640]  (8.23 ns)

 <State 1422>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_41', ../CCode_backprop/backprop.c:129) [2647]  (8.23 ns)

 <State 1423>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_41', ../CCode_backprop/backprop.c:129) [2647]  (8.23 ns)

 <State 1424>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_41', ../CCode_backprop/backprop.c:129) [2647]  (8.23 ns)

 <State 1425>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_41', ../CCode_backprop/backprop.c:129) [2647]  (8.23 ns)

 <State 1426>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_41', ../CCode_backprop/backprop.c:129) [2647]  (8.23 ns)

 <State 1427>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_42', ../CCode_backprop/backprop.c:129) [2654]  (8.23 ns)

 <State 1428>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_42', ../CCode_backprop/backprop.c:129) [2654]  (8.23 ns)

 <State 1429>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_42', ../CCode_backprop/backprop.c:129) [2654]  (8.23 ns)

 <State 1430>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_42', ../CCode_backprop/backprop.c:129) [2654]  (8.23 ns)

 <State 1431>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_42', ../CCode_backprop/backprop.c:129) [2654]  (8.23 ns)

 <State 1432>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_43', ../CCode_backprop/backprop.c:129) [2661]  (8.23 ns)

 <State 1433>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_43', ../CCode_backprop/backprop.c:129) [2661]  (8.23 ns)

 <State 1434>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_43', ../CCode_backprop/backprop.c:129) [2661]  (8.23 ns)

 <State 1435>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_43', ../CCode_backprop/backprop.c:129) [2661]  (8.23 ns)

 <State 1436>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_43', ../CCode_backprop/backprop.c:129) [2661]  (8.23 ns)

 <State 1437>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_44', ../CCode_backprop/backprop.c:129) [2668]  (8.23 ns)

 <State 1438>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_44', ../CCode_backprop/backprop.c:129) [2668]  (8.23 ns)

 <State 1439>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_44', ../CCode_backprop/backprop.c:129) [2668]  (8.23 ns)

 <State 1440>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_44', ../CCode_backprop/backprop.c:129) [2668]  (8.23 ns)

 <State 1441>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_44', ../CCode_backprop/backprop.c:129) [2668]  (8.23 ns)

 <State 1442>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_45', ../CCode_backprop/backprop.c:129) [2675]  (8.23 ns)

 <State 1443>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_45', ../CCode_backprop/backprop.c:129) [2675]  (8.23 ns)

 <State 1444>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_45', ../CCode_backprop/backprop.c:129) [2675]  (8.23 ns)

 <State 1445>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_45', ../CCode_backprop/backprop.c:129) [2675]  (8.23 ns)

 <State 1446>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_45', ../CCode_backprop/backprop.c:129) [2675]  (8.23 ns)

 <State 1447>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_46', ../CCode_backprop/backprop.c:129) [2682]  (8.23 ns)

 <State 1448>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_46', ../CCode_backprop/backprop.c:129) [2682]  (8.23 ns)

 <State 1449>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_46', ../CCode_backprop/backprop.c:129) [2682]  (8.23 ns)

 <State 1450>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_46', ../CCode_backprop/backprop.c:129) [2682]  (8.23 ns)

 <State 1451>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_46', ../CCode_backprop/backprop.c:129) [2682]  (8.23 ns)

 <State 1452>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_47', ../CCode_backprop/backprop.c:129) [2689]  (8.23 ns)

 <State 1453>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_47', ../CCode_backprop/backprop.c:129) [2689]  (8.23 ns)

 <State 1454>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_47', ../CCode_backprop/backprop.c:129) [2689]  (8.23 ns)

 <State 1455>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_47', ../CCode_backprop/backprop.c:129) [2689]  (8.23 ns)

 <State 1456>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_47', ../CCode_backprop/backprop.c:129) [2689]  (8.23 ns)

 <State 1457>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_48', ../CCode_backprop/backprop.c:129) [2696]  (8.23 ns)

 <State 1458>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_48', ../CCode_backprop/backprop.c:129) [2696]  (8.23 ns)

 <State 1459>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_48', ../CCode_backprop/backprop.c:129) [2696]  (8.23 ns)

 <State 1460>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_48', ../CCode_backprop/backprop.c:129) [2696]  (8.23 ns)

 <State 1461>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_48', ../CCode_backprop/backprop.c:129) [2696]  (8.23 ns)

 <State 1462>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_49', ../CCode_backprop/backprop.c:129) [2703]  (8.23 ns)

 <State 1463>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_49', ../CCode_backprop/backprop.c:129) [2703]  (8.23 ns)

 <State 1464>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_49', ../CCode_backprop/backprop.c:129) [2703]  (8.23 ns)

 <State 1465>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_49', ../CCode_backprop/backprop.c:129) [2703]  (8.23 ns)

 <State 1466>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_49', ../CCode_backprop/backprop.c:129) [2703]  (8.23 ns)

 <State 1467>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_50', ../CCode_backprop/backprop.c:129) [2710]  (8.23 ns)

 <State 1468>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_50', ../CCode_backprop/backprop.c:129) [2710]  (8.23 ns)

 <State 1469>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_50', ../CCode_backprop/backprop.c:129) [2710]  (8.23 ns)

 <State 1470>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_50', ../CCode_backprop/backprop.c:129) [2710]  (8.23 ns)

 <State 1471>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_50', ../CCode_backprop/backprop.c:129) [2710]  (8.23 ns)

 <State 1472>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_51', ../CCode_backprop/backprop.c:129) [2717]  (8.23 ns)

 <State 1473>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_51', ../CCode_backprop/backprop.c:129) [2717]  (8.23 ns)

 <State 1474>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_51', ../CCode_backprop/backprop.c:129) [2717]  (8.23 ns)

 <State 1475>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_51', ../CCode_backprop/backprop.c:129) [2717]  (8.23 ns)

 <State 1476>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_51', ../CCode_backprop/backprop.c:129) [2717]  (8.23 ns)

 <State 1477>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_52', ../CCode_backprop/backprop.c:129) [2724]  (8.23 ns)

 <State 1478>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_52', ../CCode_backprop/backprop.c:129) [2724]  (8.23 ns)

 <State 1479>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_52', ../CCode_backprop/backprop.c:129) [2724]  (8.23 ns)

 <State 1480>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_52', ../CCode_backprop/backprop.c:129) [2724]  (8.23 ns)

 <State 1481>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_52', ../CCode_backprop/backprop.c:129) [2724]  (8.23 ns)

 <State 1482>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_53', ../CCode_backprop/backprop.c:129) [2731]  (8.23 ns)

 <State 1483>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_53', ../CCode_backprop/backprop.c:129) [2731]  (8.23 ns)

 <State 1484>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_53', ../CCode_backprop/backprop.c:129) [2731]  (8.23 ns)

 <State 1485>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_53', ../CCode_backprop/backprop.c:129) [2731]  (8.23 ns)

 <State 1486>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_53', ../CCode_backprop/backprop.c:129) [2731]  (8.23 ns)

 <State 1487>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_54', ../CCode_backprop/backprop.c:129) [2738]  (8.23 ns)

 <State 1488>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_54', ../CCode_backprop/backprop.c:129) [2738]  (8.23 ns)

 <State 1489>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_54', ../CCode_backprop/backprop.c:129) [2738]  (8.23 ns)

 <State 1490>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_54', ../CCode_backprop/backprop.c:129) [2738]  (8.23 ns)

 <State 1491>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_54', ../CCode_backprop/backprop.c:129) [2738]  (8.23 ns)

 <State 1492>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_55', ../CCode_backprop/backprop.c:129) [2745]  (8.23 ns)

 <State 1493>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_55', ../CCode_backprop/backprop.c:129) [2745]  (8.23 ns)

 <State 1494>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_55', ../CCode_backprop/backprop.c:129) [2745]  (8.23 ns)

 <State 1495>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_55', ../CCode_backprop/backprop.c:129) [2745]  (8.23 ns)

 <State 1496>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_55', ../CCode_backprop/backprop.c:129) [2745]  (8.23 ns)

 <State 1497>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_56', ../CCode_backprop/backprop.c:129) [2752]  (8.23 ns)

 <State 1498>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_56', ../CCode_backprop/backprop.c:129) [2752]  (8.23 ns)

 <State 1499>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_56', ../CCode_backprop/backprop.c:129) [2752]  (8.23 ns)

 <State 1500>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_56', ../CCode_backprop/backprop.c:129) [2752]  (8.23 ns)

 <State 1501>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_56', ../CCode_backprop/backprop.c:129) [2752]  (8.23 ns)

 <State 1502>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_57', ../CCode_backprop/backprop.c:129) [2759]  (8.23 ns)

 <State 1503>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_57', ../CCode_backprop/backprop.c:129) [2759]  (8.23 ns)

 <State 1504>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_57', ../CCode_backprop/backprop.c:129) [2759]  (8.23 ns)

 <State 1505>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_57', ../CCode_backprop/backprop.c:129) [2759]  (8.23 ns)

 <State 1506>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_57', ../CCode_backprop/backprop.c:129) [2759]  (8.23 ns)

 <State 1507>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_58', ../CCode_backprop/backprop.c:129) [2766]  (8.23 ns)

 <State 1508>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_58', ../CCode_backprop/backprop.c:129) [2766]  (8.23 ns)

 <State 1509>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_58', ../CCode_backprop/backprop.c:129) [2766]  (8.23 ns)

 <State 1510>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_58', ../CCode_backprop/backprop.c:129) [2766]  (8.23 ns)

 <State 1511>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_58', ../CCode_backprop/backprop.c:129) [2766]  (8.23 ns)

 <State 1512>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_59', ../CCode_backprop/backprop.c:129) [2773]  (8.23 ns)

 <State 1513>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_59', ../CCode_backprop/backprop.c:129) [2773]  (8.23 ns)

 <State 1514>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_59', ../CCode_backprop/backprop.c:129) [2773]  (8.23 ns)

 <State 1515>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_59', ../CCode_backprop/backprop.c:129) [2773]  (8.23 ns)

 <State 1516>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_59', ../CCode_backprop/backprop.c:129) [2773]  (8.23 ns)

 <State 1517>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_60', ../CCode_backprop/backprop.c:129) [2780]  (8.23 ns)

 <State 1518>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_60', ../CCode_backprop/backprop.c:129) [2780]  (8.23 ns)

 <State 1519>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_60', ../CCode_backprop/backprop.c:129) [2780]  (8.23 ns)

 <State 1520>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_60', ../CCode_backprop/backprop.c:129) [2780]  (8.23 ns)

 <State 1521>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_60', ../CCode_backprop/backprop.c:129) [2780]  (8.23 ns)

 <State 1522>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_61', ../CCode_backprop/backprop.c:129) [2787]  (8.23 ns)

 <State 1523>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_61', ../CCode_backprop/backprop.c:129) [2787]  (8.23 ns)

 <State 1524>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_61', ../CCode_backprop/backprop.c:129) [2787]  (8.23 ns)

 <State 1525>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_61', ../CCode_backprop/backprop.c:129) [2787]  (8.23 ns)

 <State 1526>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_61', ../CCode_backprop/backprop.c:129) [2787]  (8.23 ns)

 <State 1527>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_62', ../CCode_backprop/backprop.c:129) [2794]  (8.23 ns)

 <State 1528>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_62', ../CCode_backprop/backprop.c:129) [2794]  (8.23 ns)

 <State 1529>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_62', ../CCode_backprop/backprop.c:129) [2794]  (8.23 ns)

 <State 1530>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_62', ../CCode_backprop/backprop.c:129) [2794]  (8.23 ns)

 <State 1531>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('add9_i4_62', ../CCode_backprop/backprop.c:129) [2794]  (8.23 ns)

 <State 1532>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1533>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1534>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1535>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1536>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1537>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul14_i1', ../CCode_backprop/backprop.c:131) [2797]  (7.79 ns)

 <State 1538>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('oracle_activations1_addr', ../CCode_backprop/backprop.c:127) [2345]  (0 ns)
	'store' operation ('store_ln131', ../CCode_backprop/backprop.c:131) of variable 'mul14_i1', ../CCode_backprop/backprop.c:131 on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2798]  (3.25 ns)

 <State 1539>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2801]  (3.25 ns)

 <State 1540>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2801]  (3.25 ns)

 <State 1541>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_2', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2803]  (3.25 ns)

 <State 1542>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_4', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2805]  (3.25 ns)

 <State 1543>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_6', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2807]  (3.25 ns)

 <State 1544>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_8', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2809]  (3.25 ns)

 <State 1545>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_10', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2811]  (3.25 ns)

 <State 1546>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_12', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2813]  (3.25 ns)

 <State 1547>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_14', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2815]  (3.25 ns)

 <State 1548>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_16', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2817]  (3.25 ns)

 <State 1549>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_18', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2819]  (3.25 ns)

 <State 1550>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_20', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2821]  (3.25 ns)

 <State 1551>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_22', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2823]  (3.25 ns)

 <State 1552>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_24', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2825]  (3.25 ns)

 <State 1553>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_26', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2827]  (3.25 ns)

 <State 1554>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_28', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2829]  (3.25 ns)

 <State 1555>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_30', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2831]  (3.25 ns)

 <State 1556>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_32', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2833]  (3.25 ns)

 <State 1557>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_34', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2835]  (3.25 ns)

 <State 1558>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_36', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2837]  (3.25 ns)

 <State 1559>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_38', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2839]  (3.25 ns)

 <State 1560>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_40', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2841]  (3.25 ns)

 <State 1561>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_42', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2843]  (3.25 ns)

 <State 1562>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_44', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2845]  (3.25 ns)

 <State 1563>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_46', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2847]  (3.25 ns)

 <State 1564>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_48', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2849]  (3.25 ns)

 <State 1565>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_50', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2851]  (3.25 ns)

 <State 1566>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_52', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2853]  (3.25 ns)

 <State 1567>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_54', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2855]  (3.25 ns)

 <State 1568>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_56', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2857]  (3.25 ns)

 <State 1569>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_58', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2859]  (3.25 ns)

 <State 1570>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_60', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2861]  (3.25 ns)

 <State 1571>: 3.25ns
The critical path consists of the following:
	'load' operation ('oracle_activations1_load_62', ../CCode_backprop/backprop.c:141) on array 'oracle_activations1', ../CCode_backprop/backprop.c:272 [2863]  (3.25 ns)

 <State 1572>: 4.8ns
The critical path consists of the following:
	'phi' operation ('i', ../CCode_backprop/backprop.c:139) with incoming values : ('add_ln139', ../CCode_backprop/backprop.c:139) [2867]  (0 ns)
	'add' operation ('arrayidx8_sum211', ../CCode_backprop/backprop.c:139) [2876]  (1.55 ns)
	'getelementptr' operation ('training_data_addr_1', ../CCode_backprop/backprop.c:139) [2880]  (0 ns)
	'load' operation ('training_data_load_1', ../CCode_backprop/backprop.c:139) on array 'training_data' [2881]  (3.25 ns)

 <State 1573>: 3.25ns
The critical path consists of the following:
	'load' operation ('training_data_load_1', ../CCode_backprop/backprop.c:139) on array 'training_data' [2881]  (3.25 ns)

 <State 1574>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1575>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1576>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1577>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1578>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1579>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6', ../CCode_backprop/backprop.c:141) [2883]  (7.79 ns)

 <State 1580>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_2', ../CCode_backprop/backprop.c:141) [2891]  (7.79 ns)

 <State 1581>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_4', ../CCode_backprop/backprop.c:141) [2901]  (7.79 ns)

 <State 1582>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_6', ../CCode_backprop/backprop.c:141) [2911]  (7.79 ns)

 <State 1583>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_8', ../CCode_backprop/backprop.c:141) [2921]  (7.79 ns)

 <State 1584>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_s', ../CCode_backprop/backprop.c:141) [2931]  (7.79 ns)

 <State 1585>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_11', ../CCode_backprop/backprop.c:141) [2941]  (7.79 ns)

 <State 1586>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_13', ../CCode_backprop/backprop.c:141) [2951]  (7.79 ns)

 <State 1587>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_15', ../CCode_backprop/backprop.c:141) [2961]  (7.79 ns)

 <State 1588>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_17', ../CCode_backprop/backprop.c:141) [2971]  (7.79 ns)

 <State 1589>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_19', ../CCode_backprop/backprop.c:141) [2981]  (7.79 ns)

 <State 1590>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_21', ../CCode_backprop/backprop.c:141) [2991]  (7.79 ns)

 <State 1591>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_23', ../CCode_backprop/backprop.c:141) [3001]  (7.79 ns)

 <State 1592>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_25', ../CCode_backprop/backprop.c:141) [3011]  (7.79 ns)

 <State 1593>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_27', ../CCode_backprop/backprop.c:141) [3021]  (7.79 ns)

 <State 1594>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_29', ../CCode_backprop/backprop.c:141) [3031]  (7.79 ns)

 <State 1595>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_31', ../CCode_backprop/backprop.c:141) [3041]  (7.79 ns)

 <State 1596>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_33', ../CCode_backprop/backprop.c:141) [3051]  (7.79 ns)

 <State 1597>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_35', ../CCode_backprop/backprop.c:141) [3061]  (7.79 ns)

 <State 1598>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_37', ../CCode_backprop/backprop.c:141) [3071]  (7.79 ns)

 <State 1599>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_39', ../CCode_backprop/backprop.c:141) [3081]  (7.79 ns)

 <State 1600>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_41', ../CCode_backprop/backprop.c:141) [3091]  (7.79 ns)

 <State 1601>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_43', ../CCode_backprop/backprop.c:141) [3101]  (7.79 ns)

 <State 1602>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_45', ../CCode_backprop/backprop.c:141) [3111]  (7.79 ns)

 <State 1603>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_47', ../CCode_backprop/backprop.c:141) [3121]  (7.79 ns)

 <State 1604>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_49', ../CCode_backprop/backprop.c:141) [3131]  (7.79 ns)

 <State 1605>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_51', ../CCode_backprop/backprop.c:141) [3141]  (7.79 ns)

 <State 1606>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_53', ../CCode_backprop/backprop.c:141) [3151]  (7.79 ns)

 <State 1607>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_55', ../CCode_backprop/backprop.c:141) [3161]  (7.79 ns)

 <State 1608>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_57', ../CCode_backprop/backprop.c:141) [3171]  (7.79 ns)

 <State 1609>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_59', ../CCode_backprop/backprop.c:141) [3181]  (7.79 ns)

 <State 1610>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('mul_i6_61', ../CCode_backprop/backprop.c:141) [3191]  (7.79 ns)

 <State 1611>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln141_61', ../CCode_backprop/backprop.c:141) [3192]  (0 ns)
	'getelementptr' operation ('delta_weights1_addr_62', ../CCode_backprop/backprop.c:141) [3194]  (0 ns)
	'store' operation ('store_ln141', ../CCode_backprop/backprop.c:141) of variable 'mul_i6_61', ../CCode_backprop/backprop.c:141 on array 'delta_weights1', ../CCode_backprop/backprop.c:269 [3195]  (3.25 ns)

 <State 1612>: 0ns
The critical path consists of the following:

 <State 1613>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459
	State 460
	State 461
	State 462
	State 463
	State 464
	State 465
	State 466
	State 467
	State 468
	State 469
	State 470
	State 471
	State 472
	State 473
	State 474
	State 475
	State 476
	State 477
	State 478
	State 479
	State 480
	State 481
	State 482
	State 483
	State 484
	State 485
	State 486
	State 487
	State 488
	State 489
	State 490
	State 491
	State 492
	State 493
	State 494
	State 495
	State 496
	State 497
	State 498
	State 499
	State 500
	State 501
	State 502
	State 503
	State 504
	State 505
	State 506
	State 507
	State 508
	State 509
	State 510
	State 511
	State 512
	State 513
	State 514
	State 515
	State 516
	State 517
	State 518
	State 519
	State 520
	State 521
	State 522
	State 523
	State 524
	State 525
	State 526
	State 527
	State 528
	State 529
	State 530
	State 531
	State 532
	State 533
	State 534
	State 535
	State 536
	State 537
	State 538
	State 539
	State 540
	State 541
	State 542
	State 543
	State 544
	State 545
	State 546
	State 547
	State 548
	State 549
	State 550
	State 551
	State 552
	State 553
	State 554
	State 555
	State 556
	State 557
	State 558
	State 559
	State 560
	State 561
	State 562
	State 563
	State 564
	State 565
	State 566
	State 567
	State 568
	State 569
	State 570
	State 571
	State 572
	State 573
	State 574
	State 575
	State 576
	State 577
	State 578
	State 579
	State 580
	State 581
	State 582
	State 583
	State 584
	State 585
	State 586
	State 587
	State 588
	State 589
	State 590
	State 591
	State 592
	State 593
	State 594
	State 595
	State 596
	State 597
	State 598
	State 599
	State 600
	State 601
	State 602
	State 603
	State 604
	State 605
	State 606
	State 607
	State 608
	State 609
	State 610
	State 611
	State 612
	State 613
	State 614
	State 615
	State 616
	State 617
	State 618
	State 619
	State 620
	State 621
	State 622
	State 623
	State 624
	State 625
	State 626
	State 627
	State 628
	State 629
	State 630
	State 631
	State 632
	State 633
	State 634
	State 635
	State 636
	State 637
	State 638
	State 639
	State 640
	State 641
	State 642
	State 643
	State 644
	State 645
	State 646
	State 647
	State 648
	State 649
	State 650
	State 651
	State 652
	State 653
	State 654
	State 655
	State 656
	State 657
	State 658
	State 659
	State 660
	State 661
	State 662
	State 663
	State 664
	State 665
	State 666
	State 667
	State 668
	State 669
	State 670
	State 671
	State 672
	State 673
	State 674
	State 675
	State 676
	State 677
	State 678
	State 679
	State 680
	State 681
	State 682
	State 683
	State 684
	State 685
	State 686
	State 687
	State 688
	State 689
	State 690
	State 691
	State 692
	State 693
	State 694
	State 695
	State 696
	State 697
	State 698
	State 699
	State 700
	State 701
	State 702
	State 703
	State 704
	State 705
	State 706
	State 707
	State 708
	State 709
	State 710
	State 711
	State 712
	State 713
	State 714
	State 715
	State 716
	State 717
	State 718
	State 719
	State 720
	State 721
	State 722
	State 723
	State 724
	State 725
	State 726
	State 727
	State 728
	State 729
	State 730
	State 731
	State 732
	State 733
	State 734
	State 735
	State 736
	State 737
	State 738
	State 739
	State 740
	State 741
	State 742
	State 743
	State 744
	State 745
	State 746
	State 747
	State 748
	State 749
	State 750
	State 751
	State 752
	State 753
	State 754
	State 755
	State 756
	State 757
	State 758
	State 759
	State 760
	State 761
	State 762
	State 763
	State 764
	State 765
	State 766
	State 767
	State 768
	State 769
	State 770
	State 771
	State 772
	State 773
	State 774
	State 775
	State 776
	State 777
	State 778
	State 779
	State 780
	State 781
	State 782
	State 783
	State 784
	State 785
	State 786
	State 787
	State 788
	State 789
	State 790
	State 791
	State 792
	State 793
	State 794
	State 795
	State 796
	State 797
	State 798
	State 799
	State 800
	State 801
	State 802
	State 803
	State 804
	State 805
	State 806
	State 807
	State 808
	State 809
	State 810
	State 811
	State 812
	State 813
	State 814
	State 815
	State 816
	State 817
	State 818
	State 819
	State 820
	State 821
	State 822
	State 823
	State 824
	State 825
	State 826
	State 827
	State 828
	State 829
	State 830
	State 831
	State 832
	State 833
	State 834
	State 835
	State 836
	State 837
	State 838
	State 839
	State 840
	State 841
	State 842
	State 843
	State 844
	State 845
	State 846
	State 847
	State 848
	State 849
	State 850
	State 851
	State 852
	State 853
	State 854
	State 855
	State 856
	State 857
	State 858
	State 859
	State 860
	State 861
	State 862
	State 863
	State 864
	State 865
	State 866
	State 867
	State 868
	State 869
	State 870
	State 871
	State 872
	State 873
	State 874
	State 875
	State 876
	State 877
	State 878
	State 879
	State 880
	State 881
	State 882
	State 883
	State 884
	State 885
	State 886
	State 887
	State 888
	State 889
	State 890
	State 891
	State 892
	State 893
	State 894
	State 895
	State 896
	State 897
	State 898
	State 899
	State 900
	State 901
	State 902
	State 903
	State 904
	State 905
	State 906
	State 907
	State 908
	State 909
	State 910
	State 911
	State 912
	State 913
	State 914
	State 915
	State 916
	State 917
	State 918
	State 919
	State 920
	State 921
	State 922
	State 923
	State 924
	State 925
	State 926
	State 927
	State 928
	State 929
	State 930
	State 931
	State 932
	State 933
	State 934
	State 935
	State 936
	State 937
	State 938
	State 939
	State 940
	State 941
	State 942
	State 943
	State 944
	State 945
	State 946
	State 947
	State 948
	State 949
	State 950
	State 951
	State 952
	State 953
	State 954
	State 955
	State 956
	State 957
	State 958
	State 959
	State 960
	State 961
	State 962
	State 963
	State 964
	State 965
	State 966
	State 967
	State 968
	State 969
	State 970
	State 971
	State 972
	State 973
	State 974
	State 975
	State 976
	State 977
	State 978
	State 979
	State 980
	State 981
	State 982
	State 983
	State 984
	State 985
	State 986
	State 987
	State 988
	State 989
	State 990
	State 991
	State 992
	State 993
	State 994
	State 995
	State 996
	State 997
	State 998
	State 999
	State 1000
	State 1001
	State 1002
	State 1003
	State 1004
	State 1005
	State 1006
	State 1007
	State 1008
	State 1009
	State 1010
	State 1011
	State 1012
	State 1013
	State 1014
	State 1015
	State 1016
	State 1017
	State 1018
	State 1019
	State 1020
	State 1021
	State 1022
	State 1023
	State 1024
	State 1025
	State 1026
	State 1027
	State 1028
	State 1029
	State 1030
	State 1031
	State 1032
	State 1033
	State 1034
	State 1035
	State 1036
	State 1037
	State 1038
	State 1039
	State 1040
	State 1041
	State 1042
	State 1043
	State 1044
	State 1045
	State 1046
	State 1047
	State 1048
	State 1049
	State 1050
	State 1051
	State 1052
	State 1053
	State 1054
	State 1055
	State 1056
	State 1057
	State 1058
	State 1059
	State 1060
	State 1061
	State 1062
	State 1063
	State 1064
	State 1065
	State 1066
	State 1067
	State 1068
	State 1069
	State 1070
	State 1071
	State 1072
	State 1073
	State 1074
	State 1075
	State 1076
	State 1077
	State 1078
	State 1079
	State 1080
	State 1081
	State 1082
	State 1083
	State 1084
	State 1085
	State 1086
	State 1087
	State 1088
	State 1089
	State 1090
	State 1091
	State 1092
	State 1093
	State 1094
	State 1095
	State 1096
	State 1097
	State 1098
	State 1099
	State 1100
	State 1101
	State 1102
	State 1103
	State 1104
	State 1105
	State 1106
	State 1107
	State 1108
	State 1109
	State 1110
	State 1111
	State 1112
	State 1113
	State 1114
	State 1115
	State 1116
	State 1117
	State 1118
	State 1119
	State 1120
	State 1121
	State 1122
	State 1123
	State 1124
	State 1125
	State 1126
	State 1127
	State 1128
	State 1129
	State 1130
	State 1131
	State 1132
	State 1133
	State 1134
	State 1135
	State 1136
	State 1137
	State 1138
	State 1139
	State 1140
	State 1141
	State 1142
	State 1143
	State 1144
	State 1145
	State 1146
	State 1147
	State 1148
	State 1149
	State 1150
	State 1151
	State 1152
	State 1153
	State 1154
	State 1155
	State 1156
	State 1157
	State 1158
	State 1159
	State 1160
	State 1161
	State 1162
	State 1163
	State 1164
	State 1165
	State 1166
	State 1167
	State 1168
	State 1169
	State 1170
	State 1171
	State 1172
	State 1173
	State 1174
	State 1175
	State 1176
	State 1177
	State 1178
	State 1179
	State 1180
	State 1181
	State 1182
	State 1183
	State 1184
	State 1185
	State 1186
	State 1187
	State 1188
	State 1189
	State 1190
	State 1191
	State 1192
	State 1193
	State 1194
	State 1195
	State 1196
	State 1197
	State 1198
	State 1199
	State 1200
	State 1201
	State 1202
	State 1203
	State 1204
	State 1205
	State 1206
	State 1207
	State 1208
	State 1209
	State 1210
	State 1211
	State 1212
	State 1213
	State 1214
	State 1215
	State 1216
	State 1217
	State 1218
	State 1219
	State 1220
	State 1221
	State 1222
	State 1223
	State 1224
	State 1225
	State 1226
	State 1227
	State 1228
	State 1229
	State 1230
	State 1231
	State 1232
	State 1233
	State 1234
	State 1235
	State 1236
	State 1237
	State 1238
	State 1239
	State 1240
	State 1241
	State 1242
	State 1243
	State 1244
	State 1245
	State 1246
	State 1247
	State 1248
	State 1249
	State 1250
	State 1251
	State 1252
	State 1253
	State 1254
	State 1255
	State 1256
	State 1257
	State 1258
	State 1259
	State 1260
	State 1261
	State 1262
	State 1263
	State 1264
	State 1265
	State 1266
	State 1267
	State 1268
	State 1269
	State 1270
	State 1271
	State 1272
	State 1273
	State 1274
	State 1275
	State 1276
	State 1277
	State 1278
	State 1279
	State 1280
	State 1281
	State 1282
	State 1283
	State 1284
	State 1285
	State 1286
	State 1287
	State 1288
	State 1289
	State 1290
	State 1291
	State 1292
	State 1293
	State 1294
	State 1295
	State 1296
	State 1297
	State 1298
	State 1299
	State 1300
	State 1301
	State 1302
	State 1303
	State 1304
	State 1305
	State 1306
	State 1307
	State 1308
	State 1309
	State 1310
	State 1311
	State 1312
	State 1313
	State 1314
	State 1315
	State 1316
	State 1317
	State 1318
	State 1319
	State 1320
	State 1321
	State 1322
	State 1323
	State 1324
	State 1325
	State 1326
	State 1327
	State 1328
	State 1329
	State 1330
	State 1331
	State 1332
	State 1333
	State 1334
	State 1335
	State 1336
	State 1337
	State 1338
	State 1339
	State 1340
	State 1341
	State 1342
	State 1343
	State 1344
	State 1345
	State 1346
	State 1347
	State 1348
	State 1349
	State 1350
	State 1351
	State 1352
	State 1353
	State 1354
	State 1355
	State 1356
	State 1357
	State 1358
	State 1359
	State 1360
	State 1361
	State 1362
	State 1363
	State 1364
	State 1365
	State 1366
	State 1367
	State 1368
	State 1369
	State 1370
	State 1371
	State 1372
	State 1373
	State 1374
	State 1375
	State 1376
	State 1377
	State 1378
	State 1379
	State 1380
	State 1381
	State 1382
	State 1383
	State 1384
	State 1385
	State 1386
	State 1387
	State 1388
	State 1389
	State 1390
	State 1391
	State 1392
	State 1393
	State 1394
	State 1395
	State 1396
	State 1397
	State 1398
	State 1399
	State 1400
	State 1401
	State 1402
	State 1403
	State 1404
	State 1405
	State 1406
	State 1407
	State 1408
	State 1409
	State 1410
	State 1411
	State 1412
	State 1413
	State 1414
	State 1415
	State 1416
	State 1417
	State 1418
	State 1419
	State 1420
	State 1421
	State 1422
	State 1423
	State 1424
	State 1425
	State 1426
	State 1427
	State 1428
	State 1429
	State 1430
	State 1431
	State 1432
	State 1433
	State 1434
	State 1435
	State 1436
	State 1437
	State 1438
	State 1439
	State 1440
	State 1441
	State 1442
	State 1443
	State 1444
	State 1445
	State 1446
	State 1447
	State 1448
	State 1449
	State 1450
	State 1451
	State 1452
	State 1453
	State 1454
	State 1455
	State 1456
	State 1457
	State 1458
	State 1459
	State 1460
	State 1461
	State 1462
	State 1463
	State 1464
	State 1465
	State 1466
	State 1467
	State 1468
	State 1469
	State 1470
	State 1471
	State 1472
	State 1473
	State 1474
	State 1475
	State 1476
	State 1477
	State 1478
	State 1479
	State 1480
	State 1481
	State 1482
	State 1483
	State 1484
	State 1485
	State 1486
	State 1487
	State 1488
	State 1489
	State 1490
	State 1491
	State 1492
	State 1493
	State 1494
	State 1495
	State 1496
	State 1497
	State 1498
	State 1499
	State 1500
	State 1501
	State 1502
	State 1503
	State 1504
	State 1505
	State 1506
	State 1507
	State 1508
	State 1509
	State 1510
	State 1511
	State 1512
	State 1513
	State 1514
	State 1515
	State 1516
	State 1517
	State 1518
	State 1519
	State 1520
	State 1521
	State 1522
	State 1523
	State 1524
	State 1525
	State 1526
	State 1527
	State 1528
	State 1529
	State 1530
	State 1531
	State 1532
	State 1533
	State 1534
	State 1535
	State 1536
	State 1537
	State 1538
	State 1539
	State 1540
	State 1541
	State 1542
	State 1543
	State 1544
	State 1545
	State 1546
	State 1547
	State 1548
	State 1549
	State 1550
	State 1551
	State 1552
	State 1553
	State 1554
	State 1555
	State 1556
	State 1557
	State 1558
	State 1559
	State 1560
	State 1561
	State 1562
	State 1563
	State 1564
	State 1565
	State 1566
	State 1567
	State 1568
	State 1569
	State 1570
	State 1571
	State 1572
	State 1573
	State 1574
	State 1575
	State 1576
	State 1577
	State 1578
	State 1579
	State 1580
	State 1581
	State 1582
	State 1583
	State 1584
	State 1585
	State 1586
	State 1587
	State 1588
	State 1589
	State 1590
	State 1591
	State 1592
	State 1593
	State 1594
	State 1595
	State 1596
	State 1597
	State 1598
	State 1599
	State 1600
	State 1601
	State 1602
	State 1603
	State 1604
	State 1605
	State 1606
	State 1607
	State 1608
	State 1609
	State 1610
	State 1611
	State 1612
	State 1613


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
