IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.35        Core1: 12.24        
Core2: 33.86        Core3: 37.62        
Core4: 28.15        Core5: 46.47        
Core6: 25.77        Core7: 13.81        
Core8: 13.05        Core9: 34.88        
Core10: 40.96        Core11: 45.58        
Core12: 31.83        Core13: 36.37        
Core14: 12.61        Core15: 12.25        
Core16: 40.75        Core17: 38.76        
Core18: 37.85        Core19: 33.99        
Core20: 25.43        Core21: 11.02        
Core22: 12.83        Core23: 23.45        
Core24: 33.53        Core25: 35.14        
Core26: 44.68        Core27: 37.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 27.56
DDR read Latency(ns)
Socket0: 533.73
Socket1: 528.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.03        Core1: 12.34        
Core2: 31.58        Core3: 37.81        
Core4: 30.00        Core5: 46.29        
Core6: 27.00        Core7: 13.86        
Core8: 12.78        Core9: 26.39        
Core10: 43.82        Core11: 45.55        
Core12: 31.75        Core13: 34.65        
Core14: 12.52        Core15: 12.13        
Core16: 40.82        Core17: 37.29        
Core18: 37.96        Core19: 33.33        
Core20: 25.63        Core21: 11.02        
Core22: 12.82        Core23: 23.45        
Core24: 39.03        Core25: 35.18        
Core26: 44.83        Core27: 37.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 27.49
DDR read Latency(ns)
Socket0: 532.19
Socket1: 534.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.16        Core1: 12.30        
Core2: 33.45        Core3: 37.67        
Core4: 30.04        Core5: 46.32        
Core6: 25.98        Core7: 13.42        
Core8: 12.39        Core9: 35.99        
Core10: 46.58        Core11: 45.67        
Core12: 30.81        Core13: 38.22        
Core14: 12.51        Core15: 12.15        
Core16: 38.88        Core17: 34.12        
Core18: 38.03        Core19: 34.29        
Core20: 24.57        Core21: 10.95        
Core22: 12.83        Core23: 23.81        
Core24: 38.43        Core25: 34.85        
Core26: 44.77        Core27: 37.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.82
Socket1: 27.51
DDR read Latency(ns)
Socket0: 536.95
Socket1: 532.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.02        Core1: 12.14        
Core2: 33.10        Core3: 38.35        
Core4: 30.71        Core5: 46.39        
Core6: 28.21        Core7: 13.68        
Core8: 11.82        Core9: 35.59        
Core10: 42.38        Core11: 45.49        
Core12: 31.28        Core13: 23.19        
Core14: 12.72        Core15: 12.31        
Core16: 40.35        Core17: 37.77        
Core18: 38.35        Core19: 34.36        
Core20: 24.60        Core21: 11.09        
Core22: 13.06        Core23: 23.07        
Core24: 38.44        Core25: 35.24        
Core26: 44.77        Core27: 37.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 27.52
DDR read Latency(ns)
Socket0: 532.84
Socket1: 528.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.99        Core1: 12.15        
Core2: 32.61        Core3: 36.43        
Core4: 28.24        Core5: 46.31        
Core6: 27.14        Core7: 13.62        
Core8: 12.51        Core9: 36.91        
Core10: 35.74        Core11: 45.39        
Core12: 31.36        Core13: 37.21        
Core14: 12.52        Core15: 12.19        
Core16: 38.52        Core17: 37.79        
Core18: 37.93        Core19: 34.23        
Core20: 25.27        Core21: 11.05        
Core22: 12.85        Core23: 23.05        
Core24: 33.54        Core25: 34.61        
Core26: 44.58        Core27: 38.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 27.35
DDR read Latency(ns)
Socket0: 545.73
Socket1: 531.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.86        Core1: 11.87        
Core2: 25.00        Core3: 37.80        
Core4: 27.66        Core5: 46.28        
Core6: 26.16        Core7: 13.66        
Core8: 11.42        Core9: 35.38        
Core10: 37.38        Core11: 45.66        
Core12: 31.38        Core13: 35.66        
Core14: 12.96        Core15: 12.31        
Core16: 40.70        Core17: 38.27        
Core18: 38.16        Core19: 34.30        
Core20: 24.49        Core21: 11.15        
Core22: 13.00        Core23: 23.21        
Core24: 38.43        Core25: 35.37        
Core26: 44.55        Core27: 37.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.28
Socket1: 27.37
DDR read Latency(ns)
Socket0: 534.15
Socket1: 527.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.54        Core1: 11.91        
Core2: 40.82        Core3: 34.91        
Core4: 32.29        Core5: 45.04        
Core6: 35.47        Core7: 13.77        
Core8: 11.76        Core9: 40.28        
Core10: 26.48        Core11: 45.70        
Core12: 34.25        Core13: 42.63        
Core14: 12.61        Core15: 12.19        
Core16: 40.28        Core17: 30.86        
Core18: 45.36        Core19: 27.78        
Core20: 37.70        Core21: 10.98        
Core22: 11.81        Core23: 27.86        
Core24: 41.48        Core25: 29.55        
Core26: 44.39        Core27: 40.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.34
Socket1: 25.50
DDR read Latency(ns)
Socket0: 514.21
Socket1: 530.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.94        Core1: 12.40        
Core2: 40.86        Core3: 35.54        
Core4: 33.09        Core5: 45.34        
Core6: 36.56        Core7: 14.04        
Core8: 12.21        Core9: 37.09        
Core10: 39.89        Core11: 45.69        
Core12: 34.45        Core13: 43.39        
Core14: 13.19        Core15: 11.14        
Core16: 41.97        Core17: 42.13        
Core18: 45.25        Core19: 26.69        
Core20: 36.60        Core21: 11.29        
Core22: 12.10        Core23: 27.09        
Core24: 45.63        Core25: 28.30        
Core26: 44.24        Core27: 41.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.66
Socket1: 25.24
DDR read Latency(ns)
Socket0: 505.92
Socket1: 535.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.13        Core1: 12.21        
Core2: 39.99        Core3: 34.41        
Core4: 32.25        Core5: 45.58        
Core6: 37.38        Core7: 14.25        
Core8: 12.57        Core9: 40.03        
Core10: 26.51        Core11: 46.37        
Core12: 34.78        Core13: 34.07        
Core14: 13.33        Core15: 11.31        
Core16: 29.61        Core17: 43.09        
Core18: 45.58        Core19: 27.27        
Core20: 39.50        Core21: 11.21        
Core22: 12.52        Core23: 27.38        
Core24: 42.77        Core25: 31.86        
Core26: 44.12        Core27: 41.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 25.72
DDR read Latency(ns)
Socket0: 502.30
Socket1: 520.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.95        Core1: 12.37        
Core2: 40.85        Core3: 34.22        
Core4: 33.02        Core5: 45.58        
Core6: 36.17        Core7: 14.04        
Core8: 12.64        Core9: 38.14        
Core10: 39.74        Core11: 46.13        
Core12: 34.71        Core13: 19.33        
Core14: 13.01        Core15: 11.32        
Core16: 40.54        Core17: 33.68        
Core18: 45.57        Core19: 26.83        
Core20: 39.67        Core21: 11.43        
Core22: 12.41        Core23: 27.11        
Core24: 43.08        Core25: 30.72        
Core26: 44.21        Core27: 39.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.91
Socket1: 25.56
DDR read Latency(ns)
Socket0: 500.16
Socket1: 521.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.04        Core1: 12.11        
Core2: 40.71        Core3: 35.13        
Core4: 33.13        Core5: 45.58        
Core6: 34.50        Core7: 14.15        
Core8: 12.62        Core9: 38.90        
Core10: 28.46        Core11: 46.23        
Core12: 34.68        Core13: 38.97        
Core14: 13.11        Core15: 11.79        
Core16: 38.82        Core17: 36.74        
Core18: 45.46        Core19: 27.45        
Core20: 38.86        Core21: 11.12        
Core22: 12.25        Core23: 27.55        
Core24: 43.47        Core25: 30.91        
Core26: 44.44        Core27: 40.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.90
Socket1: 25.71
DDR read Latency(ns)
Socket0: 500.03
Socket1: 529.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.97        Core1: 12.10        
Core2: 40.92        Core3: 35.26        
Core4: 32.15        Core5: 45.23        
Core6: 35.80        Core7: 14.06        
Core8: 12.49        Core9: 40.35        
Core10: 32.87        Core11: 45.80        
Core12: 34.56        Core13: 35.19        
Core14: 12.71        Core15: 11.88        
Core16: 41.93        Core17: 33.55        
Core18: 45.37        Core19: 27.58        
Core20: 38.38        Core21: 11.15        
Core22: 12.05        Core23: 26.06        
Core24: 44.83        Core25: 28.55        
Core26: 44.58        Core27: 41.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.42
Socket1: 25.40
DDR read Latency(ns)
Socket0: 510.21
Socket1: 532.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.16        Core1: 12.24        
Core2: 37.49        Core3: 21.51        
Core4: 26.52        Core5: 44.92        
Core6: 32.64        Core7: 12.59        
Core8: 11.66        Core9: 33.49        
Core10: 43.78        Core11: 43.15        
Core12: 33.46        Core13: 21.00        
Core14: 11.48        Core15: 12.91        
Core16: 20.55        Core17: 48.88        
Core18: 41.72        Core19: 31.80        
Core20: 22.50        Core21: 12.09        
Core22: 10.91        Core23: 25.40        
Core24: 38.34        Core25: 10.01        
Core26: 42.50        Core27: 36.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.12
Socket1: 21.90
DDR read Latency(ns)
Socket0: 530.31
Socket1: 691.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.15        Core1: 12.53        
Core2: 38.20        Core3: 21.60        
Core4: 34.35        Core5: 44.76        
Core6: 31.85        Core7: 12.77        
Core8: 11.91        Core9: 29.12        
Core10: 41.13        Core11: 44.00        
Core12: 33.98        Core13: 21.40        
Core14: 11.50        Core15: 13.46        
Core16: 32.13        Core17: 34.90        
Core18: 42.31        Core19: 33.89        
Core20: 26.01        Core21: 12.27        
Core22: 10.98        Core23: 25.67        
Core24: 42.37        Core25: 10.11        
Core26: 42.84        Core27: 38.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.32
Socket1: 22.88
DDR read Latency(ns)
Socket0: 503.97
Socket1: 671.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.49        Core1: 12.32        
Core2: 36.87        Core3: 21.63        
Core4: 34.23        Core5: 45.58        
Core6: 31.48        Core7: 12.94        
Core8: 11.86        Core9: 34.38        
Core10: 45.91        Core11: 42.50        
Core12: 33.94        Core13: 20.98        
Core14: 11.60        Core15: 13.11        
Core16: 31.48        Core17: 34.82        
Core18: 42.02        Core19: 33.21        
Core20: 26.41        Core21: 12.28        
Core22: 11.11        Core23: 25.92        
Core24: 40.86        Core25: 10.25        
Core26: 42.57        Core27: 38.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.55
Socket1: 22.33
DDR read Latency(ns)
Socket0: 507.77
Socket1: 666.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.11        Core1: 12.13        
Core2: 37.36        Core3: 20.46        
Core4: 27.68        Core5: 45.23        
Core6: 42.60        Core7: 12.56        
Core8: 11.83        Core9: 31.57        
Core10: 42.89        Core11: 44.59        
Core12: 33.41        Core13: 21.14        
Core14: 11.62        Core15: 12.79        
Core16: 31.20        Core17: 47.62        
Core18: 41.12        Core19: 33.72        
Core20: 23.44        Core21: 11.99        
Core22: 11.03        Core23: 25.23        
Core24: 41.41        Core25: 9.98        
Core26: 42.25        Core27: 35.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 22.01
DDR read Latency(ns)
Socket0: 524.95
Socket1: 690.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.56        Core1: 12.16        
Core2: 37.40        Core3: 21.81        
Core4: 34.04        Core5: 45.36        
Core6: 34.21        Core7: 12.68        
Core8: 11.90        Core9: 31.38        
Core10: 47.04        Core11: 44.80        
Core12: 33.66        Core13: 21.16        
Core14: 11.60        Core15: 12.84        
Core16: 31.16        Core17: 47.53        
Core18: 42.45        Core19: 33.18        
Core20: 25.89        Core21: 12.18        
Core22: 11.06        Core23: 25.50        
Core24: 42.83        Core25: 10.14        
Core26: 42.41        Core27: 37.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.48
Socket1: 22.19
DDR read Latency(ns)
Socket0: 509.26
Socket1: 685.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.30        Core1: 12.29        
Core2: 31.65        Core3: 21.45        
Core4: 31.71        Core5: 45.10        
Core6: 32.55        Core7: 12.37        
Core8: 11.83        Core9: 32.85        
Core10: 43.07        Core11: 43.99        
Core12: 33.57        Core13: 21.26        
Core14: 11.60        Core15: 12.98        
Core16: 31.57        Core17: 47.56        
Core18: 42.19        Core19: 32.65        
Core20: 24.40        Core21: 12.37        
Core22: 10.95        Core23: 26.19        
Core24: 34.84        Core25: 10.00        
Core26: 42.58        Core27: 37.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.97
Socket1: 22.14
DDR read Latency(ns)
Socket0: 515.24
Socket1: 683.06
