{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1919@quartus.ait.dtu.dk " "Can't contact license server \"1919@quartus.ait.dtu.dk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1741550138353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741550138355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741550138356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  9 21:55:28 2025 " "Processing started: Sun Mar  9 21:55:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741550138356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550138356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550138356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741550138735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741550138735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_fifo-ar " "Found design unit 1: async_fifo-ar" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550150114 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/async_fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550150114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550150114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_control-arch " "Found design unit 1: fifo_control-arch" {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550150115 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741550150115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550150115 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "addr_mem fifo_control.vhd(24) " "VHDL Interface Declaration error in fifo_control.vhd(24): interface object \"addr_mem\" of mode out cannot be read. Change object mode to buffer." {  } { { "fifo_control.vhd" "" { Text "/home/proteopro/Desktop/DTU/FPGA_34349/as2/FIFO_VHDL/async/fifo_control.vhd" 24 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1741550150116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741550150229 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar  9 21:55:50 2025 " "Processing ended: Sun Mar  9 21:55:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741550150229 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741550150229 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741550150229 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550150229 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741550150883 ""}
