--------------------------------------------------------------------------------
Release 7.1.03i Trace H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx71/bin/nt/trce.exe -ise f:\pt8612\vhdl\xilinx\hdsdgen_x21\hdsd_gen.ise
-intstyle ise -e 3 -l 3 -s 12 -xml hdvb0 hdvb0.ncd -o hdvb0.twr hdvb0.pcf


Design file:              hdvb0.ncd
Physical constraint file: hdvb0.pcf
Device,speed:             xc4vfx20,-12 (PREVIEW 1.54 2005-05-25, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1485_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 14082 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.576ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1484_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1485          |    6.576|    2.076|    2.962|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 14082 paths, 0 nets, and 4008 connections

Design statistics:
   Minimum period:   6.576ns (Maximum frequency: 152.068MHz)


Analysis completed Wed Jan 04 11:08:03 2006
--------------------------------------------------------------------------------



Peak Memory Usage: 168 MB
