library ieee;
use ieee.std_logic_1164.all;

entity char_7seg is
	port (c : in std_logic_vector(1 downto 0);
			display : out std_logic_vector(0 to 6));
end;

architecture Behavior of char_7seg is
begin

end;
