Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 16 11:06:37 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.274        0.000                      0                 1135        0.044        0.000                      0                 1135        3.000        0.000                       0                   452  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.274        0.000                      0                 1135        0.044        0.000                      0                 1135        3.000        0.000                       0                   452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 4.421ns (66.784%)  route 2.199ns (33.216%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[28])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[28]
                         net (fo=2, routed)           0.694    12.125    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_77
    SLICE_X18Y33         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.570    12.053    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X18Y33         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[13]/C
                         clock pessimism              0.394    12.447    
                         clock uncertainty           -0.035    12.412    
    SLICE_X18Y33         FDRE (Setup_fdre_C_D)       -0.013    12.399    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 4.421ns (67.011%)  route 2.176ns (32.989%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 12.049 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[24])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[24]
                         net (fo=2, routed)           0.671    12.103    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_81
    SLICE_X20Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.566    12.049    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X20Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[9]/C
                         clock pessimism              0.430    12.479    
                         clock uncertainty           -0.035    12.444    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)       -0.045    12.399    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 4.421ns (67.326%)  route 2.146ns (32.674%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 12.049 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[27])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[27]
                         net (fo=2, routed)           0.641    12.072    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_78
    SLICE_X20Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.566    12.049    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X20Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[12]/C
                         clock pessimism              0.430    12.479    
                         clock uncertainty           -0.035    12.444    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)       -0.045    12.399    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[12]
  -------------------------------------------------------------------
                         required time                         12.399    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 4.421ns (68.145%)  route 2.067ns (31.855%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 12.049 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[25])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[25]
                         net (fo=2, routed)           0.562    11.993    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_80
    SLICE_X19Y30         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.566    12.049    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X19Y30         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[10]/C
                         clock pessimism              0.394    12.443    
                         clock uncertainty           -0.035    12.408    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)       -0.062    12.346    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -11.993    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 4.421ns (68.323%)  route 2.050ns (31.677%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 12.048 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[25])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[25]
                         net (fo=2, routed)           0.545    11.976    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_80
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.565    12.048    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[10]/C
                         clock pessimism              0.394    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)       -0.062    12.345    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 4.421ns (68.323%)  route 2.050ns (31.677%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 12.048 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[27])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[27]
                         net (fo=2, routed)           0.545    11.976    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_78
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.565    12.048    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[12]/C
                         clock pessimism              0.394    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)       -0.047    12.360    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 4.421ns (68.323%)  route 2.050ns (31.677%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 12.051 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[15])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[15]
                         net (fo=2, routed)           0.545    11.976    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_90
    SLICE_X23Y33         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.568    12.051    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[0]/C
                         clock pessimism              0.394    12.445    
                         clock uncertainty           -0.035    12.410    
    SLICE_X23Y33         FDRE (Setup_fdre_C_D)       -0.047    12.363    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 4.421ns (68.323%)  route 2.050ns (31.677%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 12.052 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[19])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[19]
                         net (fo=2, routed)           0.545    11.976    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_86
    SLICE_X23Y34         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.569    12.052    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y34         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[4]/C
                         clock pessimism              0.394    12.446    
                         clock uncertainty           -0.035    12.411    
    SLICE_X23Y34         FDRE (Setup_fdre_C_D)       -0.047    12.364    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 4.421ns (68.376%)  route 2.045ns (31.624%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 12.048 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[26])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[26]
                         net (fo=2, routed)           0.540    11.971    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_n_79
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.565    12.048    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y31         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[11]/C
                         clock pessimism              0.394    12.442    
                         clock uncertainty           -0.035    12.407    
    SLICE_X23Y31         FDRE (Setup_fdre_C_D)       -0.043    12.364    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 4.421ns (68.376%)  route 2.045ns (31.624%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 12.050 - 7.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.743     5.505    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.456     5.961 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg[1]/Q
                         net (fo=21, routed)          0.728     6.690    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/pipe_cnt_reg_n_0_[1]
    SLICE_X21Y32         LUT3 (Prop_lut3_I1_O)        0.124     6.814 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_16/O
                         net (fo=15, routed)          0.777     7.590    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/A[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841    11.431 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0/P[30]
                         net (fo=2, routed)           0.540    11.971    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0__0
    SLICE_X23Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.567    12.050    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X23Y32         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[16]/C
                         clock pessimism              0.394    12.444    
                         clock uncertainty           -0.035    12.409    
    SLICE_X23Y32         FDRE (Setup_fdre_C_D)       -0.043    12.366    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_reg_2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.257%)  route 0.259ns (64.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.594     1.541    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[1]/Q
                         net (fo=2, routed)           0.259     1.941    fft/out_fifo/ram_unit_r/RAM_reg_0[1]
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.906     2.101    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.896    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.994%)  route 0.262ns (65.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.594     1.541    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_re_reg[2]/Q
                         net (fo=2, routed)           0.262     1.944    fft/out_fifo/ram_unit_r/RAM_reg_0[2]
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.906     2.101    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.600    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.896    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.955%)  route 0.205ns (58.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.594     1.541    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.148     1.689 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[4]/Q
                         net (fo=2, routed)           0.205     1.894    fft/out_fifo/ram_unit_r/RAM_reg_1[4]
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.905     2.100    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.599    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.243     1.842    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.672%)  route 0.283ns (63.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.593     1.540    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[6]/Q
                         net (fo=2, routed)           0.283     1.987    fft/workt_ram_unit_i/i_DATA_B[6]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.904     2.099    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.914    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.653%)  route 0.283ns (63.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.593     1.540    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[11]/Q
                         net (fo=2, routed)           0.283     1.987    fft/workt_ram_unit_i/i_DATA_B[11]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.904     2.099    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.914    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.117%)  route 0.251ns (62.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.593     1.540    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[4]/Q
                         net (fo=2, routed)           0.251     1.939    fft/workt_ram_unit_i/i_DATA_B[4]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.904     2.099    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.860    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_im_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.890%)  route 0.315ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.592     1.539    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_im_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout1_im_reg[3]/Q
                         net (fo=2, routed)           0.315     1.995    fft/out_fifo/ram_unit_i/RAM_reg_0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.906     2.101    fft/out_fifo/ram_unit_i/CLK_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.620    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.916    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.461%)  route 0.298ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.594     1.541    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/Q
                         net (fo=2, routed)           0.298     2.003    fft/out_fifo/ram_unit_r/RAM_reg_1[0]
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.905     2.100    fft/out_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.619    
    RAMB18_X0Y19         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.915    fft/out_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.180%)  route 0.302ns (64.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.593     1.540    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X16Y43         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_im_reg[13]/Q
                         net (fo=2, routed)           0.302     2.006    fft/workt_ram_unit_i/i_DATA_B[13]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.904     2.099    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.914    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.990%)  route 0.305ns (65.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.594     1.541    fft/butterfly/cplx_but_1MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X14Y44         FDRE                                         r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/dout2_re_reg[0]/Q
                         net (fo=2, routed)           0.305     2.010    fft/workt_ram_unit_r/i_DATA_B[0]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.914    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X1Y12  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X1Y13  fft/w_address_gen/addr_reg/param_register.o_DATA_reg_rep__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y16  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y16  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y17  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y17  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_17_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_18_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_19_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_20_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_21_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_22_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_23_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_24_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_25_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y31  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_26_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_24_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X9Y40   fft/a_i_reg/param_register.o_DATA_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_25_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_27_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X21Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_28_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X23Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_29_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X23Y30  fft/butterfly/cplx_but_1MUL_1ADD_1SUB/mult_out0_i_30_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X8Y40   fft/a_i_reg/param_register.o_DATA_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X8Y41   fft/a_i_reg/param_register.o_DATA_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X8Y41   fft/a_i_reg/param_register.o_DATA_reg[13]/C



