// Seed: 3890455538
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  module_0();
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  module_0(); id_2 :
  assert property (@(posedge 1) (~|id_1 != id_2))
  else $display(1);
  wire id_3;
endmodule
module module_3 (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wand id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri id_10,
    output tri0 id_11,
    output supply0 id_12,
    input tri id_13,
    input tri0 id_14
);
  assign id_11 = id_3;
  module_0();
endmodule
