- status: 0 - openlane design prep
  runtime_s: 1.62
  runtime_ts: 0h0m1s621ms
- status: 1 - synthesis - yosys
  runtime_s: 120.76
  runtime_ts: 0h2m0s763ms
- status: 2 - sta - openroad
  runtime_s: 4.16
  runtime_ts: 0h0m4s158ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.16
  runtime_ts: 0h0m1s161ms
- status: 4 - io_place - openlane
  runtime_s: 0.69
  runtime_ts: 0h0m0s694ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 3.11
  runtime_ts: 0h0m3s113ms
- status: 7 - pdn generation - openroad
  runtime_s: 15.36
  runtime_ts: 0h0m15s362ms
- status: 8 - global placement - openroad
  runtime_s: 89.97
  runtime_ts: 0h1m29s974ms
- status: 9 - sta - openroad
  runtime_s: 8.31
  runtime_ts: 0h0m8s310ms
- status: 10 - resizer design optimizations - openroad
  runtime_s: 24.51
  runtime_ts: 0h0m24s510ms
- status: 11 - detailed placement - openroad
  runtime_s: 4.02
  runtime_ts: 0h0m4s24ms
- status: 12 - sta - openroad
  runtime_s: 7.95
  runtime_ts: 0h0m7s950ms
- status: 13 - cts - openroad
  runtime_s: 35.53
  runtime_ts: 0h0m35s533ms
- status: 14 - sta - openroad
  runtime_s: 10.74
  runtime_ts: 0h0m10s740ms
- status: 15 - resizer timing optimizations - openroad
  runtime_s: 14.49
  runtime_ts: 0h0m14s493ms
- status: 16 - resizer design optimizations - openroad
  runtime_s: 123.21
  runtime_ts: 0h2m3s210ms
- status: 17 - sta - openroad
  runtime_s: 12.16
  runtime_ts: 0h0m12s160ms
- status: 18 - resizer timing optimizations - openroad
  runtime_s: 79.6
  runtime_ts: 0h1m19s600ms
- status: 19 - sta - openroad
  runtime_s: 12.34
  runtime_ts: 0h0m12s339ms
- status: 21 - detailed placement - openroad
  runtime_s: 5.23
  runtime_ts: 0h0m5s230ms
- status: 21 - heuristic diode insertion - openlane
  runtime_s: 5.3
  runtime_ts: 0h0m5s301ms
- status: 23 - write verilog - openroad
  runtime_s: 3.17
  runtime_ts: 0h0m3s165ms
- status: 24 - sta - openroad
  runtime_s: 6.92
  runtime_ts: 0h0m6s923ms
- status: 24 - global routing - openroad
  runtime_s: 6.92
  runtime_ts: 0h0m6s923ms
- status: 25 - fill insertion - openroad
  runtime_s: 13.12
  runtime_ts: 0h0m13s119ms
- status: 26 - detailed_routing - openroad
  runtime_s: 723.27
  runtime_ts: 0h12m3s268ms
- status: 27 - wire lengths - openlane
  runtime_s: 7.46
  runtime_ts: 0h0m7s456ms
- status: 28 - parasitics extraction - openroad
  runtime_s: 30.64
  runtime_ts: 0h0m30s638ms
- status: 29 - sta - openroad
  runtime_s: 69.81
  runtime_ts: 0h1m9s808ms
- status: 30 - parasitics extraction - openroad
  runtime_s: 30.61
  runtime_ts: 0h0m30s609ms
- status: 31 - sta - openroad
  runtime_s: 82.34
  runtime_ts: 0h1m22s338ms
- status: 32 - parasitics extraction - openroad
  runtime_s: 30.5
  runtime_ts: 0h0m30s495ms
- status: 33 - sta - openroad
  runtime_s: 74.19
  runtime_ts: 0h1m14s185ms
- status: 34 - gdsii - magic
  runtime_s: 306.13
  runtime_ts: 0h5m6s132ms
- status: 34 - lef - magic
  runtime_s: 148.02
  runtime_ts: 0h2m28s18ms
- status: 35 - gdsii - klayout
  runtime_s: 10.88
  runtime_ts: 0h0m10s882ms
- status: 36 - xor - klayout
  runtime_s: 537.05
  runtime_ts: 0h8m57s49ms
- status: 37 - spice extraction - magic
  runtime_s: 294.41
  runtime_ts: 0h4m54s406ms
- status: 39 - write verilog - openroad
  runtime_s: 10.46
  runtime_ts: 0h0m10s464ms
- status: 39 - write powered verilog - openlane
  runtime_s: 10.55
  runtime_ts: 0h0m10s545ms
- status: 40 - lvs - netgen
  runtime_s: 104.95
  runtime_ts: 0h1m44s950ms
- status: 41 - drc - magic
  runtime_s: 2790.36
  runtime_ts: 0h46m30s358ms
- status: 42 - antenna check - openroad
  runtime_s: 20.73
  runtime_ts: 0h0m20s727ms
---
- status: routed
  runtime_s: 1529.0
  runtime_ts: 0h25m29s0ms
- status: flow completed
  runtime_s: 6086.0
  runtime_ts: 1h41m26s0ms
