// Seed: 2198374910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1
    , id_4,
    output supply0 id_2
);
  if (1 && 1) begin : LABEL_0
    supply1 id_5;
    ;
    assign id_5 = 1;
  end else begin : LABEL_1
    wire id_6;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic [1 : 1] id_7 = -1'b0;
endmodule
