// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_ENCODER_OPS_TABLES_HPP
#define ICED_X86_ENCODER_OPS_TABLES_HPP

#include "iced_x86/internal/encoder_ops.hpp"
#include "iced_x86/register.hpp"
#include "iced_x86/op_kind.hpp"
#include <array>

namespace iced_x86::internal {

inline constexpr InvalidOpHandler g_none {};
inline constexpr OpA g_op_a_2 { 2 };
inline constexpr OpA g_op_a_4 { 4 };
inline constexpr OpHx g_op_hx_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpHx g_op_hx_k0_k7 { iced_x86::Register::K0, iced_x86::Register::K7 };
inline constexpr OpHx g_op_hx_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpHx g_op_hx_tmm0_tmm7 { iced_x86::Register::TMM0, iced_x86::Register::TMM7 };
inline constexpr OpHx g_op_hx_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpHx g_op_hx_xmm0_xmm31 { iced_x86::Register::XMM0, iced_x86::Register::XMM31 };
inline constexpr OpHx g_op_hx_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpHx g_op_hx_ymm0_ymm31 { iced_x86::Register::YMM0, iced_x86::Register::YMM31 };
inline constexpr OpHx g_op_hx_zmm0_zmm31 { iced_x86::Register::ZMM0, iced_x86::Register::ZMM31 };
inline constexpr OpI4 g_op_i4 {};
inline constexpr OpIb g_op_ib_immediate8 { iced_x86::OpKind::IMMEDIATE8 };
inline constexpr OpIb g_op_ib_immediate8to16 { iced_x86::OpKind::IMMEDIATE8TO16 };
inline constexpr OpIb g_op_ib_immediate8to32 { iced_x86::OpKind::IMMEDIATE8TO32 };
inline constexpr OpIb g_op_ib_immediate8to64 { iced_x86::OpKind::IMMEDIATE8TO64 };
inline constexpr OpId g_op_id_immediate32 { iced_x86::OpKind::IMMEDIATE32 };
inline constexpr OpId g_op_id_immediate32to64 { iced_x86::OpKind::IMMEDIATE32TO64 };
inline constexpr OpImm g_op_imm_1 { 1 };
inline constexpr OpIq g_op_iq {};
inline constexpr OpIsX g_op_is_x_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpIsX g_op_is_x_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpIw g_op_iw {};
inline constexpr OpJ g_op_j_near_branch16_1 { iced_x86::OpKind::NEAR_BRANCH16, 1 };
inline constexpr OpJ g_op_j_near_branch16_2 { iced_x86::OpKind::NEAR_BRANCH16, 2 };
inline constexpr OpJ g_op_j_near_branch32_1 { iced_x86::OpKind::NEAR_BRANCH32, 1 };
inline constexpr OpJ g_op_j_near_branch32_4 { iced_x86::OpKind::NEAR_BRANCH32, 4 };
inline constexpr OpJ g_op_j_near_branch64_1 { iced_x86::OpKind::NEAR_BRANCH64, 1 };
inline constexpr OpJ g_op_j_near_branch64_4 { iced_x86::OpKind::NEAR_BRANCH64, 4 };
inline constexpr OpJdisp g_op_jdisp_2 { 2 };
inline constexpr OpJdisp g_op_jdisp_4 { 4 };
inline constexpr OpJx g_op_jx_2 { 2 };
inline constexpr OpJx g_op_jx_4 { 4 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_al_r15_l { iced_x86::Register::AL, iced_x86::Register::R15_L };
inline constexpr OpModRM_reg g_op_mod_rm_reg_ax_r15_w { iced_x86::Register::AX, iced_x86::Register::R15_W };
inline constexpr OpModRM_reg g_op_mod_rm_reg_bnd0_bnd3 { iced_x86::Register::BND0, iced_x86::Register::BND3 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_dr0_dr15 { iced_x86::Register::DR0, iced_x86::Register::DR15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpModRM_reg g_op_mod_rm_reg_es_gs { iced_x86::Register::ES, iced_x86::Register::GS };
inline constexpr OpModRM_regF0 g_op_mod_rm_reg_f0_cr0_cr15 { iced_x86::Register::CR0, iced_x86::Register::CR15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_k0_k7 { iced_x86::Register::K0, iced_x86::Register::K7 };
inline constexpr OpModRM_reg_mem g_op_mod_rm_reg_mem_ax_r15_w { iced_x86::Register::AX, iced_x86::Register::R15_W };
inline constexpr OpModRM_reg_mem g_op_mod_rm_reg_mem_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpModRM_reg_mem g_op_mod_rm_reg_mem_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_mm0_mm7 { iced_x86::Register::MM0, iced_x86::Register::MM7 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_tmm0_tmm7 { iced_x86::Register::TMM0, iced_x86::Register::TMM7 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_tr0_tr7 { iced_x86::Register::TR0, iced_x86::Register::TR7 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_xmm0_xmm31 { iced_x86::Register::XMM0, iced_x86::Register::XMM31 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_ymm0_ymm31 { iced_x86::Register::YMM0, iced_x86::Register::YMM31 };
inline constexpr OpModRM_reg g_op_mod_rm_reg_zmm0_zmm31 { iced_x86::Register::ZMM0, iced_x86::Register::ZMM31 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_al_r15_l { iced_x86::Register::AL, iced_x86::Register::R15_L };
inline constexpr OpModRM_rm g_op_mod_rm_rm_ax_r15_w { iced_x86::Register::AX, iced_x86::Register::R15_W };
inline constexpr OpModRM_rm g_op_mod_rm_rm_bnd0_bnd3 { iced_x86::Register::BND0, iced_x86::Register::BND3 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpModRM_rm g_op_mod_rm_rm_k0_k7 { iced_x86::Register::K0, iced_x86::Register::K7 };
inline constexpr OpModRM_rm_mem_only g_op_mod_rm_rm_mem_only_false { false };
inline constexpr OpModRM_rm_mem_only g_op_mod_rm_rm_mem_only_true { true };
inline constexpr OpModRM_rm g_op_mod_rm_rm_mm0_mm7 { iced_x86::Register::MM0, iced_x86::Register::MM7 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_ax_r15_w { iced_x86::Register::AX, iced_x86::Register::R15_W };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_k0_k7 { iced_x86::Register::K0, iced_x86::Register::K7 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_mm0_mm7 { iced_x86::Register::MM0, iced_x86::Register::MM7 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_tmm0_tmm7 { iced_x86::Register::TMM0, iced_x86::Register::TMM7 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_xmm0_xmm31 { iced_x86::Register::XMM0, iced_x86::Register::XMM31 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_ymm0_ymm31 { iced_x86::Register::YMM0, iced_x86::Register::YMM31 };
inline constexpr OpModRM_rm_reg_only g_op_mod_rm_rm_reg_only_zmm0_zmm31 { iced_x86::Register::ZMM0, iced_x86::Register::ZMM31 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_xmm0_xmm31 { iced_x86::Register::XMM0, iced_x86::Register::XMM31 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_ymm0_ymm31 { iced_x86::Register::YMM0, iced_x86::Register::YMM31 };
inline constexpr OpModRM_rm g_op_mod_rm_rm_zmm0_zmm31 { iced_x86::Register::ZMM0, iced_x86::Register::ZMM31 };
inline constexpr OpMRBX g_op_mrbx {};
inline constexpr OpO g_op_o {};
inline constexpr OpReg g_op_reg_al { iced_x86::Register::AL };
inline constexpr OpReg g_op_reg_ax { iced_x86::Register::AX };
inline constexpr OpReg g_op_reg_cl { iced_x86::Register::CL };
inline constexpr OpReg g_op_reg_cs { iced_x86::Register::CS };
inline constexpr OpReg g_op_reg_ds { iced_x86::Register::DS };
inline constexpr OpReg g_op_reg_dx { iced_x86::Register::DX };
inline constexpr OpReg g_op_reg_eax { iced_x86::Register::EAX };
inline constexpr OpRegEmbed8 g_op_reg_embed8_al_r15_l { iced_x86::Register::AL, iced_x86::Register::R15_L };
inline constexpr OpRegEmbed8 g_op_reg_embed8_ax_r15_w { iced_x86::Register::AX, iced_x86::Register::R15_W };
inline constexpr OpRegEmbed8 g_op_reg_embed8_eax_r15_d { iced_x86::Register::EAX, iced_x86::Register::R15_D };
inline constexpr OpRegEmbed8 g_op_reg_embed8_rax_r15 { iced_x86::Register::RAX, iced_x86::Register::R15 };
inline constexpr OpReg g_op_reg_es { iced_x86::Register::ES };
inline constexpr OpReg g_op_reg_fs { iced_x86::Register::FS };
inline constexpr OpReg g_op_reg_gs { iced_x86::Register::GS };
inline constexpr OpReg g_op_reg_rax { iced_x86::Register::RAX };
inline constexpr OpReg g_op_reg_ss { iced_x86::Register::SS };
inline constexpr OpReg g_op_reg_st0 { iced_x86::Register::ST0 };
inline constexpr OpRegSTi g_op_reg_sti {};
inline constexpr OpVsib g_op_vsib_xmm0_xmm15 { iced_x86::Register::XMM0, iced_x86::Register::XMM15 };
inline constexpr OpVsib g_op_vsib_xmm0_xmm31 { iced_x86::Register::XMM0, iced_x86::Register::XMM31 };
inline constexpr OpVsib g_op_vsib_ymm0_ymm15 { iced_x86::Register::YMM0, iced_x86::Register::YMM15 };
inline constexpr OpVsib g_op_vsib_ymm0_ymm31 { iced_x86::Register::YMM0, iced_x86::Register::YMM31 };
inline constexpr OpVsib g_op_vsib_zmm0_zmm31 { iced_x86::Register::ZMM0, iced_x86::Register::ZMM31 };
inline constexpr OpX g_op_x {};
inline constexpr OpY g_op_y {};
inline constexpr OprDI g_opr_di {};

inline constexpr std::array<const Op*, 76> LEGACY_TABLE = {{
	&g_none, // NONE
	&g_op_a_2, // FARBR2_2
	&g_op_a_4, // FARBR4_2
	&g_op_o, // MEM_OFFS
	&g_op_mod_rm_rm_mem_only_false, // MEM
	&g_op_mod_rm_rm_mem_only_false, // MEM_MPX
	&g_op_mod_rm_rm_mem_only_false, // MEM_MIB
	&g_op_mod_rm_rm_al_r15_l, // R8_OR_MEM
	&g_op_mod_rm_rm_ax_r15_w, // R16_OR_MEM
	&g_op_mod_rm_rm_eax_r15_d, // R32_OR_MEM
	&g_op_mod_rm_rm_eax_r15_d, // R32_OR_MEM_MPX
	&g_op_mod_rm_rm_rax_r15, // R64_OR_MEM
	&g_op_mod_rm_rm_rax_r15, // R64_OR_MEM_MPX
	&g_op_mod_rm_rm_mm0_mm7, // MM_OR_MEM
	&g_op_mod_rm_rm_xmm0_xmm15, // XMM_OR_MEM
	&g_op_mod_rm_rm_bnd0_bnd3, // BND_OR_MEM_MPX
	&g_op_mod_rm_reg_al_r15_l, // R8_REG
	&g_op_reg_embed8_al_r15_l, // R8_OPCODE
	&g_op_mod_rm_reg_ax_r15_w, // R16_REG
	&g_op_mod_rm_reg_mem_ax_r15_w, // R16_REG_MEM
	&g_op_mod_rm_rm_reg_only_ax_r15_w, // R16_RM
	&g_op_reg_embed8_ax_r15_w, // R16_OPCODE
	&g_op_mod_rm_reg_eax_r15_d, // R32_REG
	&g_op_mod_rm_reg_mem_eax_r15_d, // R32_REG_MEM
	&g_op_mod_rm_rm_reg_only_eax_r15_d, // R32_RM
	&g_op_reg_embed8_eax_r15_d, // R32_OPCODE
	&g_op_mod_rm_reg_rax_r15, // R64_REG
	&g_op_mod_rm_reg_mem_rax_r15, // R64_REG_MEM
	&g_op_mod_rm_rm_reg_only_rax_r15, // R64_RM
	&g_op_reg_embed8_rax_r15, // R64_OPCODE
	&g_op_mod_rm_reg_es_gs, // SEG_REG
	&g_op_mod_rm_reg_mm0_mm7, // MM_REG
	&g_op_mod_rm_rm_reg_only_mm0_mm7, // MM_RM
	&g_op_mod_rm_reg_xmm0_xmm15, // XMM_REG
	&g_op_mod_rm_rm_reg_only_xmm0_xmm15, // XMM_RM
	&g_op_mod_rm_reg_f0_cr0_cr15, // CR_REG
	&g_op_mod_rm_reg_dr0_dr15, // DR_REG
	&g_op_mod_rm_reg_tr0_tr7, // TR_REG
	&g_op_mod_rm_reg_bnd0_bnd3, // BND_REG
	&g_op_reg_es, // ES
	&g_op_reg_cs, // CS
	&g_op_reg_ss, // SS
	&g_op_reg_ds, // DS
	&g_op_reg_fs, // FS
	&g_op_reg_gs, // GS
	&g_op_reg_al, // AL
	&g_op_reg_cl, // CL
	&g_op_reg_ax, // AX
	&g_op_reg_dx, // DX
	&g_op_reg_eax, // EAX
	&g_op_reg_rax, // RAX
	&g_op_reg_st0, // ST0
	&g_op_reg_sti, // STI_OPCODE
	&g_op_ib_immediate8, // IMM8
	&g_op_imm_1, // IMM8_CONST_1
	&g_op_ib_immediate8to16, // IMM8SEX16
	&g_op_ib_immediate8to32, // IMM8SEX32
	&g_op_ib_immediate8to64, // IMM8SEX64
	&g_op_iw, // IMM16
	&g_op_id_immediate32, // IMM32
	&g_op_id_immediate32to64, // IMM32SEX64
	&g_op_iq, // IMM64
	&g_op_x, // SEG_R_SI
	&g_op_y, // ES_R_DI
	&g_opr_di, // SEG_R_DI
	&g_op_mrbx, // SEG_R_BX_AL
	&g_op_j_near_branch16_1, // BR16_1
	&g_op_j_near_branch32_1, // BR32_1
	&g_op_j_near_branch64_1, // BR64_1
	&g_op_j_near_branch16_2, // BR16_2
	&g_op_j_near_branch32_4, // BR32_4
	&g_op_j_near_branch64_4, // BR64_4
	&g_op_jx_2, // XBEGIN_2
	&g_op_jx_4, // XBEGIN_4
	&g_op_jdisp_2, // BRDISP_2
	&g_op_jdisp_4, // BRDISP_4
}};

inline constexpr std::array<const Op*, 39> VEX_TABLE = {{
	&g_none, // NONE
	&g_op_mod_rm_rm_mem_only_false, // MEM
	&g_op_vsib_xmm0_xmm15, // MEM_VSIB32X
	&g_op_vsib_xmm0_xmm15, // MEM_VSIB64X
	&g_op_vsib_ymm0_ymm15, // MEM_VSIB32Y
	&g_op_vsib_ymm0_ymm15, // MEM_VSIB64Y
	&g_op_mod_rm_rm_eax_r15_d, // R32_OR_MEM
	&g_op_mod_rm_rm_rax_r15, // R64_OR_MEM
	&g_op_mod_rm_rm_xmm0_xmm15, // XMM_OR_MEM
	&g_op_mod_rm_rm_ymm0_ymm15, // YMM_OR_MEM
	&g_op_mod_rm_rm_k0_k7, // K_OR_MEM
	&g_op_mod_rm_reg_eax_r15_d, // R32_REG
	&g_op_mod_rm_rm_reg_only_eax_r15_d, // R32_RM
	&g_op_hx_eax_r15_d, // R32_VVVV
	&g_op_mod_rm_reg_rax_r15, // R64_REG
	&g_op_mod_rm_rm_reg_only_rax_r15, // R64_RM
	&g_op_hx_rax_r15, // R64_VVVV
	&g_op_mod_rm_reg_k0_k7, // K_REG
	&g_op_mod_rm_rm_reg_only_k0_k7, // K_RM
	&g_op_hx_k0_k7, // K_VVVV
	&g_op_mod_rm_reg_xmm0_xmm15, // XMM_REG
	&g_op_mod_rm_rm_reg_only_xmm0_xmm15, // XMM_RM
	&g_op_hx_xmm0_xmm15, // XMM_VVVV
	&g_op_is_x_xmm0_xmm15, // XMM_IS4
	&g_op_is_x_xmm0_xmm15, // XMM_IS5
	&g_op_mod_rm_reg_ymm0_ymm15, // YMM_REG
	&g_op_mod_rm_rm_reg_only_ymm0_ymm15, // YMM_RM
	&g_op_hx_ymm0_ymm15, // YMM_VVVV
	&g_op_is_x_ymm0_ymm15, // YMM_IS4
	&g_op_is_x_ymm0_ymm15, // YMM_IS5
	&g_op_i4, // IMM4_M2Z
	&g_op_ib_immediate8, // IMM8
	&g_opr_di, // SEG_R_DI
	&g_op_j_near_branch64_1, // BR64_1
	&g_op_j_near_branch64_4, // BR64_4
	&g_op_mod_rm_rm_mem_only_true, // SIBMEM
	&g_op_mod_rm_reg_tmm0_tmm7, // TMM_REG
	&g_op_mod_rm_rm_reg_only_tmm0_tmm7, // TMM_RM
	&g_op_hx_tmm0_tmm7, // TMM_VVVV
}};

inline constexpr std::array<const Op*, 19> XOP_TABLE = {{
	&g_none, // NONE
	&g_op_mod_rm_rm_eax_r15_d, // R32_OR_MEM
	&g_op_mod_rm_rm_rax_r15, // R64_OR_MEM
	&g_op_mod_rm_rm_xmm0_xmm15, // XMM_OR_MEM
	&g_op_mod_rm_rm_ymm0_ymm15, // YMM_OR_MEM
	&g_op_mod_rm_reg_eax_r15_d, // R32_REG
	&g_op_mod_rm_rm_reg_only_eax_r15_d, // R32_RM
	&g_op_hx_eax_r15_d, // R32_VVVV
	&g_op_mod_rm_reg_rax_r15, // R64_REG
	&g_op_mod_rm_rm_reg_only_rax_r15, // R64_RM
	&g_op_hx_rax_r15, // R64_VVVV
	&g_op_mod_rm_reg_xmm0_xmm15, // XMM_REG
	&g_op_hx_xmm0_xmm15, // XMM_VVVV
	&g_op_is_x_xmm0_xmm15, // XMM_IS4
	&g_op_mod_rm_reg_ymm0_ymm15, // YMM_REG
	&g_op_hx_ymm0_ymm15, // YMM_VVVV
	&g_op_is_x_ymm0_ymm15, // YMM_IS4
	&g_op_ib_immediate8, // IMM8
	&g_op_id_immediate32, // IMM32
}};

inline constexpr std::array<const Op*, 32> EVEX_TABLE = {{
	&g_none, // NONE
	&g_op_mod_rm_rm_mem_only_false, // MEM
	&g_op_vsib_xmm0_xmm31, // MEM_VSIB32X
	&g_op_vsib_xmm0_xmm31, // MEM_VSIB64X
	&g_op_vsib_ymm0_ymm31, // MEM_VSIB32Y
	&g_op_vsib_ymm0_ymm31, // MEM_VSIB64Y
	&g_op_vsib_zmm0_zmm31, // MEM_VSIB32Z
	&g_op_vsib_zmm0_zmm31, // MEM_VSIB64Z
	&g_op_mod_rm_rm_eax_r15_d, // R32_OR_MEM
	&g_op_mod_rm_rm_rax_r15, // R64_OR_MEM
	&g_op_mod_rm_rm_xmm0_xmm31, // XMM_OR_MEM
	&g_op_mod_rm_rm_ymm0_ymm31, // YMM_OR_MEM
	&g_op_mod_rm_rm_zmm0_zmm31, // ZMM_OR_MEM
	&g_op_mod_rm_reg_eax_r15_d, // R32_REG
	&g_op_mod_rm_rm_reg_only_eax_r15_d, // R32_RM
	&g_op_mod_rm_reg_rax_r15, // R64_REG
	&g_op_mod_rm_rm_reg_only_rax_r15, // R64_RM
	&g_op_mod_rm_reg_k0_k7, // K_REG
	&g_op_mod_rm_reg_k0_k7, // KP1_REG
	&g_op_mod_rm_rm_reg_only_k0_k7, // K_RM
	&g_op_mod_rm_reg_xmm0_xmm31, // XMM_REG
	&g_op_mod_rm_rm_reg_only_xmm0_xmm31, // XMM_RM
	&g_op_hx_xmm0_xmm31, // XMM_VVVV
	&g_op_hx_xmm0_xmm31, // XMMP3_VVVV
	&g_op_mod_rm_reg_ymm0_ymm31, // YMM_REG
	&g_op_mod_rm_rm_reg_only_ymm0_ymm31, // YMM_RM
	&g_op_hx_ymm0_ymm31, // YMM_VVVV
	&g_op_mod_rm_reg_zmm0_zmm31, // ZMM_REG
	&g_op_mod_rm_rm_reg_only_zmm0_zmm31, // ZMM_RM
	&g_op_hx_zmm0_zmm31, // ZMM_VVVV
	&g_op_hx_zmm0_zmm31, // ZMMP3_VVVV
	&g_op_ib_immediate8, // IMM8
}};

inline constexpr std::array<const Op*, 9> MVEX_TABLE = {{
	&g_none, // NONE
	&g_op_mod_rm_rm_mem_only_false, // MEM
	&g_op_vsib_zmm0_zmm31, // MEM_VSIB32Z
	&g_op_mod_rm_rm_zmm0_zmm31, // ZMM_OR_MEM
	&g_op_mod_rm_reg_k0_k7, // K_REG
	&g_op_hx_k0_k7, // K_VVVV
	&g_op_mod_rm_reg_zmm0_zmm31, // ZMM_REG
	&g_op_hx_zmm0_zmm31, // ZMM_VVVV
	&g_op_ib_immediate8, // IMM8
}};


} // namespace iced_x86::internal

#endif // ICED_X86_ENCODER_OPS_TABLES_HPP
