srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "D:/XILINX_IDE/Vivado/2020.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10 (VHDL-9003)
INFO: analyzing package 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package body 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package 'xcc_utils_v3_0'

INFO: analyzing package body 'xcc_utils_v3_0'

-- Analyzing VHDL file "c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6 (VHDL-9003)
INFO: analyzing package 'global_util_pkg'

INFO: analyzing package body 'global_util_pkg'

c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/axi_utils_v2_0_vh_rfs.vhd(414): WARNING: unmatched  translate/synthesis off pragma found; matching pair with same keywords is required (VHDL-1376)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/axi_utils_v2_0_vh_rfs.vhd(4774): WARNING: unexpected EOF (VHDL-1283)
-- Analyzing VHDL file "c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd" into library fir_compiler_v7_2_15 (VHDL-9003)
INFO: analyzing package 'fir_compiler_v7_2_15_viv_comp'

INFO: analyzing package 'fir_compiler_v7_2_15_comp'

INFO: analyzing package 'components'

INFO: analyzing package 'globals_pkg'

INFO: analyzing package body 'globals_pkg'

INFO: analyzing entity 'sp_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'sp_mem' (VHDL-9006)
INFO: analyzing entity 'dpr_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'dpr_mem' (VHDL-9006)
INFO: analyzing entity 'dpt_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'dpt_mem' (VHDL-9006)
INFO: analyzing entity 'delay' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'delay' (VHDL-9006)
INFO: analyzing entity 'muxf_bus' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'muxf_bus' (VHDL-9006)
INFO: analyzing entity 'buff' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'buff' (VHDL-9006)
INFO: analyzing entity 'wrap_buff' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'wrap_buff' (VHDL-9006)
INFO: analyzing entity 'cntrl_delay' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'cntrl_delay' (VHDL-9006)
INFO: analyzing entity 'add_sub' (VHDL-1012)
INFO: analyzing architecture 'structural' of entity 'add_sub' (VHDL-9006)
INFO: analyzing entity 'calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'calc' (VHDL-9006)
INFO: analyzing entity 'add_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'add_accum' (VHDL-9006)
INFO: analyzing entity 'addsub_mult_add' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_mult_add' (VHDL-9006)
INFO: analyzing entity 'addsub_mult_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_mult_accum' (VHDL-9006)
INFO: analyzing entity 'rounder' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'rounder' (VHDL-9006)
INFO: analyzing entity 'filt_mem' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'filt_mem' (VHDL-9006)
INFO: analyzing entity 'cnfg_and_reload' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'cnfg_and_reload' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13446): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'ext_mult' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'ext_mult' (VHDL-9006)
INFO: analyzing entity 'single_rate' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'single_rate' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15587): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19918): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'halfband_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'halfband_interpolation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(20608): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(24249): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'halfband_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'halfband_decimation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(25457): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(28742): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'polyphase_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_decimation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(29453): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(34807): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'decimation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(35770): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(39648): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'polyphase_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_interpolation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(40757): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(48345): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'polyphase_interpolation_sym_ssr' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'polyphase_interpolation_sym_ssr' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(49057): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(53807): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'transpose_single_rate' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_single_rate' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(54558): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(56038): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'transpose_decimation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_decimation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(56797): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(58333): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'transpose_interpolation' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'transpose_interpolation' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(59102): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(60881): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'single_rate_hb_hilb_ipol' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'single_rate_hb_hilb_ipol' (VHDL-9006)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(61561): ERROR: 'glb_ifx_slave' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(65569): ERROR: 'glb_ifx_master' is not compiled in library 'axi_utils_v2_0_6' (VHDL-1240)
INFO: analyzing entity 'fir_compiler_v7_2_15_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'fir_compiler_v7_2_15_viv' (VHDL-9006)
INFO: analyzing entity 'fir_compiler_v7_2_15' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'fir_compiler_v7_2_15' (VHDL-9006)
-- Analyzing VHDL file "c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fir_compiler_0' (VHDL-1012)
INFO: analyzing architecture 'fir_compiler_0_arch' of entity 'fir_compiler_0' (VHDL-9006)
Listing tops:
VHDLTop: library:xil_defaultlib entity:fir_compiler_0 arch:
VHDLTop: library:xil_defaultlib entity:fir_compiler_0 arch:
VHDLTop: library:fir_compiler_v7_2_15 entity:fir_compiler_v7_2_15 arch:
VHDLTop: library:fir_compiler_v7_2_15 entity:fir_compiler_v7_2_15 arch:
END of tops
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd(59): INFO: executing 'fir_compiler_0_default(fir_compiler_0_arch)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(67113): INFO: executing '\fir_compiler_v7_2_15(c_xdevicefamily="zynq",c_component_name="fir_compiler_0",c_coef_file="fir_compiler_0.mif",c_coef_file_lines=1152,c_num_filts=2,c_num_taps=571,c_coef_reload=1,c_col_mode=1,c_col_config="6",c_optimization=2046,c_accum_path_widths="42",c_output_width=42,c_output_path_widths="42",c_accum_op_path_widths="42",c_num_madds=6,c_oversampling_rate=48,c_input_rate=50,c_output_rate=50,c_coef_memtype=1,c_mem_arrangement=3,c_latency=68,c_has_aresetn=1,c_m_data_tdata_width=48,c_has_config_channel=1,c_config_tdata_width=8,c_reload_tdata_width=16)(1,4)(1,2)(1,14)(1,18)(1,5)(1,1)(1,2)(1,2)(1,2)(1,2)(1,1)(1,1)(1,1)(1,1)(1,1)(1,2)(1,2)(1,2)(1,4)(1,1)(1,1)(1,4)\(xilinx)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(65745): INFO: executing '\fir_compiler_v7_2_15_viv(c_xdevicefamily="zynq",c_component_name="fir_compiler_0",c_coef_file="fir_compiler_0.mif",c_coef_file_lines=1152,c_num_filts=2,c_num_taps=571,c_coef_reload=1,c_col_mode=1,c_col_config="6",c_optimization=2046,c_accum_path_widths="42",c_output_width=42,c_output_path_widths="42",c_accum_op_path_widths="42",c_num_madds=6,c_oversampling_rate=48,c_input_rate=50,c_output_rate=50,c_coef_memtype=1,c_mem_arrangement=3,c_latency=68,c_has_aresetn=1,c_m_data_tdata_width=48,c_has_config_channel=1,c_config_tdata_width=8,c_reload_tdata_width=16)(1,4)(1,2)(1,14)(1,18)(1,5)(1,1)(1,2)(1,2)(1,2)(1,2)(1,1)(1,1)(1,1)(1,1)(1,1)(1,2)(1,2)(1,2)(1,4)(1,1)(1,1)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15070): INFO: executing '\single_rate(c_xdevicefamily="zynq",c_component_name="fir_compiler_0",c_coef_file="fir_compiler_0.mif",c_coef_file_lines=1152,c_num_filts=2,c_num_taps=571,c_coef_reload=1,c_col_mode=1,c_col_config="6",c_optimization=2046,c_accum_path_widths="42",c_output_width=42,c_output_path_widths="42",c_accum_op_path_widths="42",c_num_madds=6,c_oversampling_rate=48,c_input_rate=50,c_output_rate=50,c_coef_memtype=1,c_mem_arrangement=3,c_latency=68,c_has_aresetn=1,c_m_data_tdata_width=48,c_has_config_channel=1,c_config_tdata_width=8,c_reload_tdata_width=16)(1,4)(1,2)(1,14)(1,18)(1,5)(1,1)(1,2)(1,2)(1,2)(1,2)(1,1)(1,1)(1,1)(1,1)(1,1)(1,2)(1,2)(1,2)(1,4)(1,1)(1,1)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5520): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15390): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15391): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15394): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15395): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15399): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15400): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15404): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15405): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15406): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15469): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15487): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15500): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15505): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17510): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17511): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17512): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17513): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17514): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17572): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17574): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17576): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17578): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17580): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13033): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13033): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12946): INFO: executing '\cnfg_and_reload(c_xdevicefamily="zynq",c_num_filts=2,c_config_items=1,c_config_sync=0,c_num_channels=1,c_filts_packed=0,c_filt_mem_depth=48,c_coef_mem_offset=0,c_fixed_chan_pat=true,c_num_pat=1,c_cont_px_list=(-1),c_has_reload=true,c_reload_slots=1,c_num_madds=6,c_coef_width=16,c_coef_addr_width=8,c_coef_mem_lat=2,c_use_mem_casc=false,c_reload_delay=3,c_reload_extra_delay=1,c_chan_fsel_width=2,c_optimization=2046)(7,0)(15,0)(0,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13097): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13160): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(13162): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq")(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(2,1,true,0,2,2,false),c_init="0100",c_has_ceb=true)(0,0)(1,0)(0,0)(1,0)(1,0)(1,4)(3,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=4,c_xdevicefamily="zynq",c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=3,c_xdevicefamily="zynq",c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=2,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=4,c_xdevicefamily="zynq",c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=6,c_xdevicefamily="zynq",c_width=16,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=5,c_xdevicefamily="zynq",c_width=8,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=5,c_xdevicefamily="zynq",c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=5,c_xdevicefamily="zynq",c_width=6,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="zynq",c_width=6,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=3,c_xdevicefamily="zynq",c_width=8,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq",c_width=7,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="zynq",c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq",c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_mem_type=3,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="zynq",c_mem_type=3,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq",c_mem_type=3,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=4,c_xdevicefamily="zynq",c_mem_type=3,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=3,c_xdevicefamily="zynq",c_mem_type=3,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10453): INFO: executing '\cntrl_delay(c_delay_len=0,c_mem_type=3,c_optimization=2046)(19,0)(wrap_buff_sclr,addsup)(19,0)(wrap_buff_sclr,addsup)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6002): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6002): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6024): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6024): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,0,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,0,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0",c_mem_a_has_sclr=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: executing '\sp_mem(c_xdevicefamily="zynq",c_param=(0,1,false,-2147483648,-2147483648,-2147483648,false),c_init="0")(5,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,1,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,1,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0")(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,2,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,2,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0")(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,3,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,3,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0")(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,4,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,4,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0")(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((data,5,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,5,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=6,c_dataa_width=16,c_addrb_width=6,c_datab_width=16,c_init="0")(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,0,(1,1,true,0,16,192,false)),(coef,0,(1,1,true,0,16,192,false)),0,3071,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110110011111111111011010011111111101110011111111110110110111111111011100011111111101110111111111110111011111111111011111011111111110000001111111111000011111111111100011011111111110010101111111111001101111111111101001011111111110101111111111111011100111111111110001011111111111010011111111111101111111111111111011111111111111111110000000000001001000000000001001100000000000111100000000000101001000000000011011000000000010001000000000001010011000000000110001000000000011101000000000010000110000000001001101100000000101100000000000011000111000000001110000000000000111110110000000100011000000000010011011100000001010110000000000101111100000000011010001000000001110010110000000111110110000000100010010100000010010101111111001000110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110100110000011111010100101011111101011000111111110101111101011111011001000111111101101011001111110111000101011111011101101011111101111100100111111000000111111111100001110111111110001100100111111001000110111111100101101001111110011011011111111010000000011111101001001011111110101001000111111010110101111111101100010111111110110101100111111011100101011111101111010001111111000000100111111100001111111111110001110011111111001010010111111100110100111111110011111111111111010010100111111101010100011111110101110101111111011001011111111101101101011111110111010011111111011110101111111110000000111111111000010111111111100010100111111110001101011111111001000001111111100100100111111110010011011111111001001101111111100100110000110000110101000000000000000000000000000000000",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(3071,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110110011111111111011010011111111101110011111111110110110111111111011100011111111101110111111111110111011111111111011111011111111110000001111111111000011111111111100011011111111110010101111111111001101111111111101001011111111110101111111111111011100111111111110001011111111111010011111111111101111111111111111011111111111111111110000000000001001000000000001001100000000000111100000000000101001000000000011011000000000010001000000000001010011000000000110001000000000011101000000000010000110000000001001101100000000101100000000000011000111000000001110000000000000111110110000000100011000000000010011011100000001010110000000000101111100000000011010001000000001110010110000000111110110000000100010010100000010010101111111001000110110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110100110000011111010100101011111101011000111111110101111101011111011001000111111101101011001111110111000101011111011101101011111101111100100111111000000111111111100001110111111110001100100111111001000110111111100101101001111110011011011111111010000000011111101001001011111110101001000111111010110101111111101100010111111110110101100111111011100101011111101111010001111111000000100111111100001111111111110001110011111111001010010111111100110100111111110011111111111111010010100111111101010100011111110101110101111111011001011111111101101101011111110111010011111111011110101111111110000000111111111000010111111111100010100111111110001101011111111001000001111111100100100111111110010011011111111001001101111111100100110000110000110101000000000000000000000000000000000",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(3071,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,1,(1,1,true,0,16,192,false)),(coef,1,(1,1,true,0,16,192,false)),3072,6143,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110110111111111111010011111111111100101111111111101111111111111110111011111111111011001111111111101010111111111110011111111111111001101111111111100100111111111110000111111111111000001111111111011110111111111101110011111111110110101111111111011000111111111101011011111111110101001111111111010010111111111101000011111111110011111111111111001101111111111100101111111111110010101111111111001000111111111100011111111111110001011111111111000100111111111100001011111111110000011111111110111111111111111011110111111111101111001111111110111011111111111011101011111111101110011111111110111000111111111011100011111111101101111111111110110110111111111011010111111111101101001111111110110011111111111011001111111111101101001111111110110100111111111011010111111111101100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011101100110011101111000001001110111100111100111011110111011011101111101100011110111111101100111100000010100011110000011001011111000010100010111100001110000111110001001000001111000101100001111100011010000011110001110111111111001000100001111100100110001011110010101001001111001011100101111100110010011111110011011010011111001110101011111100111110110111110100001011111111010001110001111101001011001111110100111101011111010100110110111101010111100011110101101110011111010111111001111101100011101011110110011110101111011010111001111101101111100011110111001101111111011101110101111101111011001011110111111011111111100000101011111110000110011111111000101000101111100011011100111110010001011011111001010011111111100110000111111110011011111011111001111101011111101000101100",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(6143,3072)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110110111111111111010011111111111100101111111111101111111111111110111011111111111011001111111111101010111111111110011111111111111001101111111111100100111111111110000111111111111000001111111111011110111111111101110011111111110110101111111111011000111111111101011011111111110101001111111111010010111111111101000011111111110011111111111111001101111111111100101111111111110010101111111111001000111111111100011111111111110001011111111111000100111111111100001011111111110000011111111110111111111111111011110111111111101111001111111110111011111111111011101011111111101110011111111110111000111111111011100011111111101101111111111110110110111111111011010111111111101101001111111110110011111111111011001111111111101101001111111110110100111111111011010111111111101100110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011101100110011101111000001001110111100111100111011110111011011101111101100011110111111101100111100000010100011110000011001011111000010100010111100001110000111110001001000001111000101100001111100011010000011110001110111111111001000100001111100100110001011110010101001001111001011100101111100110010011111110011011010011111001110101011111100111110110111110100001011111111010001110001111101001011001111110100111101011111010100110110111101010111100011110101101110011111010111111001111101100011101011110110011110101111011010111001111101101111100011110111001101111111011101110101111101111011001011110111111011111111100000101011111110000110011111111000101000101111100011011100111110010001011011111001010011111111100110000111111110011011111011111001111101011111101000101100",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(6143,3072)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,2,(1,1,true,0,16,192,false)),(coef,2,(1,1,true,0,16,192,false)),6144,9215,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000111000000000100011100000000010001100000000001000101000000000100010000000000010000110000000001000010000000000100000100000000001111110000000000111110000000000011110100000000001110110000000000111010000000000011100000000000001101110000000000110110000000000011010000000000001100100000000000110001000000000010111100000000001011010000000000101100000000000010101000000000001010000000000000100110000000000010010100000000001000110000000000100001000000000001111100000000000111010000000000011011000000000001100100000000000101110000000000010101000000000001001100000000000100010000000000001110000000000000110000000000000010100000000000001000000000000000011100000000000001010000000000000011000000000000000011111111111111101111111111111100111111111111101011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011011001110011101101010111111110110100100110111011001111000111101100101111111110110010010000111011000110010111101100001111011110110000011000111010111111011111101011110110001110101110111101111010111010010111101011100100011110101101111111111010110111000011101011011001001110101101011011111010110101010111101011010100101110101101010010111010110101010011101011010110011110101101100000111010110110101111101011011101111110101110000110111010111001100011101011101011001110101111000010111010111101101011101011111101011110110000010010111011000011000011101100010100011110110001110100111011001001100011101100101111111110110011100111111011010001000111101101001111001110110101101001111011011001100011101101110010001110110111111001111011100010110011101110011000001110111010010101",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(9215,6144)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000111000000000100011100000000010001100000000001000101000000000100010000000000010000110000000001000010000000000100000100000000001111110000000000111110000000000011110100000000001110110000000000111010000000000011100000000000001101110000000000110110000000000011010000000000001100100000000000110001000000000010111100000000001011010000000000101100000000000010101000000000001010000000000000100110000000000010010100000000001000110000000000100001000000000001111100000000000111010000000000011011000000000001100100000000000101110000000000010101000000000001001100000000000100010000000000001110000000000000110000000000000010100000000000001000000000000000011100000000000001010000000000000011000000000000000011111111111111101111111111111100111111111111101011111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111011011001110011101101010111111110110100100110111011001111000111101100101111111110110010010000111011000110010111101100001111011110110000011000111010111111011111101011110110001110101110111101111010111010010111101011100100011110101101111111111010110111000011101011011001001110101101011011111010110101010111101011010100101110101101010010111010110101010011101011010110011110101101100000111010110110101111101011011101111110101110000110111010111001100011101011101011001110101111000010111010111101101011101011111101011110110000010010111011000011000011101100010100011110110001110100111011001001100011101100101111111110110011100111111011010001000111101101001111001110110101101001111011011001100011101101110010001110110111111001111011100010110011101110011000001110111010010101",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(9215,6144)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,3,(1,1,true,0,16,192,false)),(coef,3,(1,1,true,0,16,192,false)),9216,12287,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110100000000000100000000000000010100000000000001011100000000000110100000000000011101000000000010000000000000001000100000000000100101000000000010100000000000001010100000000000101101000000000010111100000000001100010000000000110011000000000011010100000000001101110000000000111001000000000011101100000000001111010000000000111110000000000100000000000000010000010000000001000010000000000100010000000000010001010000000001000110000000000100011100000000010001110000000001001000000000000100100100000000010010010000000001001010000000000100101000000000010010100000000001001011000000000100101100000000010010110000000001001011000000000100101000000000010010100000000001001010000000000100101000000000010010100000000001001001000000000100100100000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111010100001000000110100000011101000010000001100110110000000101100110010000010011001000000000111111101000000011001011100000001001100110000000011010000000000000110111000000000000011100111111110101111111111110101001011111110111101110111111010011100111111100100010011111101111011011111110110011000111111010100010101111100111100110111110010100010111111000101010001111100000001111111101110111100111110110111001101111011001010111111101011100101111110101010001001111010010111111111101000011111011110011110000011111001101001000111100101101001011110010011000001111000111110001111100011000011011110001000111111111000010111011111100000101101111101111111111101110111110100101111011110101000011101110111111101110111010110000111011100110011011101110000111111110110111011100",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(12287,9216)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000110100000000000100000000000000010100000000000001011100000000000110100000000000011101000000000010000000000000001000100000000000100101000000000010100000000000001010100000000000101101000000000010111100000000001100010000000000110011000000000011010100000000001101110000000000111001000000000011101100000000001111010000000000111110000000000100000000000000010000010000000001000010000000000100010000000000010001010000000001000110000000000100011100000000010001110000000001001000000000000100100100000000010010010000000001001010000000000100101000000000010010100000000001001011000000000100101100000000010010110000000001001011000000000100101000000000010010100000000001001010000000000100101000000000010010100000000001001001000000000100100100000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001111010100001000000110100000011101000010000001100110110000000101100110010000010011001000000000111111101000000011001011100000001001100110000000011010000000000000110111000000000000011100111111110101111111111110101001011111110111101110111111010011100111111100100010011111101111011011111110110011000111111010100010101111100111100110111110010100010111111000101010001111100000001111111101110111100111110110111001101111011001010111111101011100101111110101010001001111010010111111111101000011111011110011110000011111001101001000111100101101001011110010011000001111000111110001111100011000011011110001000111111111000010111011111100000101101111101111111111101110111110100101111011110101000011101110111111101110111010110000111011100110011011101110000111111110110111011100",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(12287,9216)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,4,(1,1,true,0,16,192,false)),(coef,4,(1,1,true,0,16,192,false)),12288,15359,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100101000111111110010110111111111001100101111111100110111111111110011110011111111010000011111111101000110111111110100101111111111010100001111111101010110111111110101101111111111011000001111111101100101111111110110101011111111011011111111111101110101111111110111101011111111011111111111111110000100111111111000100111111111100011101111111110010011111111111001100011111111100111011111111110100010111111111010011111111111101011001111111110110001111111111011010111111111101110101111111110111111111111111100010011111111110010001111111111001101111111111101001011111111110101101111111111011010111111111101111111111111111000111111111111100111111111111110101111111111111100001111111111110011111111111111011111111111111110111111111111111111000000000000001100000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101011000101000110100101100000011001111010101001100101111011100110010000101100011000100110011001100000100111100101111011010000010111001111111001011011001010100101100101010010010101110111011001010101100110000101001110111000010100011101010001001111111011100100111000000110010011000001111001001010001100100100100001000110010001100101100001000100011010100100001001111100010000001000110000111110100111000011110010101100001110101011110000111000110011000011011011011110001101001111000000110011000001000011000100011000001011110010111000101101010001000010101101011110001010010111101000100111100101100010010110110110001000111101101000100001111111100010000000101000000111100101001000011100100000100001101010110100000110001110101000010111001001000001010101100010000100111010010",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(15359,12288)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100101000111111110010110111111111001100101111111100110111111111110011110011111111010000011111111101000110111111110100101111111111010100001111111101010110111111110101101111111111011000001111111101100101111111110110101011111111011011111111111101110101111111110111101011111111011111111111111110000100111111111000100111111111100011101111111110010011111111111001100011111111100111011111111110100010111111111010011111111111101011001111111110110001111111111011010111111111101110101111111110111111111111111100010011111111110010001111111111001101111111111101001011111111110101101111111111011010111111111101111111111111111000111111111111100111111111111110101111111111111100001111111111110011111111111111011111111111111110111111111111111111000000000000001100000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101011000101000110100101100000011001111010101001100101111011100110010000101100011000100110011001100000100111100101111011010000010111001111111001011011001010100101100101010010010101110111011001010101100110000101001110111000010100011101010001001111111011100100111000000110010011000001111001001010001100100100100001000110010001100101100001000100011010100100001001111100010000001000110000111110100111000011110010101100001110101011110000111000110011000011011011011110001101001111000000110011000001000011000100011000001011110010111000101101010001000010101101011110001010010111101000100111100101100010010110110110001000111101101000100001111111100010000000101000000111100101001000011100100000100001101010110100000110001110101000010111001001000001010101100010000100111010010",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(15359,12288)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="zynq",c_param=((reload,5,(1,1,true,0,16,192,false)),(coef,5,(1,1,true,0,16,192,false)),15360,18431,true),c_addra_width=8,c_dataa_width=16,c_addrb_width=8,c_datab_width=16,c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111010100000111111101010000011111110101000011111111010100001111111101010000111111110101000101111111010100011111111101010010011111110101001011111111010100110111111101010011111111110101010011111111010101010111111101010110011111110101011011111111010101111111111101011000111111110101101001111111010110110111111101011100011111110101110111111111010111101111111101100000011111110110000111111111011000110111111101100100111111110110011001111111011010000111111101101001111111110110101101111111011011010111111101101111011111110111000011111111011100101111111101110100111111110111011011111111011110001111111101111011011111110111110101111111011111110111111110000001111111111000001111111111100001100111111110001000011111111000101011111111100011010111111110001111011111111001000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010111111110001001011111110010100101111110000010010111110001101001011110011110100101110110111010010111001100001001011011101010100101101001100010010110001110101001010111010010100101010110000010010100111001001001010001011100100100111100100010010011001011001001001010000110100100011101010010010001000110001001000001010010100011111000001010001110101010001000110111000110100011001101100010001011111000101000101011100010100010011101100010001000110001101000011110101010100001101000011010000101010110001000010000100010100000101110010010000001100111101000000001010000011111101111100001111101100110100111110000110100011110101100011001111001010100100111011111010110011101100101010001110100110011000111001100111100011100011010011001110000000010100110111001101000011011001100000",c_mem_b_has_ce=true)(7,0)(15,0)(15,0)(7,0)(15,0)(15,0)(1,4)(18431,15360)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(8338): INFO: executing '\dpr_mem(c_xdevicefamily="zynq",c_param=(1,1,true,0,16,192,false),c_init="000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111010100000111111101010000011111110101000011111111010100001111111101010000111111110101000101111111010100011111111101010010011111110101001011111111010100110111111101010011111111110101010011111111010101010111111101010110011111110101011011111111010101111111111101011000111111110101101001111111010110110111111101011100011111110101110111111111010111101111111101100000011111110110000111111111011000110111111101100100111111110110011001111111011010000111111101101001111111110110101101111111011011010111111101101111011111110111000011111111011100101111111101110100111111110111011011111111011110001111111101111011011111110111110101111111011111110111111110000001111111111000001111111111100001100111111110001000011111111000101011111111100011010111111110001111011111111001000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010111111110001001011111110010100101111110000010010111110001101001011110011110100101110110111010010111001100001001011011101010100101101001100010010110001110101001010111010010100101010110000010010100111001001001010001011100100100111100100010010011001011001001001010000110100100011101010010010001000110001001000001010010100011111000001010001110101010001000110111000110100011001101100010001011111000101000101011100010100010011101100010001000110001101000011110101010100001101000011010000101010110001000010000100010100000101110010010000001100111101000000001010000011111101111100001111101100110100111110000110100011110101100011001111001010100100111011111010110011101100101010001110100110011000111001100111100011100011010011001110000000010100110111001101000011011001100000",c_has_ceb=true)(7,0)(15,0)(7,0)(15,0)(15,0)(1,4)(18431,15360)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10453): INFO: executing '\cntrl_delay(c_delay_len=1,c_mem_type=3,c_optimization=2046)(7,0)(buff_we,mem_we)(7,0)(buff_we,mem_we)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq",c_width=16,c_mem_type=3,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10453): INFO: executing '\cntrl_delay(c_delay_len=0,c_mem_type=3,c_keep_hier=true,c_optimization=2046)(19,0)(wrap_buff_sclr,addsup)(19,0)(wrap_buff_sclr,addsup)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9433): INFO: executing '\buff(c_xdevicefamily="zynq",c_depth=2,c_has_sclr=1,c_optimization=2046)(15,0)(15,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="zynq",c_width=16,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9433): INFO: executing '\buff(c_xdevicefamily="zynq",c_depth=1,c_has_sclr=1,c_optimization=2046)(15,0)(15,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="zynq",c_width=16,c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19119): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=8,c_keep_hier=true)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: executing '\addsub_mult_add(c_xdevicefamily="zynq",c_data_sign=0,c_coef_sign=0,c_p_width=42,c_use_fab_pin=true,c_config=(1,0,0,1,1,false,false,0,4,4))(15,0)(15,0)(15,0)(9,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=48,c_mem_type=0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=2)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=16)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: executing '\calc(c_xdevicefamily="zynq",c_param=(1,0,0,1,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",42,(false,false,false,false,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,16))(15,0)(15,0)(47,0)(15,0)(47,0)(47,0)(47,0)(29,0)(9,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11807): INFO: executing '\addsub_mult_add(c_xdevicefamily="zynq",c_data_sign=0,c_coef_sign=0,c_p_width=42,c_use_fab_pin=false,c_config=(1,0,0,1,1,false,false,0,4,4))(15,0)(15,0)(15,0)(9,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_keep_hier=true)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(11581): INFO: executing '\add_accum(c_xdevicefamily="zynq",c_concat_width=42,c_c_width=42,c_p_width=42,c_funcs_used=(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(9,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=42)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: executing '\calc(c_xdevicefamily="zynq",c_param=(0,2,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",42,(true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,1,1),c_use_mult=false)(17,0)(29,0)(41,0)(17,0)(47,0)(47,0)(47,0)(29,0)(9,0)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=18)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="zynq",c_width=30)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=11,c_xdevicefamily="zynq",c_has_sclr=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=14,c_xdevicefamily="zynq",c_has_sclr=1,c_gen_sclr_pipe=1,c_optimization=2046)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/synth/fir_compiler_0.vhd(223): ERROR: library name 'fir_compiler_v7_2_15' of instantiated unit conflicts with visible identifier (VHDL-1605)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(67113): INFO: executing 'fir_compiler_v7_2_15_default(xilinx)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(65745): INFO: executing '\fir_compiler_v7_2_15_viv(1,7)(1,2)(1,28)(1,32)(1,5)(1,1)(1,2)(1,2)(1,2)(1,2)(1,1)(1,1)(1,1)(1,1)(1,1)(1,2)(1,2)(1,2)(1,4)(1,1)(1,1)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15070): INFO: executing '\single_rate(1,7)(1,2)(1,28)(1,32)(1,5)(1,1)(1,2)(1,2)(1,2)(1,2)(1,1)(1,1)(1,1)(1,1)(1,1)(1,2)(1,2)(1,2)(1,4)(1,1)(1,1)(1,4)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(4565): ERROR: file 'filepointer' is not open (VHDL-1756)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15390): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15391): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15394): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15395): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15399): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15400): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15404): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15405): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15406): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15469): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15487): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15500): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(15505): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17510): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17511): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17512): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17513): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17514): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17572): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17574): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17576): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17578): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(17580): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_width=16)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_width=4)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="virtex6",c_width=4)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_width=7)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6")(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_mem_type=3)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=1,c_xdevicefamily="virtex6",c_mem_type=3)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=3,c_xdevicefamily="virtex6",c_mem_type=3)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="virtex6",c_mem_type=3)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18560): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(3142): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2961): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(2965): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(5503): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6002): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6002): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6024): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(6024): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="virtex6",c_param=((data,0,(0,1,false,-2147483648,-2147483648,-2147483648,false)),(data_sym,0,(0,1,false,-2147483648,-2147483648,-2147483648,false)),0,0,false),c_addra_width=4,c_dataa_width=16,c_addrb_width=4,c_datab_width=16,c_init="U")(3,0)(15,0)(15,0)(3,0)(15,0)(15,0)(1,7)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: executing '\sp_mem(c_xdevicefamily="virtex6",c_param=(0,1,false,-2147483648,-2147483648,-2147483648,false),c_init="U")(3,0)(15,0)(15,0)(1,7)(0,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12668): INFO: executing '\filt_mem(c_xdevicefamily="virtex6",c_param=((coef,0,(2,1,true,0,16,11,true)),(unused,0,(-2147483648,-2147483648,false,-2147483648,-2147483648,-2147483648,false)),0,175,false),c_addra_width=4,c_dataa_width=16,c_addrb_width=0,c_datab_width=0,c_init="UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU")(3,0)(15,0)(15,0)(3,0)(15,0)(15,0)(1,7)(175,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12730): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12733): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(7955): INFO: executing '\sp_mem(c_xdevicefamily="virtex6",c_param=(2,1,true,0,16,11,true),c_init="UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU")(3,0)(15,0)(15,0)(1,7)(175,0)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(18946): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10453): INFO: executing '\cntrl_delay(c_delay_len=0,c_mem_type=3,c_keep_hier=true)(11,0)(wrap_buff_sclr,addsup)(11,0)(wrap_buff_sclr,addsup)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(19034): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9454): WARNING: range is empty (null range) (VHDL-1200)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9433): INFO: executing '\buff(c_xdevicefamily="virtex6",c_depth=2)(15,0)(15,0)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="virtex6",c_width=16)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(12185): INFO: executing '\addsub_mult_accum(c_xdevicefamily="virtex6",c_data_sign=0,c_coef_sign=0,c_p_width=24,c_c_width=24,c_config=(1,0,0,0,0,false,false,0,0,0),c_funcs_used=(false,false,false,false,false,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false))(9,0)(15,0)(15,0)(15,0)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_width=2)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=0,c_xdevicefamily="virtex6",c_width=24,c_mem_type=0)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(10920): INFO: executing '\calc(c_xdevicefamily="virtex6",c_param=(1,0,0,0,0,0,0,0,0,0,0,1,false,"0000000000000000000000000000000000000000000000000000000000","1111111111111111111111111111111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000",24,(false,false,false,false,false,true,true,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false,false),false,0,16,16))(15,0)(15,0)(23,0)(15,0)(47,0)(47,0)(47,0)(29,0)(9,0)(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=-1,c_xdevicefamily="virtex6")(1,7)\(synth)' (VHDL-1067)
c:/Users/hanqi/Desktop/EDA_XILINX/FIR_COE20/vivado_prj/fir_coe20.srcs/sources_1/ip/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd(9012): INFO: executing '\delay(c_delay_len=2,c_xdevicefamily="virtex6")(1,7)\(synth)' (VHDL-1067)
srcscan exits with return value 0
