# System-Bus-Design-Verilog
This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification 

This is the full Architecture Diagram of the Bus
![bus](https://user-images.githubusercontent.com/29881881/41427788-a5a103ae-7025-11e8-9f71-e7d774dcae57.png)


For More information please reffer AMBA Spec 2.0 Rev 
https://developer.arm.com/docs/ihi0011/latest/amba-specification-rev-20

Simulation results of this design are available on
https://drive.google.com/file/d/1A_MhwQ1FTGPJf06GE6neZ6b-RiBfG8ux/view?usp=sharing