# do ../modelsim_script.tcl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:17:00 on Feb 02,2025
# vcom -reportprogress 300 ../tb_counter.vhd ../../counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_counter
# -- Compiling architecture behavior of tb_counter
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture Behavioral of counter
# End time: 04:17:00 on Feb 02,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_counter 
# Start time: 04:17:00 on Feb 02,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_counter(behavior)
# Loading ieee.numeric_std(body)
# Loading work.counter(behavioral)
# ** Warning: NUMERIC_STD.TO_UNSIGNED: vector truncated
#    Time: 95 ns  Iteration: 1  Instance: /tb_counter/uut
