
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< HEAD
  1 .text         00004714  080000b8  080000b8  000010b8  2**2
=======
<<<<<<< HEAD
  1 .text         00004778  080000b8  080000b8  000010b8  2**2
>>>>>>> main
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a8  080047cc  080047cc  000057cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a74  08004a74  00006064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004a74  08004a74  00006064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004a74  08004a74  00006064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a74  08004a74  00005a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004a78  08004a78  00005a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08004a7c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b8  20000064  08004ae0  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000081c  08004ae0  0000681c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e31  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003279  00000000  00000000  0001debd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000a93d  00000000  00000000  00021136  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  0002ba78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ce  00000000  00000000  0002c958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000163e5  00000000  00000000  0002da26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018265  00000000  00000000  00043e0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bfab  00000000  00000000  0005c070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e801b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002efc  00000000  00000000  000e8060  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
<<<<<<< HEAD
 22 .debug_line_str 00000064  00000000  00000000  000eaf5c  2**0
=======
 21 .debug_line_str 00000064  00000000  00000000  000d8e60  2**0
=======
  1 .text         00004eb4  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  08004f6c  08004f6c  00005f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005294  08005294  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005294  08005294  00006294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800529c  0800529c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800529c  0800529c  0000629c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052a0  080052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080052a4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000050c  2000005c  08005300  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000568  08005300  00007568  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dab8  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c58  00000000  00000000  00024b3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000e3a2  00000000  00000000  00028794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e0  00000000  00000000  00036b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013a7  00000000  00000000  00037d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016d9a  00000000  00000000  000390bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f52e  00000000  00000000  0004fe59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e7a6  00000000  00000000  0006f387  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fdb2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000039b8  00000000  00000000  000fdb70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00101528  2**0
>>>>>>> 53-création-de-la-gui
>>>>>>> main
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
 80000d4:	20000064 	.word	0x20000064
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080047b4 	.word	0x080047b4
=======
 80000d4:	2000005c 	.word	0x2000005c
 80000d8:	00000000 	.word	0x00000000
<<<<<<< HEAD
 80000dc:	08004818 	.word	0x08004818
=======
 80000dc:	08004f54 	.word	0x08004f54
>>>>>>> 53-création-de-la-gui
>>>>>>> main

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
<<<<<<< HEAD
 80000f8:	20000068 	.word	0x20000068
 80000fc:	080047b4 	.word	0x080047b4
=======
<<<<<<< HEAD
 80000f8:	20000010 	.word	0x20000010
 80000fc:	08004818 	.word	0x08004818
=======
 80000f8:	20000060 	.word	0x20000060
 80000fc:	08004f54 	.word	0x08004f54
>>>>>>> 53-création-de-la-gui
>>>>>>> main

08000100 <strcmp>:
 8000100:	7802      	ldrb	r2, [r0, #0]
 8000102:	780b      	ldrb	r3, [r1, #0]
 8000104:	2a00      	cmp	r2, #0
 8000106:	d003      	beq.n	8000110 <strcmp+0x10>
 8000108:	3001      	adds	r0, #1
 800010a:	3101      	adds	r1, #1
 800010c:	429a      	cmp	r2, r3
 800010e:	d0f7      	beq.n	8000100 <strcmp>
 8000110:	1ad0      	subs	r0, r2, r3
 8000112:	4770      	bx	lr
<<<<<<< HEAD

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			@ (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr
=======

08000114 <strlen>:
 8000114:	2300      	movs	r3, #0
 8000116:	5cc2      	ldrb	r2, [r0, r3]
 8000118:	3301      	adds	r3, #1
 800011a:	2a00      	cmp	r2, #0
 800011c:	d1fb      	bne.n	8000116 <strlen+0x2>
 800011e:	1e58      	subs	r0, r3, #1
 8000120:	4770      	bx	lr
	...

08000124 <__gnu_thumb1_case_uqi>:
 8000124:	b402      	push	{r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0049      	lsls	r1, r1, #1
 800012c:	5c09      	ldrb	r1, [r1, r0]
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	448e      	add	lr, r1
 8000132:	bc02      	pop	{r1}
 8000134:	4770      	bx	lr
 8000136:	46c0      	nop			@ (mov r8, r8)

08000138 <__gnu_thumb1_case_shi>:
 8000138:	b403      	push	{r0, r1}
 800013a:	4671      	mov	r1, lr
 800013c:	0849      	lsrs	r1, r1, #1
 800013e:	0040      	lsls	r0, r0, #1
 8000140:	0049      	lsls	r1, r1, #1
 8000142:	5e09      	ldrsh	r1, [r1, r0]
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	448e      	add	lr, r1
 8000148:	bc03      	pop	{r0, r1}
 800014a:	4770      	bx	lr

0800014c <__udivsi3>:
 800014c:	2200      	movs	r2, #0
 800014e:	0843      	lsrs	r3, r0, #1
 8000150:	428b      	cmp	r3, r1
 8000152:	d374      	bcc.n	800023e <__udivsi3+0xf2>
 8000154:	0903      	lsrs	r3, r0, #4
 8000156:	428b      	cmp	r3, r1
 8000158:	d35f      	bcc.n	800021a <__udivsi3+0xce>
 800015a:	0a03      	lsrs	r3, r0, #8
 800015c:	428b      	cmp	r3, r1
 800015e:	d344      	bcc.n	80001ea <__udivsi3+0x9e>
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d328      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d30d      	bcc.n	8000188 <__udivsi3+0x3c>
 800016c:	22ff      	movs	r2, #255	@ 0xff
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	ba12      	rev	r2, r2
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d302      	bcc.n	800017e <__udivsi3+0x32>
 8000178:	1212      	asrs	r2, r2, #8
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	d065      	beq.n	800024a <__udivsi3+0xfe>
 800017e:	0b03      	lsrs	r3, r0, #12
 8000180:	428b      	cmp	r3, r1
 8000182:	d319      	bcc.n	80001b8 <__udivsi3+0x6c>
 8000184:	e000      	b.n	8000188 <__udivsi3+0x3c>
 8000186:	0a09      	lsrs	r1, r1, #8
 8000188:	0bc3      	lsrs	r3, r0, #15
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x46>
 800018e:	03cb      	lsls	r3, r1, #15
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b83      	lsrs	r3, r0, #14
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x52>
 800019a:	038b      	lsls	r3, r1, #14
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b43      	lsrs	r3, r0, #13
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x5e>
 80001a6:	034b      	lsls	r3, r1, #13
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b03      	lsrs	r3, r0, #12
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x6a>
 80001b2:	030b      	lsls	r3, r1, #12
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0ac3      	lsrs	r3, r0, #11
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x76>
 80001be:	02cb      	lsls	r3, r1, #11
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a83      	lsrs	r3, r0, #10
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x82>
 80001ca:	028b      	lsls	r3, r1, #10
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a43      	lsrs	r3, r0, #9
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x8e>
 80001d6:	024b      	lsls	r3, r1, #9
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a03      	lsrs	r3, r0, #8
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x9a>
 80001e2:	020b      	lsls	r3, r1, #8
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	d2cd      	bcs.n	8000186 <__udivsi3+0x3a>
 80001ea:	09c3      	lsrs	r3, r0, #7
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xa8>
 80001f0:	01cb      	lsls	r3, r1, #7
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0983      	lsrs	r3, r0, #6
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xb4>
 80001fc:	018b      	lsls	r3, r1, #6
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0943      	lsrs	r3, r0, #5
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xc0>
 8000208:	014b      	lsls	r3, r1, #5
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0903      	lsrs	r3, r0, #4
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xcc>
 8000214:	010b      	lsls	r3, r1, #4
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	08c3      	lsrs	r3, r0, #3
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xd8>
 8000220:	00cb      	lsls	r3, r1, #3
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0883      	lsrs	r3, r0, #2
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xe4>
 800022c:	008b      	lsls	r3, r1, #2
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0843      	lsrs	r3, r0, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xf0>
 8000238:	004b      	lsls	r3, r1, #1
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	1a41      	subs	r1, r0, r1
 8000240:	d200      	bcs.n	8000244 <__udivsi3+0xf8>
 8000242:	4601      	mov	r1, r0
 8000244:	4152      	adcs	r2, r2
 8000246:	4610      	mov	r0, r2
 8000248:	4770      	bx	lr
 800024a:	e7ff      	b.n	800024c <__udivsi3+0x100>
 800024c:	b501      	push	{r0, lr}
 800024e:	2000      	movs	r0, #0
 8000250:	f000 f806 	bl	8000260 <__aeabi_idiv0>
 8000254:	bd02      	pop	{r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)

08000258 <__aeabi_uidivmod>:
 8000258:	2900      	cmp	r1, #0
 800025a:	d0f7      	beq.n	800024c <__udivsi3+0x100>
 800025c:	e776      	b.n	800014c <__udivsi3>
 800025e:	4770      	bx	lr

08000260 <__aeabi_idiv0>:
 8000260:	4770      	bx	lr
 8000262:	46c0      	nop			@ (mov r8, r8)

<<<<<<< HEAD
08000218 <is_index_out_of_bound>:
// Typical bitmap declaration for those function : uint8_t bitmap[BITMAP_SIZE] = {0};
>>>>>>> main

0800014c <__gnu_thumb1_case_uhi>:
 800014c:	b403      	push	{r0, r1}
 800014e:	4671      	mov	r1, lr
 8000150:	0849      	lsrs	r1, r1, #1
 8000152:	0040      	lsls	r0, r0, #1
 8000154:	0049      	lsls	r1, r1, #1
 8000156:	5a09      	ldrh	r1, [r1, r0]
 8000158:	0049      	lsls	r1, r1, #1
 800015a:	448e      	add	lr, r1
 800015c:	bc03      	pop	{r0, r1}
 800015e:	4770      	bx	lr

08000160 <__udivsi3>:
 8000160:	2200      	movs	r2, #0
 8000162:	0843      	lsrs	r3, r0, #1
 8000164:	428b      	cmp	r3, r1
 8000166:	d374      	bcc.n	8000252 <__udivsi3+0xf2>
 8000168:	0903      	lsrs	r3, r0, #4
 800016a:	428b      	cmp	r3, r1
 800016c:	d35f      	bcc.n	800022e <__udivsi3+0xce>
 800016e:	0a03      	lsrs	r3, r0, #8
 8000170:	428b      	cmp	r3, r1
 8000172:	d344      	bcc.n	80001fe <__udivsi3+0x9e>
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d328      	bcc.n	80001cc <__udivsi3+0x6c>
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d30d      	bcc.n	800019c <__udivsi3+0x3c>
 8000180:	22ff      	movs	r2, #255	@ 0xff
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	ba12      	rev	r2, r2
 8000186:	0c03      	lsrs	r3, r0, #16
 8000188:	428b      	cmp	r3, r1
 800018a:	d302      	bcc.n	8000192 <__udivsi3+0x32>
 800018c:	1212      	asrs	r2, r2, #8
 800018e:	0209      	lsls	r1, r1, #8
 8000190:	d065      	beq.n	800025e <__udivsi3+0xfe>
 8000192:	0b03      	lsrs	r3, r0, #12
 8000194:	428b      	cmp	r3, r1
 8000196:	d319      	bcc.n	80001cc <__udivsi3+0x6c>
 8000198:	e000      	b.n	800019c <__udivsi3+0x3c>
 800019a:	0a09      	lsrs	r1, r1, #8
 800019c:	0bc3      	lsrs	r3, r0, #15
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x46>
 80001a2:	03cb      	lsls	r3, r1, #15
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b83      	lsrs	r3, r0, #14
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x52>
 80001ae:	038b      	lsls	r3, r1, #14
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b43      	lsrs	r3, r0, #13
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x5e>
 80001ba:	034b      	lsls	r3, r1, #13
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0b03      	lsrs	r3, r0, #12
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x6a>
 80001c6:	030b      	lsls	r3, r1, #12
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0ac3      	lsrs	r3, r0, #11
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x76>
 80001d2:	02cb      	lsls	r3, r1, #11
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a83      	lsrs	r3, r0, #10
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x82>
 80001de:	028b      	lsls	r3, r1, #10
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a43      	lsrs	r3, r0, #9
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x8e>
 80001ea:	024b      	lsls	r3, r1, #9
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	0a03      	lsrs	r3, r0, #8
 80001f2:	428b      	cmp	r3, r1
 80001f4:	d301      	bcc.n	80001fa <__udivsi3+0x9a>
 80001f6:	020b      	lsls	r3, r1, #8
 80001f8:	1ac0      	subs	r0, r0, r3
 80001fa:	4152      	adcs	r2, r2
 80001fc:	d2cd      	bcs.n	800019a <__udivsi3+0x3a>
 80001fe:	09c3      	lsrs	r3, r0, #7
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xa8>
 8000204:	01cb      	lsls	r3, r1, #7
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0983      	lsrs	r3, r0, #6
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xb4>
 8000210:	018b      	lsls	r3, r1, #6
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0943      	lsrs	r3, r0, #5
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xc0>
 800021c:	014b      	lsls	r3, r1, #5
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xcc>
 8000228:	010b      	lsls	r3, r1, #4
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	08c3      	lsrs	r3, r0, #3
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xd8>
 8000234:	00cb      	lsls	r3, r1, #3
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0883      	lsrs	r3, r0, #2
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xe4>
 8000240:	008b      	lsls	r3, r1, #2
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	0843      	lsrs	r3, r0, #1
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__udivsi3+0xf0>
 800024c:	004b      	lsls	r3, r1, #1
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	1a41      	subs	r1, r0, r1
 8000254:	d200      	bcs.n	8000258 <__udivsi3+0xf8>
 8000256:	4601      	mov	r1, r0
 8000258:	4152      	adcs	r2, r2
 800025a:	4610      	mov	r0, r2
 800025c:	4770      	bx	lr
 800025e:	e7ff      	b.n	8000260 <__udivsi3+0x100>
 8000260:	b501      	push	{r0, lr}
 8000262:	2000      	movs	r0, #0
 8000264:	f000 f8f0 	bl	8000448 <__aeabi_idiv0>
 8000268:	bd02      	pop	{r1, pc}
 800026a:	46c0      	nop			@ (mov r8, r8)

0800026c <__aeabi_uidivmod>:
 800026c:	2900      	cmp	r1, #0
 800026e:	d0f7      	beq.n	8000260 <__udivsi3+0x100>
 8000270:	e776      	b.n	8000160 <__udivsi3>
 8000272:	4770      	bx	lr

08000274 <__divsi3>:
 8000274:	4603      	mov	r3, r0
 8000276:	430b      	orrs	r3, r1
 8000278:	d47f      	bmi.n	800037a <__divsi3+0x106>
 800027a:	2200      	movs	r2, #0
 800027c:	0843      	lsrs	r3, r0, #1
 800027e:	428b      	cmp	r3, r1
 8000280:	d374      	bcc.n	800036c <__divsi3+0xf8>
 8000282:	0903      	lsrs	r3, r0, #4
 8000284:	428b      	cmp	r3, r1
 8000286:	d35f      	bcc.n	8000348 <__divsi3+0xd4>
 8000288:	0a03      	lsrs	r3, r0, #8
 800028a:	428b      	cmp	r3, r1
 800028c:	d344      	bcc.n	8000318 <__divsi3+0xa4>
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d328      	bcc.n	80002e6 <__divsi3+0x72>
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d30d      	bcc.n	80002b6 <__divsi3+0x42>
 800029a:	22ff      	movs	r2, #255	@ 0xff
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	ba12      	rev	r2, r2
 80002a0:	0c03      	lsrs	r3, r0, #16
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d302      	bcc.n	80002ac <__divsi3+0x38>
 80002a6:	1212      	asrs	r2, r2, #8
 80002a8:	0209      	lsls	r1, r1, #8
 80002aa:	d065      	beq.n	8000378 <__divsi3+0x104>
 80002ac:	0b03      	lsrs	r3, r0, #12
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d319      	bcc.n	80002e6 <__divsi3+0x72>
 80002b2:	e000      	b.n	80002b6 <__divsi3+0x42>
 80002b4:	0a09      	lsrs	r1, r1, #8
 80002b6:	0bc3      	lsrs	r3, r0, #15
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x4c>
 80002bc:	03cb      	lsls	r3, r1, #15
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b83      	lsrs	r3, r0, #14
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x58>
 80002c8:	038b      	lsls	r3, r1, #14
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b43      	lsrs	r3, r0, #13
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x64>
 80002d4:	034b      	lsls	r3, r1, #13
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0b03      	lsrs	r3, r0, #12
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x70>
 80002e0:	030b      	lsls	r3, r1, #12
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0ac3      	lsrs	r3, r0, #11
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x7c>
 80002ec:	02cb      	lsls	r3, r1, #11
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a83      	lsrs	r3, r0, #10
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x88>
 80002f8:	028b      	lsls	r3, r1, #10
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a43      	lsrs	r3, r0, #9
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0x94>
 8000304:	024b      	lsls	r3, r1, #9
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	0a03      	lsrs	r3, r0, #8
 800030c:	428b      	cmp	r3, r1
 800030e:	d301      	bcc.n	8000314 <__divsi3+0xa0>
 8000310:	020b      	lsls	r3, r1, #8
 8000312:	1ac0      	subs	r0, r0, r3
 8000314:	4152      	adcs	r2, r2
 8000316:	d2cd      	bcs.n	80002b4 <__divsi3+0x40>
 8000318:	09c3      	lsrs	r3, r0, #7
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xae>
 800031e:	01cb      	lsls	r3, r1, #7
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0983      	lsrs	r3, r0, #6
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xba>
 800032a:	018b      	lsls	r3, r1, #6
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0943      	lsrs	r3, r0, #5
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xc6>
 8000336:	014b      	lsls	r3, r1, #5
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xd2>
 8000342:	010b      	lsls	r3, r1, #4
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	08c3      	lsrs	r3, r0, #3
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xde>
 800034e:	00cb      	lsls	r3, r1, #3
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0883      	lsrs	r3, r0, #2
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xea>
 800035a:	008b      	lsls	r3, r1, #2
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	0843      	lsrs	r3, r0, #1
 8000362:	428b      	cmp	r3, r1
 8000364:	d301      	bcc.n	800036a <__divsi3+0xf6>
 8000366:	004b      	lsls	r3, r1, #1
 8000368:	1ac0      	subs	r0, r0, r3
 800036a:	4152      	adcs	r2, r2
 800036c:	1a41      	subs	r1, r0, r1
 800036e:	d200      	bcs.n	8000372 <__divsi3+0xfe>
 8000370:	4601      	mov	r1, r0
 8000372:	4152      	adcs	r2, r2
 8000374:	4610      	mov	r0, r2
 8000376:	4770      	bx	lr
 8000378:	e05d      	b.n	8000436 <__divsi3+0x1c2>
 800037a:	0fca      	lsrs	r2, r1, #31
 800037c:	d000      	beq.n	8000380 <__divsi3+0x10c>
 800037e:	4249      	negs	r1, r1
 8000380:	1003      	asrs	r3, r0, #32
 8000382:	d300      	bcc.n	8000386 <__divsi3+0x112>
 8000384:	4240      	negs	r0, r0
 8000386:	4053      	eors	r3, r2
 8000388:	2200      	movs	r2, #0
 800038a:	469c      	mov	ip, r3
 800038c:	0903      	lsrs	r3, r0, #4
 800038e:	428b      	cmp	r3, r1
 8000390:	d32d      	bcc.n	80003ee <__divsi3+0x17a>
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d312      	bcc.n	80003be <__divsi3+0x14a>
 8000398:	22fc      	movs	r2, #252	@ 0xfc
 800039a:	0189      	lsls	r1, r1, #6
 800039c:	ba12      	rev	r2, r2
 800039e:	0a03      	lsrs	r3, r0, #8
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d30c      	bcc.n	80003be <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	1192      	asrs	r2, r2, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d308      	bcc.n	80003be <__divsi3+0x14a>
 80003ac:	0189      	lsls	r1, r1, #6
 80003ae:	1192      	asrs	r2, r2, #6
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d304      	bcc.n	80003be <__divsi3+0x14a>
 80003b4:	0189      	lsls	r1, r1, #6
 80003b6:	d03a      	beq.n	800042e <__divsi3+0x1ba>
 80003b8:	1192      	asrs	r2, r2, #6
 80003ba:	e000      	b.n	80003be <__divsi3+0x14a>
 80003bc:	0989      	lsrs	r1, r1, #6
 80003be:	09c3      	lsrs	r3, r0, #7
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x154>
 80003c4:	01cb      	lsls	r3, r1, #7
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0983      	lsrs	r3, r0, #6
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x160>
 80003d0:	018b      	lsls	r3, r1, #6
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0943      	lsrs	r3, r0, #5
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x16c>
 80003dc:	014b      	lsls	r3, r1, #5
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	0903      	lsrs	r3, r0, #4
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x178>
 80003e8:	010b      	lsls	r3, r1, #4
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	08c3      	lsrs	r3, r0, #3
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x184>
 80003f4:	00cb      	lsls	r3, r1, #3
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	0883      	lsrs	r3, r0, #2
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x190>
 8000400:	008b      	lsls	r3, r1, #2
 8000402:	1ac0      	subs	r0, r0, r3
 8000404:	4152      	adcs	r2, r2
 8000406:	d2d9      	bcs.n	80003bc <__divsi3+0x148>
 8000408:	0843      	lsrs	r3, r0, #1
 800040a:	428b      	cmp	r3, r1
 800040c:	d301      	bcc.n	8000412 <__divsi3+0x19e>
 800040e:	004b      	lsls	r3, r1, #1
 8000410:	1ac0      	subs	r0, r0, r3
 8000412:	4152      	adcs	r2, r2
 8000414:	1a41      	subs	r1, r0, r1
 8000416:	d200      	bcs.n	800041a <__divsi3+0x1a6>
 8000418:	4601      	mov	r1, r0
 800041a:	4663      	mov	r3, ip
 800041c:	4152      	adcs	r2, r2
 800041e:	105b      	asrs	r3, r3, #1
 8000420:	4610      	mov	r0, r2
 8000422:	d301      	bcc.n	8000428 <__divsi3+0x1b4>
 8000424:	4240      	negs	r0, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d500      	bpl.n	800042c <__divsi3+0x1b8>
 800042a:	4249      	negs	r1, r1
 800042c:	4770      	bx	lr
 800042e:	4663      	mov	r3, ip
 8000430:	105b      	asrs	r3, r3, #1
 8000432:	d300      	bcc.n	8000436 <__divsi3+0x1c2>
 8000434:	4240      	negs	r0, r0
 8000436:	b501      	push	{r0, lr}
 8000438:	2000      	movs	r0, #0
 800043a:	f000 f805 	bl	8000448 <__aeabi_idiv0>
 800043e:	bd02      	pop	{r1, pc}

08000440 <__aeabi_idivmod>:
 8000440:	2900      	cmp	r1, #0
 8000442:	d0f8      	beq.n	8000436 <__divsi3+0x1c2>
 8000444:	e716      	b.n	8000274 <__divsi3>
 8000446:	4770      	bx	lr

08000448 <__aeabi_idiv0>:
 8000448:	4770      	bx	lr
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_llsr>:
 800044c:	40d0      	lsrs	r0, r2
 800044e:	000b      	movs	r3, r1
 8000450:	40d1      	lsrs	r1, r2
 8000452:	469c      	mov	ip, r3
 8000454:	3a20      	subs	r2, #32
 8000456:	40d3      	lsrs	r3, r2
 8000458:	4318      	orrs	r0, r3
 800045a:	4252      	negs	r2, r2
 800045c:	4663      	mov	r3, ip
 800045e:	4093      	lsls	r3, r2
 8000460:	4318      	orrs	r0, r3
 8000462:	4770      	bx	lr

08000464 <__aeabi_llsl>:
 8000464:	4091      	lsls	r1, r2
 8000466:	0003      	movs	r3, r0
 8000468:	4090      	lsls	r0, r2
 800046a:	469c      	mov	ip, r3
 800046c:	3a20      	subs	r2, #32
 800046e:	4093      	lsls	r3, r2
 8000470:	4319      	orrs	r1, r3
 8000472:	4252      	negs	r2, r2
 8000474:	4663      	mov	r3, ip
 8000476:	40d3      	lsrs	r3, r2
 8000478:	4319      	orrs	r1, r3
 800047a:	4770      	bx	lr

0800047c <bitmap_set_bit>:
}

/*
 * Bitmap set a bit value
 */
void bitmap_set_bit(uint64_t *bitmap, int index) {
 800047c:	b510      	push	{r4, lr}
 800047e:	000a      	movs	r2, r1
 8000480:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 8000482:	293f      	cmp	r1, #63	@ 0x3f
 8000484:	d808      	bhi.n	8000498 <bitmap_set_bit+0x1c>
    *bitmap |= (1ULL << index);
 8000486:	2001      	movs	r0, #1
 8000488:	2100      	movs	r1, #0
 800048a:	f7ff ffeb 	bl	8000464 <__aeabi_llsl>
 800048e:	6823      	ldr	r3, [r4, #0]
 8000490:	4318      	orrs	r0, r3
 8000492:	6863      	ldr	r3, [r4, #4]
 8000494:	430b      	orrs	r3, r1
 8000496:	c409      	stmia	r4!, {r0, r3}
}
 8000498:	bd10      	pop	{r4, pc}

0800049a <bitmap_clear_bit>:

/*
 * Bitmap clear a bit value
 */
void bitmap_clear_bit(uint64_t *bitmap, int index) {
 800049a:	b510      	push	{r4, lr}
 800049c:	000a      	movs	r2, r1
 800049e:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 80004a0:	293f      	cmp	r1, #63	@ 0x3f
 80004a2:	d808      	bhi.n	80004b6 <bitmap_clear_bit+0x1c>
	*bitmap &= ~(1ULL << index);
 80004a4:	2001      	movs	r0, #1
 80004a6:	2100      	movs	r1, #0
 80004a8:	f7ff ffdc 	bl	8000464 <__aeabi_llsl>
 80004ac:	6822      	ldr	r2, [r4, #0]
 80004ae:	6863      	ldr	r3, [r4, #4]
 80004b0:	4382      	bics	r2, r0
 80004b2:	438b      	bics	r3, r1
 80004b4:	c40c      	stmia	r4!, {r2, r3}
}
 80004b6:	bd10      	pop	{r4, pc}

080004b8 <bitmap_get_bit>:

/*
 * Bitmap get a bit value
 */
int bitmap_get_bit(uint64_t bitmap, int index) {
 80004b8:	b510      	push	{r4, lr}
	if(is_index_out_of_bound(index)) return -1;
 80004ba:	2a3f      	cmp	r2, #63	@ 0x3f
 80004bc:	d804      	bhi.n	80004c8 <bitmap_get_bit+0x10>
	return (bitmap >> index) & 1;
 80004be:	f7ff ffc5 	bl	800044c <__aeabi_llsr>
 80004c2:	2301      	movs	r3, #1
 80004c4:	4018      	ands	r0, r3
}
 80004c6:	bd10      	pop	{r4, pc}
	if(is_index_out_of_bound(index)) return -1;
 80004c8:	2001      	movs	r0, #1
 80004ca:	4240      	negs	r0, r0
 80004cc:	e7fb      	b.n	80004c6 <bitmap_get_bit+0xe>

<<<<<<< HEAD
080004ce <cb_sq_to_str>:
 *  @param idx  Index 0..63.
 *  @param file [out] Reçoit 0..7 (A..H).
 *  @param rank [out] Reçoit 0..7 (1..8).
=======
08000374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000376:	4c3b      	ldr	r4, [pc, #236]	@ (8000464 <main+0xf0>)
 8000378:	44a5      	add	sp, r4
 800037a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  uint64_t  board_bitmap = 0;
 800037c:	2200      	movs	r2, #0
 800037e:	2300      	movs	r3, #0
 8000380:	4939      	ldr	r1, [pc, #228]	@ (8000468 <main+0xf4>)
 8000382:	1879      	adds	r1, r7, r1
 8000384:	600a      	str	r2, [r1, #0]
 8000386:	604b      	str	r3, [r1, #4]
  uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000388:	4b38      	ldr	r3, [pc, #224]	@ (800046c <main+0xf8>)
 800038a:	4c39      	ldr	r4, [pc, #228]	@ (8000470 <main+0xfc>)
 800038c:	191b      	adds	r3, r3, r4
 800038e:	19db      	adds	r3, r3, r7
 8000390:	0018      	movs	r0, r3
 8000392:	4b38      	ldr	r3, [pc, #224]	@ (8000474 <main+0x100>)
 8000394:	001a      	movs	r2, r3
 8000396:	2100      	movs	r1, #0
 8000398:	f004 fa12 	bl	80047c0 <memset>
  ColorName colors[LED_NUMBER] = {0};
 800039c:	4b36      	ldr	r3, [pc, #216]	@ (8000478 <main+0x104>)
 800039e:	191b      	adds	r3, r3, r4
 80003a0:	19db      	adds	r3, r3, r7
 80003a2:	0018      	movs	r0, r3
 80003a4:	2340      	movs	r3, #64	@ 0x40
 80003a6:	001a      	movs	r2, r3
 80003a8:	2100      	movs	r1, #0
 80003aa:	f004 fa09 	bl	80047c0 <memset>
  /* USER CODE END 1 */
=======
08000264 <__aeabi_llsr>:
 8000264:	40d0      	lsrs	r0, r2
 8000266:	000b      	movs	r3, r1
 8000268:	40d1      	lsrs	r1, r2
 800026a:	469c      	mov	ip, r3
 800026c:	3a20      	subs	r2, #32
 800026e:	40d3      	lsrs	r3, r2
 8000270:	4318      	orrs	r0, r3
 8000272:	4252      	negs	r2, r2
 8000274:	4663      	mov	r3, ip
 8000276:	4093      	lsls	r3, r2
 8000278:	4318      	orrs	r0, r3
 800027a:	4770      	bx	lr
>>>>>>> 53-création-de-la-gui

0800027c <__aeabi_llsl>:
 800027c:	4091      	lsls	r1, r2
 800027e:	0003      	movs	r3, r0
 8000280:	4090      	lsls	r0, r2
 8000282:	469c      	mov	ip, r3
 8000284:	3a20      	subs	r2, #32
 8000286:	4093      	lsls	r3, r2
 8000288:	4319      	orrs	r1, r3
 800028a:	4252      	negs	r2, r2
 800028c:	4663      	mov	r3, ip
 800028e:	40d3      	lsrs	r3, r2
 8000290:	4319      	orrs	r1, r3
 8000292:	4770      	bx	lr

<<<<<<< HEAD
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ae:	f000 fe61 	bl	8001074 <HAL_Init>
  /* USER CODE BEGIN Init */
=======
08000294 <__aeabi_uldivmod>:
 8000294:	2b00      	cmp	r3, #0
 8000296:	d111      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 8000298:	2a00      	cmp	r2, #0
 800029a:	d10f      	bne.n	80002bc <__aeabi_uldivmod+0x28>
 800029c:	2900      	cmp	r1, #0
 800029e:	d100      	bne.n	80002a2 <__aeabi_uldivmod+0xe>
 80002a0:	2800      	cmp	r0, #0
 80002a2:	d002      	beq.n	80002aa <__aeabi_uldivmod+0x16>
 80002a4:	2100      	movs	r1, #0
 80002a6:	43c9      	mvns	r1, r1
 80002a8:	0008      	movs	r0, r1
 80002aa:	b407      	push	{r0, r1, r2}
 80002ac:	4802      	ldr	r0, [pc, #8]	@ (80002b8 <__aeabi_uldivmod+0x24>)
 80002ae:	a102      	add	r1, pc, #8	@ (adr r1, 80002b8 <__aeabi_uldivmod+0x24>)
 80002b0:	1840      	adds	r0, r0, r1
 80002b2:	9002      	str	r0, [sp, #8]
 80002b4:	bd03      	pop	{r0, r1, pc}
 80002b6:	46c0      	nop			@ (mov r8, r8)
 80002b8:	ffffffa9 	.word	0xffffffa9
 80002bc:	b403      	push	{r0, r1}
 80002be:	4668      	mov	r0, sp
 80002c0:	b501      	push	{r0, lr}
 80002c2:	9802      	ldr	r0, [sp, #8]
 80002c4:	f000 f834 	bl	8000330 <__udivmoddi4>
 80002c8:	9b01      	ldr	r3, [sp, #4]
 80002ca:	469e      	mov	lr, r3
 80002cc:	b002      	add	sp, #8
 80002ce:	bc0c      	pop	{r2, r3}
 80002d0:	4770      	bx	lr
 80002d2:	46c0      	nop			@ (mov r8, r8)
>>>>>>> 53-création-de-la-gui

080002d4 <__aeabi_lmul>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	46ce      	mov	lr, r9
 80002d8:	4699      	mov	r9, r3
 80002da:	0c03      	lsrs	r3, r0, #16
 80002dc:	469c      	mov	ip, r3
 80002de:	0413      	lsls	r3, r2, #16
 80002e0:	4647      	mov	r7, r8
 80002e2:	0c1b      	lsrs	r3, r3, #16
 80002e4:	001d      	movs	r5, r3
 80002e6:	000e      	movs	r6, r1
 80002e8:	4661      	mov	r1, ip
 80002ea:	0404      	lsls	r4, r0, #16
 80002ec:	0c24      	lsrs	r4, r4, #16
 80002ee:	b580      	push	{r7, lr}
 80002f0:	0007      	movs	r7, r0
 80002f2:	0c10      	lsrs	r0, r2, #16
 80002f4:	434b      	muls	r3, r1
 80002f6:	4365      	muls	r5, r4
 80002f8:	4341      	muls	r1, r0
 80002fa:	4360      	muls	r0, r4
 80002fc:	0c2c      	lsrs	r4, r5, #16
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	1824      	adds	r4, r4, r0
 8000302:	468c      	mov	ip, r1
 8000304:	42a3      	cmp	r3, r4
 8000306:	d903      	bls.n	8000310 <__aeabi_lmul+0x3c>
 8000308:	2380      	movs	r3, #128	@ 0x80
 800030a:	025b      	lsls	r3, r3, #9
 800030c:	4698      	mov	r8, r3
 800030e:	44c4      	add	ip, r8
 8000310:	4649      	mov	r1, r9
 8000312:	4379      	muls	r1, r7
 8000314:	4356      	muls	r6, r2
 8000316:	0c23      	lsrs	r3, r4, #16
 8000318:	042d      	lsls	r5, r5, #16
 800031a:	0c2d      	lsrs	r5, r5, #16
 800031c:	1989      	adds	r1, r1, r6
 800031e:	4463      	add	r3, ip
 8000320:	0424      	lsls	r4, r4, #16
 8000322:	1960      	adds	r0, r4, r5
 8000324:	18c9      	adds	r1, r1, r3
 8000326:	bcc0      	pop	{r6, r7}
 8000328:	46b9      	mov	r9, r7
 800032a:	46b0      	mov	r8, r6
 800032c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800032e:	46c0      	nop			@ (mov r8, r8)

<<<<<<< HEAD
  /* Configure the system clock */
  SystemClock_Config();
 80003b2:	f000 f869 	bl	8000488 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
=======
08000330 <__udivmoddi4>:
 8000330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000332:	4657      	mov	r7, sl
 8000334:	464e      	mov	r6, r9
 8000336:	4645      	mov	r5, r8
 8000338:	46de      	mov	lr, fp
 800033a:	b5e0      	push	{r5, r6, r7, lr}
 800033c:	0004      	movs	r4, r0
 800033e:	000d      	movs	r5, r1
 8000340:	4692      	mov	sl, r2
 8000342:	4699      	mov	r9, r3
 8000344:	b083      	sub	sp, #12
 8000346:	428b      	cmp	r3, r1
 8000348:	d830      	bhi.n	80003ac <__udivmoddi4+0x7c>
 800034a:	d02d      	beq.n	80003a8 <__udivmoddi4+0x78>
 800034c:	4649      	mov	r1, r9
 800034e:	4650      	mov	r0, sl
 8000350:	f000 f8ba 	bl	80004c8 <__clzdi2>
 8000354:	0029      	movs	r1, r5
 8000356:	0006      	movs	r6, r0
 8000358:	0020      	movs	r0, r4
 800035a:	f000 f8b5 	bl	80004c8 <__clzdi2>
 800035e:	1a33      	subs	r3, r6, r0
 8000360:	4698      	mov	r8, r3
 8000362:	3b20      	subs	r3, #32
 8000364:	d434      	bmi.n	80003d0 <__udivmoddi4+0xa0>
 8000366:	469b      	mov	fp, r3
 8000368:	4653      	mov	r3, sl
 800036a:	465a      	mov	r2, fp
 800036c:	4093      	lsls	r3, r2
 800036e:	4642      	mov	r2, r8
 8000370:	001f      	movs	r7, r3
 8000372:	4653      	mov	r3, sl
 8000374:	4093      	lsls	r3, r2
 8000376:	001e      	movs	r6, r3
 8000378:	42af      	cmp	r7, r5
 800037a:	d83b      	bhi.n	80003f4 <__udivmoddi4+0xc4>
 800037c:	42af      	cmp	r7, r5
 800037e:	d100      	bne.n	8000382 <__udivmoddi4+0x52>
 8000380:	e079      	b.n	8000476 <__udivmoddi4+0x146>
 8000382:	465b      	mov	r3, fp
 8000384:	1ba4      	subs	r4, r4, r6
 8000386:	41bd      	sbcs	r5, r7
 8000388:	2b00      	cmp	r3, #0
 800038a:	da00      	bge.n	800038e <__udivmoddi4+0x5e>
 800038c:	e076      	b.n	800047c <__udivmoddi4+0x14c>
 800038e:	2200      	movs	r2, #0
 8000390:	2300      	movs	r3, #0
 8000392:	9200      	str	r2, [sp, #0]
 8000394:	9301      	str	r3, [sp, #4]
 8000396:	2301      	movs	r3, #1
 8000398:	465a      	mov	r2, fp
 800039a:	4093      	lsls	r3, r2
 800039c:	9301      	str	r3, [sp, #4]
 800039e:	2301      	movs	r3, #1
 80003a0:	4642      	mov	r2, r8
 80003a2:	4093      	lsls	r3, r2
 80003a4:	9300      	str	r3, [sp, #0]
 80003a6:	e029      	b.n	80003fc <__udivmoddi4+0xcc>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	d9cf      	bls.n	800034c <__udivmoddi4+0x1c>
 80003ac:	2200      	movs	r2, #0
 80003ae:	2300      	movs	r3, #0
 80003b0:	9200      	str	r2, [sp, #0]
 80003b2:	9301      	str	r3, [sp, #4]
 80003b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <__udivmoddi4+0x8e>
 80003ba:	601c      	str	r4, [r3, #0]
 80003bc:	605d      	str	r5, [r3, #4]
 80003be:	9800      	ldr	r0, [sp, #0]
 80003c0:	9901      	ldr	r1, [sp, #4]
 80003c2:	b003      	add	sp, #12
 80003c4:	bcf0      	pop	{r4, r5, r6, r7}
 80003c6:	46bb      	mov	fp, r7
 80003c8:	46b2      	mov	sl, r6
 80003ca:	46a9      	mov	r9, r5
 80003cc:	46a0      	mov	r8, r4
 80003ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003d0:	4642      	mov	r2, r8
 80003d2:	469b      	mov	fp, r3
 80003d4:	2320      	movs	r3, #32
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	4652      	mov	r2, sl
 80003da:	40da      	lsrs	r2, r3
 80003dc:	4641      	mov	r1, r8
 80003de:	0013      	movs	r3, r2
 80003e0:	464a      	mov	r2, r9
 80003e2:	408a      	lsls	r2, r1
 80003e4:	0017      	movs	r7, r2
 80003e6:	4642      	mov	r2, r8
 80003e8:	431f      	orrs	r7, r3
 80003ea:	4653      	mov	r3, sl
 80003ec:	4093      	lsls	r3, r2
 80003ee:	001e      	movs	r6, r3
 80003f0:	42af      	cmp	r7, r5
 80003f2:	d9c3      	bls.n	800037c <__udivmoddi4+0x4c>
 80003f4:	2200      	movs	r2, #0
 80003f6:	2300      	movs	r3, #0
 80003f8:	9200      	str	r2, [sp, #0]
 80003fa:	9301      	str	r3, [sp, #4]
 80003fc:	4643      	mov	r3, r8
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d0d8      	beq.n	80003b4 <__udivmoddi4+0x84>
 8000402:	07fb      	lsls	r3, r7, #31
 8000404:	0872      	lsrs	r2, r6, #1
 8000406:	431a      	orrs	r2, r3
 8000408:	4646      	mov	r6, r8
 800040a:	087b      	lsrs	r3, r7, #1
 800040c:	e00e      	b.n	800042c <__udivmoddi4+0xfc>
 800040e:	42ab      	cmp	r3, r5
 8000410:	d101      	bne.n	8000416 <__udivmoddi4+0xe6>
 8000412:	42a2      	cmp	r2, r4
 8000414:	d80c      	bhi.n	8000430 <__udivmoddi4+0x100>
 8000416:	1aa4      	subs	r4, r4, r2
 8000418:	419d      	sbcs	r5, r3
 800041a:	2001      	movs	r0, #1
 800041c:	1924      	adds	r4, r4, r4
 800041e:	416d      	adcs	r5, r5
 8000420:	2100      	movs	r1, #0
 8000422:	3e01      	subs	r6, #1
 8000424:	1824      	adds	r4, r4, r0
 8000426:	414d      	adcs	r5, r1
 8000428:	2e00      	cmp	r6, #0
 800042a:	d006      	beq.n	800043a <__udivmoddi4+0x10a>
 800042c:	42ab      	cmp	r3, r5
 800042e:	d9ee      	bls.n	800040e <__udivmoddi4+0xde>
 8000430:	3e01      	subs	r6, #1
 8000432:	1924      	adds	r4, r4, r4
 8000434:	416d      	adcs	r5, r5
 8000436:	2e00      	cmp	r6, #0
 8000438:	d1f8      	bne.n	800042c <__udivmoddi4+0xfc>
 800043a:	9800      	ldr	r0, [sp, #0]
 800043c:	9901      	ldr	r1, [sp, #4]
 800043e:	465b      	mov	r3, fp
 8000440:	1900      	adds	r0, r0, r4
 8000442:	4169      	adcs	r1, r5
 8000444:	2b00      	cmp	r3, #0
 8000446:	db24      	blt.n	8000492 <__udivmoddi4+0x162>
 8000448:	002b      	movs	r3, r5
 800044a:	465a      	mov	r2, fp
 800044c:	4644      	mov	r4, r8
 800044e:	40d3      	lsrs	r3, r2
 8000450:	002a      	movs	r2, r5
 8000452:	40e2      	lsrs	r2, r4
 8000454:	001c      	movs	r4, r3
 8000456:	465b      	mov	r3, fp
 8000458:	0015      	movs	r5, r2
 800045a:	2b00      	cmp	r3, #0
 800045c:	db2a      	blt.n	80004b4 <__udivmoddi4+0x184>
 800045e:	0026      	movs	r6, r4
 8000460:	409e      	lsls	r6, r3
 8000462:	0033      	movs	r3, r6
 8000464:	0026      	movs	r6, r4
 8000466:	4647      	mov	r7, r8
 8000468:	40be      	lsls	r6, r7
 800046a:	0032      	movs	r2, r6
 800046c:	1a80      	subs	r0, r0, r2
 800046e:	4199      	sbcs	r1, r3
 8000470:	9000      	str	r0, [sp, #0]
 8000472:	9101      	str	r1, [sp, #4]
 8000474:	e79e      	b.n	80003b4 <__udivmoddi4+0x84>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d8bc      	bhi.n	80003f4 <__udivmoddi4+0xc4>
 800047a:	e782      	b.n	8000382 <__udivmoddi4+0x52>
 800047c:	4642      	mov	r2, r8
 800047e:	2320      	movs	r3, #32
 8000480:	2100      	movs	r1, #0
 8000482:	1a9b      	subs	r3, r3, r2
 8000484:	2200      	movs	r2, #0
 8000486:	9100      	str	r1, [sp, #0]
 8000488:	9201      	str	r2, [sp, #4]
 800048a:	2201      	movs	r2, #1
 800048c:	40da      	lsrs	r2, r3
 800048e:	9201      	str	r2, [sp, #4]
 8000490:	e785      	b.n	800039e <__udivmoddi4+0x6e>
 8000492:	4642      	mov	r2, r8
 8000494:	2320      	movs	r3, #32
 8000496:	1a9b      	subs	r3, r3, r2
 8000498:	002a      	movs	r2, r5
 800049a:	4646      	mov	r6, r8
 800049c:	409a      	lsls	r2, r3
 800049e:	0023      	movs	r3, r4
 80004a0:	40f3      	lsrs	r3, r6
 80004a2:	4644      	mov	r4, r8
 80004a4:	4313      	orrs	r3, r2
 80004a6:	002a      	movs	r2, r5
 80004a8:	40e2      	lsrs	r2, r4
 80004aa:	001c      	movs	r4, r3
 80004ac:	465b      	mov	r3, fp
 80004ae:	0015      	movs	r5, r2
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	dad4      	bge.n	800045e <__udivmoddi4+0x12e>
 80004b4:	4642      	mov	r2, r8
 80004b6:	002f      	movs	r7, r5
 80004b8:	2320      	movs	r3, #32
 80004ba:	0026      	movs	r6, r4
 80004bc:	4097      	lsls	r7, r2
 80004be:	1a9b      	subs	r3, r3, r2
 80004c0:	40de      	lsrs	r6, r3
 80004c2:	003b      	movs	r3, r7
 80004c4:	4333      	orrs	r3, r6
 80004c6:	e7cd      	b.n	8000464 <__udivmoddi4+0x134>
>>>>>>> 53-création-de-la-gui

080004c8 <__clzdi2>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	2900      	cmp	r1, #0
 80004cc:	d103      	bne.n	80004d6 <__clzdi2+0xe>
 80004ce:	f000 f807 	bl	80004e0 <__clzsi2>
 80004d2:	3020      	adds	r0, #32
 80004d4:	e002      	b.n	80004dc <__clzdi2+0x14>
 80004d6:	0008      	movs	r0, r1
 80004d8:	f000 f802 	bl	80004e0 <__clzsi2>
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

<<<<<<< HEAD
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b6:	f000 f9d9 	bl	800076c <MX_GPIO_Init>
  MX_DMA_Init();
 80003ba:	f000 f9b9 	bl	8000730 <MX_DMA_Init>
  MX_I2C1_Init();
 80003be:	f000 f8bd 	bl	800053c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80003c2:	f000 f981 	bl	80006c8 <MX_USART2_UART_Init>
  MX_TIM17_Init();
 80003c6:	f000 f8f9 	bl	80005bc <MX_TIM17_Init>

  /* USER CODE BEGIN 2 */
  UART_Flush(&huart2);
 80003ca:	4b2c      	ldr	r3, [pc, #176]	@ (800047c <main+0x108>)
 80003cc:	0018      	movs	r0, r3
 80003ce:	f000 fa95 	bl	80008fc <UART_Flush>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	// Reading the state of every reed sensors
	read_full_board(&board_bitmap);
 80003d2:	4b25      	ldr	r3, [pc, #148]	@ (8000468 <main+0xf4>)
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	0018      	movs	r0, r3
 80003d8:	f000 fb86 	bl	8000ae8 <read_full_board>
	// For all the LED's
	for(uint8_t i = 0; i < LED_NUMBER; ++i){
 80003dc:	4b28      	ldr	r3, [pc, #160]	@ (8000480 <main+0x10c>)
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	2200      	movs	r2, #0
 80003e2:	701a      	strb	r2, [r3, #0]
 80003e4:	e02c      	b.n	8000440 <main+0xcc>
		// Convert the reed index to the led index, because they aren't not connected the same way (see schematic)
		uint8_t led_index = convert_reed_index_to_led_index(i);
 80003e6:	4d27      	ldr	r5, [pc, #156]	@ (8000484 <main+0x110>)
 80003e8:	197c      	adds	r4, r7, r5
 80003ea:	4e25      	ldr	r6, [pc, #148]	@ (8000480 <main+0x10c>)
 80003ec:	19bb      	adds	r3, r7, r6
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 fbd3 	bl	8000b9c <convert_reed_index_to_led_index>
 80003f6:	0003      	movs	r3, r0
 80003f8:	7023      	strb	r3, [r4, #0]
		// Take the bitmap value from the current index
		if(bitmap_get_bit(board_bitmap, i)) {
 80003fa:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <main+0xf4>)
 80003fc:	18fb      	adds	r3, r7, r3
 80003fe:	6818      	ldr	r0, [r3, #0]
 8000400:	6859      	ldr	r1, [r3, #4]
 8000402:	19bb      	adds	r3, r7, r6
 8000404:	781b      	ldrb	r3, [r3, #0]
 8000406:	001a      	movs	r2, r3
 8000408:	f7ff ff87 	bl	800031a <bitmap_get_bit>
 800040c:	1e03      	subs	r3, r0, #0
 800040e:	d008      	beq.n	8000422 <main+0xae>
			// if the sensor is closed, led will be green
			colors[led_index] = GREEN;
 8000410:	197b      	adds	r3, r7, r5
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	4a18      	ldr	r2, [pc, #96]	@ (8000478 <main+0x104>)
 8000416:	4916      	ldr	r1, [pc, #88]	@ (8000470 <main+0xfc>)
 8000418:	1852      	adds	r2, r2, r1
 800041a:	19d2      	adds	r2, r2, r7
 800041c:	2101      	movs	r1, #1
 800041e:	54d1      	strb	r1, [r2, r3]
 8000420:	e008      	b.n	8000434 <main+0xc0>
		} else {
			// If the sensor is open, led will be red
			colors[led_index] = RED;
 8000422:	4b18      	ldr	r3, [pc, #96]	@ (8000484 <main+0x110>)
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	4a13      	ldr	r2, [pc, #76]	@ (8000478 <main+0x104>)
 800042a:	4911      	ldr	r1, [pc, #68]	@ (8000470 <main+0xfc>)
 800042c:	1852      	adds	r2, r2, r1
 800042e:	19d2      	adds	r2, r2, r7
 8000430:	2100      	movs	r1, #0
 8000432:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < LED_NUMBER; ++i){
 8000434:	4a12      	ldr	r2, [pc, #72]	@ (8000480 <main+0x10c>)
 8000436:	18bb      	adds	r3, r7, r2
 8000438:	18ba      	adds	r2, r7, r2
 800043a:	7812      	ldrb	r2, [r2, #0]
 800043c:	3201      	adds	r2, #1
 800043e:	701a      	strb	r2, [r3, #0]
 8000440:	4b0f      	ldr	r3, [pc, #60]	@ (8000480 <main+0x10c>)
 8000442:	18fb      	adds	r3, r7, r3
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	2b3f      	cmp	r3, #63	@ 0x3f
 8000448:	d9cd      	bls.n	80003e6 <main+0x72>
		}
	}
	// Prepare data for DMA
	rgb_update_buffer(pwm_data, colors);
 800044a:	1d3a      	adds	r2, r7, #4
 800044c:	2444      	movs	r4, #68	@ 0x44
 800044e:	193b      	adds	r3, r7, r4
 8000450:	0011      	movs	r1, r2
 8000452:	0018      	movs	r0, r3
 8000454:	f000 fbca 	bl	8000bec <rgb_update_buffer>
	HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8000458:	193b      	adds	r3, r7, r4
 800045a:	0018      	movs	r0, r3
 800045c:	f000 fa16 	bl	800088c <HAL_TIM_PWM_Send_To_DMA>
	read_full_board(&board_bitmap);
 8000460:	e7b7      	b.n	80003d2 <main+0x5e>
 8000462:	46c0      	nop			@ (mov r8, r8)
 8000464:	fffff344 	.word	0xfffff344
 8000468:	00000ca8 	.word	0x00000ca8
 800046c:	fffff38c 	.word	0xfffff38c
 8000470:	00000cb8 	.word	0x00000cb8
 8000474:	00000c64 	.word	0x00000c64
 8000478:	fffff34c 	.word	0xfffff34c
 800047c:	20000128 	.word	0x20000128
 8000480:	00000cb7 	.word	0x00000cb7
 8000484:	00000cb6 	.word	0x00000cb6

08000488 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000488:	b590      	push	{r4, r7, lr}
 800048a:	b093      	sub	sp, #76	@ 0x4c
 800048c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800048e:	2414      	movs	r4, #20
 8000490:	193b      	adds	r3, r7, r4
 8000492:	0018      	movs	r0, r3
 8000494:	2334      	movs	r3, #52	@ 0x34
 8000496:	001a      	movs	r2, r3
 8000498:	2100      	movs	r1, #0
 800049a:	f004 f991 	bl	80047c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800049e:	1d3b      	adds	r3, r7, #4
 80004a0:	0018      	movs	r0, r3
 80004a2:	2310      	movs	r3, #16
 80004a4:	001a      	movs	r2, r3
 80004a6:	2100      	movs	r1, #0
 80004a8:	f004 f98a 	bl	80047c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004ac:	2380      	movs	r3, #128	@ 0x80
 80004ae:	009b      	lsls	r3, r3, #2
 80004b0:	0018      	movs	r0, r3
 80004b2:	f001 fcdb 	bl	8001e6c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b6:	193b      	adds	r3, r7, r4
 80004b8:	2202      	movs	r2, #2
 80004ba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004bc:	193b      	adds	r3, r7, r4
 80004be:	2280      	movs	r2, #128	@ 0x80
 80004c0:	0052      	lsls	r2, r2, #1
 80004c2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004c4:	0021      	movs	r1, r4
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004cc:	187b      	adds	r3, r7, r1
 80004ce:	2240      	movs	r2, #64	@ 0x40
 80004d0:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004d2:	187b      	adds	r3, r7, r1
 80004d4:	2202      	movs	r2, #2
 80004d6:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004d8:	187b      	adds	r3, r7, r1
 80004da:	2202      	movs	r2, #2
 80004dc:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80004de:	187b      	adds	r3, r7, r1
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80004e4:	187b      	adds	r3, r7, r1
 80004e6:	2208      	movs	r2, #8
 80004e8:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004ea:	187b      	adds	r3, r7, r1
 80004ec:	2280      	movs	r2, #128	@ 0x80
 80004ee:	0292      	lsls	r2, r2, #10
 80004f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80004f2:	187b      	adds	r3, r7, r1
 80004f4:	22c0      	movs	r2, #192	@ 0xc0
 80004f6:	05d2      	lsls	r2, r2, #23
 80004f8:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004fa:	187b      	adds	r3, r7, r1
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 fd01 	bl	8001f04 <HAL_RCC_OscConfig>
 8000502:	1e03      	subs	r3, r0, #0
 8000504:	d001      	beq.n	800050a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000506:	f000 fb6b 	bl	8000be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	2207      	movs	r2, #7
 800050e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2202      	movs	r2, #2
 8000514:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2101      	movs	r1, #1
 8000526:	0018      	movs	r0, r3
 8000528:	f001 fffc 	bl	8002524 <HAL_RCC_ClockConfig>
 800052c:	1e03      	subs	r3, r0, #0
 800052e:	d001      	beq.n	8000534 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000530:	f000 fb56 	bl	8000be0 <Error_Handler>
  }
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b013      	add	sp, #76	@ 0x4c
 800053a:	bd90      	pop	{r4, r7, pc}

0800053c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000540:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000542:	4a1c      	ldr	r2, [pc, #112]	@ (80005b4 <MX_I2C1_Init+0x78>)
 8000544:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8000546:	4b1a      	ldr	r3, [pc, #104]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000548:	4a1b      	ldr	r2, [pc, #108]	@ (80005b8 <MX_I2C1_Init+0x7c>)
 800054a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800054c:	4b18      	ldr	r3, [pc, #96]	@ (80005b0 <MX_I2C1_Init+0x74>)
 800054e:	2200      	movs	r2, #0
 8000550:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000554:	2201      	movs	r2, #1
 8000556:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000558:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <MX_I2C1_Init+0x74>)
 800055a:	2200      	movs	r2, #0
 800055c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800055e:	4b14      	ldr	r3, [pc, #80]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000560:	2200      	movs	r2, #0
 8000562:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000564:	4b12      	ldr	r3, [pc, #72]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000566:	2200      	movs	r2, #0
 8000568:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800056a:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <MX_I2C1_Init+0x74>)
 800056c:	2200      	movs	r2, #0
 800056e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000570:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000572:	2200      	movs	r2, #0
 8000574:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000576:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000578:	0018      	movs	r0, r3
 800057a:	f001 fb39 	bl	8001bf0 <HAL_I2C_Init>
 800057e:	1e03      	subs	r3, r0, #0
 8000580:	d001      	beq.n	8000586 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000582:	f000 fb2d 	bl	8000be0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000586:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <MX_I2C1_Init+0x74>)
 8000588:	2100      	movs	r1, #0
 800058a:	0018      	movs	r0, r3
 800058c:	f001 fbd6 	bl	8001d3c <HAL_I2CEx_ConfigAnalogFilter>
 8000590:	1e03      	subs	r3, r0, #0
 8000592:	d001      	beq.n	8000598 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000594:	f000 fb24 	bl	8000be0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000598:	4b05      	ldr	r3, [pc, #20]	@ (80005b0 <MX_I2C1_Init+0x74>)
 800059a:	2100      	movs	r1, #0
 800059c:	0018      	movs	r0, r3
 800059e:	f001 fc19 	bl	8001dd4 <HAL_I2CEx_ConfigDigitalFilter>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80005a6:	f000 fb1b 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
=======
080004e0 <__clzsi2>:
 80004e0:	211c      	movs	r1, #28
 80004e2:	2301      	movs	r3, #1
 80004e4:	041b      	lsls	r3, r3, #16
 80004e6:	4298      	cmp	r0, r3
 80004e8:	d301      	bcc.n	80004ee <__clzsi2+0xe>
 80004ea:	0c00      	lsrs	r0, r0, #16
 80004ec:	3910      	subs	r1, #16
 80004ee:	0a1b      	lsrs	r3, r3, #8
 80004f0:	4298      	cmp	r0, r3
 80004f2:	d301      	bcc.n	80004f8 <__clzsi2+0x18>
 80004f4:	0a00      	lsrs	r0, r0, #8
 80004f6:	3908      	subs	r1, #8
 80004f8:	091b      	lsrs	r3, r3, #4
 80004fa:	4298      	cmp	r0, r3
 80004fc:	d301      	bcc.n	8000502 <__clzsi2+0x22>
 80004fe:	0900      	lsrs	r0, r0, #4
 8000500:	3904      	subs	r1, #4
 8000502:	a202      	add	r2, pc, #8	@ (adr r2, 800050c <__clzsi2+0x2c>)
 8000504:	5c10      	ldrb	r0, [r2, r0]
 8000506:	1840      	adds	r0, r0, r1
 8000508:	4770      	bx	lr
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	02020304 	.word	0x02020304
 8000510:	01010101 	.word	0x01010101
	...

0800051c <bitmap_set_bit>:
}
>>>>>>> 53-création-de-la-gui

/*
 * Bitmap set a bit value
 */
void bitmap_set_bit(uint64_t *bitmap, int index) {
 800051c:	b510      	push	{r4, lr}
 800051e:	000a      	movs	r2, r1
 8000520:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 8000522:	293f      	cmp	r1, #63	@ 0x3f
 8000524:	d808      	bhi.n	8000538 <bitmap_set_bit+0x1c>
    *bitmap |= (1ULL << index);
 8000526:	2001      	movs	r0, #1
 8000528:	2100      	movs	r1, #0
 800052a:	f7ff fea7 	bl	800027c <__aeabi_llsl>
 800052e:	6823      	ldr	r3, [r4, #0]
 8000530:	4318      	orrs	r0, r3
 8000532:	6863      	ldr	r3, [r4, #4]
 8000534:	430b      	orrs	r3, r1
 8000536:	c409      	stmia	r4!, {r0, r3}
}
<<<<<<< HEAD
 80005aa:	46c0      	nop			@ (mov r8, r8)
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	2000002c 	.word	0x2000002c
 80005b4:	40005400 	.word	0x40005400
 80005b8:	00b07cb4 	.word	0x00b07cb4

080005bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	@ 0x50
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80005c2:	2334      	movs	r3, #52	@ 0x34
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	0018      	movs	r0, r3
 80005c8:	231c      	movs	r3, #28
 80005ca:	001a      	movs	r2, r3
 80005cc:	2100      	movs	r1, #0
 80005ce:	f004 f8f7 	bl	80047c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80005d2:	003b      	movs	r3, r7
 80005d4:	0018      	movs	r0, r3
 80005d6:	2334      	movs	r3, #52	@ 0x34
 80005d8:	001a      	movs	r2, r3
 80005da:	2100      	movs	r1, #0
 80005dc:	f004 f8f0 	bl	80047c0 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80005e0:	4b37      	ldr	r3, [pc, #220]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80005e2:	4a38      	ldr	r2, [pc, #224]	@ (80006c4 <MX_TIM17_Init+0x108>)
 80005e4:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 80005e6:	4b36      	ldr	r3, [pc, #216]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005ec:	4b34      	ldr	r3, [pc, #208]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 39;
 80005f2:	4b33      	ldr	r3, [pc, #204]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80005f4:	2227      	movs	r2, #39	@ 0x27
 80005f6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005f8:	4b31      	ldr	r3, [pc, #196]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80005fe:	4b30      	ldr	r3, [pc, #192]	@ (80006c0 <MX_TIM17_Init+0x104>)
 8000600:	2200      	movs	r2, #0
 8000602:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000604:	4b2e      	ldr	r3, [pc, #184]	@ (80006c0 <MX_TIM17_Init+0x104>)
 8000606:	2200      	movs	r2, #0
 8000608:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800060a:	4b2d      	ldr	r3, [pc, #180]	@ (80006c0 <MX_TIM17_Init+0x104>)
 800060c:	0018      	movs	r0, r3
 800060e:	f002 fa59 	bl	8002ac4 <HAL_TIM_Base_Init>
 8000612:	1e03      	subs	r3, r0, #0
 8000614:	d001      	beq.n	800061a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8000616:	f000 fae3 	bl	8000be0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800061a:	4b29      	ldr	r3, [pc, #164]	@ (80006c0 <MX_TIM17_Init+0x104>)
 800061c:	0018      	movs	r0, r3
 800061e:	f002 faa9 	bl	8002b74 <HAL_TIM_PWM_Init>
 8000622:	1e03      	subs	r3, r0, #0
 8000624:	d001      	beq.n	800062a <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8000626:	f000 fadb 	bl	8000be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800062a:	2134      	movs	r1, #52	@ 0x34
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2260      	movs	r2, #96	@ 0x60
 8000630:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000632:	187b      	adds	r3, r7, r1
 8000634:	2200      	movs	r2, #0
 8000636:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000638:	187b      	adds	r3, r7, r1
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800063e:	187b      	adds	r3, r7, r1
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000644:	187b      	adds	r3, r7, r1
 8000646:	2200      	movs	r2, #0
 8000648:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800064a:	187b      	adds	r3, r7, r1
 800064c:	2200      	movs	r2, #0
 800064e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000650:	187b      	adds	r3, r7, r1
 8000652:	2200      	movs	r2, #0
 8000654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000656:	1879      	adds	r1, r7, r1
 8000658:	4b19      	ldr	r3, [pc, #100]	@ (80006c0 <MX_TIM17_Init+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	0018      	movs	r0, r3
 800065e:	f002 fec9 	bl	80033f4 <HAL_TIM_PWM_ConfigChannel>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8000666:	f000 fabb 	bl	8000be0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800066a:	003b      	movs	r3, r7
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000670:	003b      	movs	r3, r7
 8000672:	2200      	movs	r2, #0
 8000674:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000676:	003b      	movs	r3, r7
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800067c:	003b      	movs	r3, r7
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000682:	003b      	movs	r3, r7
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000688:	003b      	movs	r3, r7
 800068a:	2280      	movs	r2, #128	@ 0x80
 800068c:	0192      	lsls	r2, r2, #6
 800068e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000690:	003b      	movs	r3, r7
 8000692:	2200      	movs	r2, #0
 8000694:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000696:	003b      	movs	r3, r7
 8000698:	2200      	movs	r2, #0
 800069a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 800069c:	003a      	movs	r2, r7
 800069e:	4b08      	ldr	r3, [pc, #32]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80006a0:	0011      	movs	r1, r2
 80006a2:	0018      	movs	r0, r3
 80006a4:	f003 fbe4 	bl	8003e70 <HAL_TIMEx_ConfigBreakDeadTime>
 80006a8:	1e03      	subs	r3, r0, #0
 80006aa:	d001      	beq.n	80006b0 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 80006ac:	f000 fa98 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80006b0:	4b03      	ldr	r3, [pc, #12]	@ (80006c0 <MX_TIM17_Init+0x104>)
 80006b2:	0018      	movs	r0, r3
 80006b4:	f000 fbf6 	bl	8000ea4 <HAL_TIM_MspPostInit>
=======
 8000538:	bd10      	pop	{r4, pc}

0800053a <bitmap_clear_bit>:
>>>>>>> 53-création-de-la-gui

/*
 * Bitmap clear a bit value
 */
void bitmap_clear_bit(uint64_t *bitmap, int index) {
 800053a:	b510      	push	{r4, lr}
 800053c:	000a      	movs	r2, r1
 800053e:	0004      	movs	r4, r0
	if(is_index_out_of_bound(index)) return;
 8000540:	293f      	cmp	r1, #63	@ 0x3f
 8000542:	d808      	bhi.n	8000556 <bitmap_clear_bit+0x1c>
	*bitmap &= ~(1ULL << index);
 8000544:	2001      	movs	r0, #1
 8000546:	2100      	movs	r1, #0
 8000548:	f7ff fe98 	bl	800027c <__aeabi_llsl>
 800054c:	6822      	ldr	r2, [r4, #0]
 800054e:	6863      	ldr	r3, [r4, #4]
 8000550:	4382      	bics	r2, r0
 8000552:	438b      	bics	r3, r1
 8000554:	c40c      	stmia	r4!, {r2, r3}
}
<<<<<<< HEAD
 80006b8:	46c0      	nop			@ (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b014      	add	sp, #80	@ 0x50
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000080 	.word	0x20000080
 80006c4:	40014800 	.word	0x40014800

080006c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006cc:	4b16      	ldr	r3, [pc, #88]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006ce:	4a17      	ldr	r2, [pc, #92]	@ (800072c <MX_USART2_UART_Init+0x64>)
 80006d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006d2:	4b15      	ldr	r3, [pc, #84]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006d4:	22e1      	movs	r2, #225	@ 0xe1
 80006d6:	0252      	lsls	r2, r2, #9
 80006d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006da:	4b13      	ldr	r3, [pc, #76]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006e0:	4b11      	ldr	r3, [pc, #68]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006ee:	220c      	movs	r2, #12
 80006f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006f4:	22c0      	movs	r2, #192	@ 0xc0
 80006f6:	0092      	lsls	r2, r2, #2
 80006f8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000700:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 8000702:	2200      	movs	r2, #0
 8000704:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 8000708:	2200      	movs	r2, #0
 800070a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800070c:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 800070e:	2200      	movs	r2, #0
 8000710:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000712:	4b05      	ldr	r3, [pc, #20]	@ (8000728 <MX_USART2_UART_Init+0x60>)
 8000714:	0018      	movs	r0, r3
 8000716:	f003 fc5f 	bl	8003fd8 <HAL_UART_Init>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 800071e:	f000 fa5f 	bl	8000be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
=======
 8000556:	bd10      	pop	{r4, pc}

08000558 <bitmap_get_bit>:
>>>>>>> 53-création-de-la-gui

/*
 * Bitmap get a bit value
 */
int bitmap_get_bit(uint64_t bitmap, int index) {
 8000558:	b510      	push	{r4, lr}
	if(is_index_out_of_bound(index)) return -1;
 800055a:	2a3f      	cmp	r2, #63	@ 0x3f
 800055c:	d804      	bhi.n	8000568 <bitmap_get_bit+0x10>
	return (bitmap >> index) & 1;
 800055e:	f7ff fe81 	bl	8000264 <__aeabi_llsr>
 8000562:	2301      	movs	r3, #1
 8000564:	4018      	ands	r0, r3
}
<<<<<<< HEAD
 8000722:	46c0      	nop			@ (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000128 	.word	0x20000128
 800072c:	40004400 	.word	0x40004400

08000730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_DMA_Init+0x38>)
 8000738:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_DMA_Init+0x38>)
 800073c:	2101      	movs	r1, #1
 800073e:	430a      	orrs	r2, r1
 8000740:	639a      	str	r2, [r3, #56]	@ 0x38
 8000742:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_DMA_Init+0x38>)
 8000744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000746:	2201      	movs	r2, #1
 8000748:	4013      	ands	r3, r2
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800074e:	2200      	movs	r2, #0
 8000750:	2100      	movs	r1, #0
 8000752:	2009      	movs	r0, #9
 8000754:	f000 fdc0 	bl	80012d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000758:	2009      	movs	r0, #9
 800075a:	f000 fdd2 	bl	8001302 <HAL_NVIC_EnableIRQ>
=======
 8000566:	bd10      	pop	{r4, pc}
	if(is_index_out_of_bound(index)) return -1;
 8000568:	2001      	movs	r0, #1
 800056a:	4240      	negs	r0, r0
 800056c:	e7fb      	b.n	8000566 <bitmap_get_bit+0xe>
>>>>>>> 53-création-de-la-gui

0800056e <cb_sq_to_str>:
 *  @param idx  Index 0..63.
 *  @param file [out] Reçoit 0..7 (A..H).
 *  @param rank [out] Reçoit 0..7 (1..8).
 */
static inline void cb_idx_to_coords(uint8_t idx, uint8_t* file, uint8_t* rank){
    *file = (uint8_t)(idx % 8u);
 800056e:	2307      	movs	r3, #7
 8000570:	4003      	ands	r3, r0
 *  @param idx Index 0..63.
 *  @param out Buffer de 3 chars min. (ex: "E2\0").
 */
static inline void cb_sq_to_str(uint8_t idx, char out[3]){
    uint8_t f,r; cb_idx_to_coords(idx,&f,&r);
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8000572:	3341      	adds	r3, #65	@ 0x41
 8000574:	700b      	strb	r3, [r1, #0]
 8000576:	2300      	movs	r3, #0
    *rank = (uint8_t)(idx / 8u);
 8000578:	08c0      	lsrs	r0, r0, #3
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 800057a:	3031      	adds	r0, #49	@ 0x31
 800057c:	7048      	strb	r0, [r1, #1]
 800057e:	708b      	strb	r3, [r1, #2]
}
<<<<<<< HEAD
 800075e:	46c0      	nop			@ (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	b002      	add	sp, #8
 8000764:	bd80      	pop	{r7, pc}
 8000766:	46c0      	nop			@ (mov r8, r8)
 8000768:	40021000 	.word	0x40021000

0800076c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800076c:	b590      	push	{r4, r7, lr}
 800076e:	b089      	sub	sp, #36	@ 0x24
 8000770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000772:	240c      	movs	r4, #12
 8000774:	193b      	adds	r3, r7, r4
 8000776:	0018      	movs	r0, r3
 8000778:	2314      	movs	r3, #20
 800077a:	001a      	movs	r2, r3
 800077c:	2100      	movs	r1, #0
 800077e:	f004 f81f 	bl	80047c0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
=======
 8000580:	4770      	bx	lr

08000582 <parse_u8>:
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
    for(size_t i=2;i<n;i++){ char c=s[i];
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
    return true; }
>>>>>>> 53-création-de-la-gui

static bool parse_u8(const char* t, uint8_t* v){ if(!t||!v) return false;
 8000582:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000584:	0004      	movs	r4, r0
 8000586:	000d      	movs	r5, r1
 8000588:	2800      	cmp	r0, #0
 800058a:	d101      	bne.n	8000590 <parse_u8+0xe>
 800058c:	2000      	movs	r0, #0
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 800058e:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
 8000590:	2300      	movs	r3, #0
 8000592:	220a      	movs	r2, #10
 8000594:	a901      	add	r1, sp, #4
 8000596:	9301      	str	r3, [sp, #4]
 8000598:	f003 ff0a 	bl	80043b0 <strtoul>
 800059c:	9b01      	ldr	r3, [sp, #4]
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d0f4      	beq.n	800058c <parse_u8+0xa>
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d1f1      	bne.n	800058c <parse_u8+0xa>
    if(x>255UL) return false; *v=(uint8_t)x; return true; }
 80005a8:	28ff      	cmp	r0, #255	@ 0xff
 80005aa:	d8ef      	bhi.n	800058c <parse_u8+0xa>
 80005ac:	7028      	strb	r0, [r5, #0]
 80005ae:	2001      	movs	r0, #1
 80005b0:	e7ed      	b.n	800058e <parse_u8+0xc>

<<<<<<< HEAD
  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	4b3e      	ldr	r3, [pc, #248]	@ (800087c <MX_GPIO_Init+0x110>)
 8000784:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000786:	4b3d      	ldr	r3, [pc, #244]	@ (800087c <MX_GPIO_Init+0x110>)
 8000788:	2102      	movs	r1, #2
 800078a:	430a      	orrs	r2, r1
 800078c:	635a      	str	r2, [r3, #52]	@ 0x34
 800078e:	4b3b      	ldr	r3, [pc, #236]	@ (800087c <MX_GPIO_Init+0x110>)
 8000790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000792:	2202      	movs	r2, #2
 8000794:	4013      	ands	r3, r2
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800079a:	4b38      	ldr	r3, [pc, #224]	@ (800087c <MX_GPIO_Init+0x110>)
 800079c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800079e:	4b37      	ldr	r3, [pc, #220]	@ (800087c <MX_GPIO_Init+0x110>)
 80007a0:	2104      	movs	r1, #4
 80007a2:	430a      	orrs	r2, r1
 80007a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007a6:	4b35      	ldr	r3, [pc, #212]	@ (800087c <MX_GPIO_Init+0x110>)
 80007a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007aa:	2204      	movs	r2, #4
 80007ac:	4013      	ands	r3, r2
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	4b32      	ldr	r3, [pc, #200]	@ (800087c <MX_GPIO_Init+0x110>)
 80007b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007b6:	4b31      	ldr	r3, [pc, #196]	@ (800087c <MX_GPIO_Init+0x110>)
 80007b8:	2101      	movs	r1, #1
 80007ba:	430a      	orrs	r2, r1
 80007bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007be:	4b2f      	ldr	r3, [pc, #188]	@ (800087c <MX_GPIO_Init+0x110>)
 80007c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007c2:	2201      	movs	r2, #1
 80007c4:	4013      	ands	r3, r2
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80007ca:	2380      	movs	r3, #128	@ 0x80
 80007cc:	021b      	lsls	r3, r3, #8
 80007ce:	482c      	ldr	r0, [pc, #176]	@ (8000880 <MX_GPIO_Init+0x114>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	0019      	movs	r1, r3
 80007d4:	f001 f9ef 	bl	8001bb6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 80007d8:	492a      	ldr	r1, [pc, #168]	@ (8000884 <MX_GPIO_Init+0x118>)
 80007da:	23a0      	movs	r3, #160	@ 0xa0
 80007dc:	05db      	lsls	r3, r3, #23
 80007de:	2200      	movs	r2, #0
 80007e0:	0018      	movs	r0, r3
 80007e2:	f001 f9e8 	bl	8001bb6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	2280      	movs	r2, #128	@ 0x80
 80007ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2200      	movs	r2, #0
 80007f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	193b      	adds	r3, r7, r4
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f8:	193b      	adds	r3, r7, r4
 80007fa:	4a23      	ldr	r2, [pc, #140]	@ (8000888 <MX_GPIO_Init+0x11c>)
 80007fc:	0019      	movs	r1, r3
 80007fe:	0010      	movs	r0, r2
 8000800:	f001 f858 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000804:	0021      	movs	r1, r4
 8000806:	187b      	adds	r3, r7, r1
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	0212      	lsls	r2, r2, #8
 800080c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080e:	000c      	movs	r4, r1
 8000810:	193b      	adds	r3, r7, r4
 8000812:	2201      	movs	r2, #1
 8000814:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	193b      	adds	r3, r7, r4
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081c:	193b      	adds	r3, r7, r4
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000822:	193b      	adds	r3, r7, r4
 8000824:	4a16      	ldr	r2, [pc, #88]	@ (8000880 <MX_GPIO_Init+0x114>)
 8000826:	0019      	movs	r1, r3
 8000828:	0010      	movs	r0, r2
 800082a:	f001 f843 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 800082e:	193b      	adds	r3, r7, r4
 8000830:	4a14      	ldr	r2, [pc, #80]	@ (8000884 <MX_GPIO_Init+0x118>)
 8000832:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000834:	193b      	adds	r3, r7, r4
 8000836:	2201      	movs	r2, #1
 8000838:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000846:	193a      	adds	r2, r7, r4
 8000848:	23a0      	movs	r3, #160	@ 0xa0
 800084a:	05db      	lsls	r3, r3, #23
 800084c:	0011      	movs	r1, r2
 800084e:	0018      	movs	r0, r3
 8000850:	f001 f830 	bl	80018b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2201      	movs	r2, #1
 8000858:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085a:	193b      	adds	r3, r7, r4
 800085c:	2200      	movs	r2, #0
 800085e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000860:	193b      	adds	r3, r7, r4
 8000862:	2202      	movs	r2, #2
 8000864:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000866:	193b      	adds	r3, r7, r4
 8000868:	4a07      	ldr	r2, [pc, #28]	@ (8000888 <MX_GPIO_Init+0x11c>)
 800086a:	0019      	movs	r1, r3
 800086c:	0010      	movs	r0, r2
 800086e:	f001 f821 	bl	80018b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	46bd      	mov	sp, r7
 8000876:	b009      	add	sp, #36	@ 0x24
 8000878:	bd90      	pop	{r4, r7, pc}
 800087a:	46c0      	nop			@ (mov r8, r8)
 800087c:	40021000 	.word	0x40021000
 8000880:	50000800 	.word	0x50000800
 8000884:	00001870 	.word	0x00001870
 8000888:	50000400 	.word	0x50000400

0800088c <HAL_TIM_PWM_Send_To_DMA>:
/* USER CODE BEGIN 4 */
/*
 * Start sending data
>>>>>>> main
 */
static inline void cb_idx_to_coords(uint8_t idx, uint8_t* file, uint8_t* rank){
    *file = (uint8_t)(idx % 8u);
 80004ce:	2207      	movs	r2, #7
 *  @param idx Index 0..63.
 *  @param out Buffer de 3 chars min. (ex: "E2\0").
 */
static inline void cb_sq_to_str(uint8_t idx, char out[3]){
    uint8_t f,r; cb_idx_to_coords(idx,&f,&r);
    out[0] = (char)('H'-f); out[1]=(char)('1'+r); out[2]='\0';
 80004d0:	2348      	movs	r3, #72	@ 0x48
    *file = (uint8_t)(idx % 8u);
 80004d2:	4002      	ands	r2, r0
    out[0] = (char)('H'-f); out[1]=(char)('1'+r); out[2]='\0';
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	700b      	strb	r3, [r1, #0]
 80004d8:	2300      	movs	r3, #0
    *rank = (uint8_t)(idx / 8u);
 80004da:	08c0      	lsrs	r0, r0, #3
    out[0] = (char)('H'-f); out[1]=(char)('1'+r); out[2]='\0';
 80004dc:	3031      	adds	r0, #49	@ 0x31
 80004de:	7048      	strb	r0, [r1, #1]
 80004e0:	708b      	strb	r3, [r1, #2]
}
<<<<<<< HEAD
 80004e2:	4770      	bx	lr

080004e4 <parse_u8>:
}
=======
 80008ea:	46c0      	nop			@ (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	b002      	add	sp, #8
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	46c0      	nop			@ (mov r8, r8)
 80008f4:	40014800 	.word	0x40014800
 80008f8:	20000028 	.word	0x20000028

080008fc <UART_Flush>:

/*
 * Flush the TX UART
 */
void UART_Flush(UART_HandleTypeDef *huart)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
    // Vider le registre RX tant qu’il reste des données
    __HAL_UART_FLUSH_DRREGISTER(huart);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	699a      	ldr	r2, [r3, #24]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2108      	movs	r1, #8
 8000910:	430a      	orrs	r2, r1
 8000912:	619a      	str	r2, [r3, #24]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	699a      	ldr	r2, [r3, #24]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2110      	movs	r1, #16
 8000920:	430a      	orrs	r2, r1
 8000922:	619a      	str	r2, [r3, #24]

    // Effacer les flags d’erreur éventuels (Overrun, Framing, Noise, Parity)
    __HAL_UART_CLEAR_OREFLAG(huart);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	2208      	movs	r2, #8
 800092a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	2202      	movs	r2, #2
 8000932:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2204      	movs	r2, #4
 800093a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2201      	movs	r2, #1
 8000942:	621a      	str	r2, [r3, #32]

    // Attendre que la transmission en cours (TX) soit terminée
    while(__HAL_UART_GET_FLAG(huart, UART_FLAG_TC) == RESET);
 8000944:	46c0      	nop			@ (mov r8, r8)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	69db      	ldr	r3, [r3, #28]
 800094c:	2240      	movs	r2, #64	@ 0x40
 800094e:	4013      	ands	r3, r2
 8000950:	2b40      	cmp	r3, #64	@ 0x40
 8000952:	d1f8      	bne.n	8000946 <UART_Flush+0x4a>
=======
080005b2 <s_write>:
static size_t s_write(char* out, size_t cap, const char* fmt, ...){
 80005b2:	b40c      	push	{r2, r3}
 80005b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80005b6:	0005      	movs	r5, r0
 80005b8:	1e0c      	subs	r4, r1, #0
    if(cap==0) return 0;
 80005ba:	d104      	bne.n	80005c6 <s_write+0x14>
 80005bc:	2000      	movs	r0, #0
}
 80005be:	bc3e      	pop	{r1, r2, r3, r4, r5}
 80005c0:	bc08      	pop	{r3}
 80005c2:	b002      	add	sp, #8
 80005c4:	4718      	bx	r3
    va_list ap; va_start(ap, fmt);
 80005c6:	ab07      	add	r3, sp, #28
    int n = vsnprintf(out, cap, fmt, ap);
 80005c8:	9a06      	ldr	r2, [sp, #24]
    va_list ap; va_start(ap, fmt);
 80005ca:	9301      	str	r3, [sp, #4]
    int n = vsnprintf(out, cap, fmt, ap);
 80005cc:	f004 f80c 	bl	80045e8 <vsniprintf>
    if(n<0) return 0; // encoding error
 80005d0:	2800      	cmp	r0, #0
 80005d2:	dbf3      	blt.n	80005bc <s_write+0xa>
    if((size_t)n >= cap){ // truncated
 80005d4:	42a0      	cmp	r0, r4
 80005d6:	d3f2      	bcc.n	80005be <s_write+0xc>
        out[cap-1] = '\0';
 80005d8:	2300      	movs	r3, #0
 80005da:	1e60      	subs	r0, r4, #1
 80005dc:	542b      	strb	r3, [r5, r0]
        return cap-1;
 80005de:	e7ee      	b.n	80005be <s_write+0xc>
>>>>>>> 53-création-de-la-gui

080005e0 <convert_reed_index_to_led_index>:
	if((reed_index / 8) % 2 == 0) {
 80005e0:	08c3      	lsrs	r3, r0, #3
 80005e2:	0702      	lsls	r2, r0, #28
 80005e4:	d503      	bpl.n	80005ee <convert_reed_index_to_led_index+0xe>
		return (16 * (uint8_t)(reed_index / 8)) + 7 - reed_index;
 80005e6:	011b      	lsls	r3, r3, #4
 80005e8:	1a1b      	subs	r3, r3, r0
 80005ea:	3307      	adds	r3, #7
 80005ec:	b2d8      	uxtb	r0, r3
}
<<<<<<< HEAD
 8000954:	46c0      	nop			@ (mov r8, r8)
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}
	...
>>>>>>> main

// ---- Parser ----
// ===== Parser App->PCB (commandes commencant par ':') =======================

static bool parse_u8(const char* t, uint8_t* v){ if(!t||!v) return false;
 80004e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80004e6:	0004      	movs	r4, r0
 80004e8:	000d      	movs	r5, r1
 80004ea:	2800      	cmp	r0, #0
 80004ec:	d101      	bne.n	80004f2 <parse_u8+0xe>
 80004ee:	2000      	movs	r0, #0
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
    if(x>255UL) return false;
    *v=(uint8_t)x; return true;
}
 80004f0:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    char* e=NULL; unsigned long x=strtoul(t,&e,10); if(e==t||*e) return false;
 80004f2:	2300      	movs	r3, #0
 80004f4:	220a      	movs	r2, #10
 80004f6:	a901      	add	r1, sp, #4
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	f003 fc43 	bl	8003d84 <strtoul>
 80004fe:	9b01      	ldr	r3, [sp, #4]
 8000500:	42a3      	cmp	r3, r4
 8000502:	d0f4      	beq.n	80004ee <parse_u8+0xa>
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d1f1      	bne.n	80004ee <parse_u8+0xa>
    if(x>255UL) return false;
 800050a:	28ff      	cmp	r0, #255	@ 0xff
 800050c:	d8ef      	bhi.n	80004ee <parse_u8+0xa>
    *v=(uint8_t)x; return true;
 800050e:	7028      	strb	r0, [r5, #0]
 8000510:	2001      	movs	r0, #1
 8000512:	e7ed      	b.n	80004f0 <parse_u8+0xc>

08000514 <s_write>:
static size_t s_write(char* out, size_t cap, const char* fmt, ...){
 8000514:	b40c      	push	{r2, r3}
 8000516:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000518:	0005      	movs	r5, r0
 800051a:	1e0c      	subs	r4, r1, #0
    if(cap==0) return 0;
 800051c:	d104      	bne.n	8000528 <s_write+0x14>
 800051e:	2000      	movs	r0, #0
}
 8000520:	bc3e      	pop	{r1, r2, r3, r4, r5}
 8000522:	bc08      	pop	{r3}
 8000524:	b002      	add	sp, #8
 8000526:	4718      	bx	r3
    va_list ap; va_start(ap, fmt);
 8000528:	ab07      	add	r3, sp, #28
    int n = vsnprintf(out, cap, fmt, ap);
 800052a:	9a06      	ldr	r2, [sp, #24]
    va_list ap; va_start(ap, fmt);
 800052c:	9301      	str	r3, [sp, #4]
    int n = vsnprintf(out, cap, fmt, ap);
 800052e:	f003 fc99 	bl	8003e64 <vsniprintf>
    if(n<0) return 0; // encoding error
 8000532:	2800      	cmp	r0, #0
 8000534:	dbf3      	blt.n	800051e <s_write+0xa>
    if((size_t)n >= cap){ // truncated
 8000536:	42a0      	cmp	r0, r4
 8000538:	d3f2      	bcc.n	8000520 <s_write+0xc>
        out[cap-1] = '\0';
 800053a:	2300      	movs	r3, #0
 800053c:	1e60      	subs	r0, r4, #1
 800053e:	542b      	strb	r3, [r5, r0]
        return cap-1;
 8000540:	e7ee      	b.n	8000520 <s_write+0xc>

08000542 <convert_reed_index_to_led_index>:
	if((reed_index / 8) % 2 == 0) {
 8000542:	08c3      	lsrs	r3, r0, #3
 8000544:	0702      	lsls	r2, r0, #28
 8000546:	d503      	bpl.n	8000550 <convert_reed_index_to_led_index+0xe>
		return (16 * (uint8_t)(reed_index / 8)) + 7 - reed_index;
 8000548:	011b      	lsls	r3, r3, #4
 800054a:	1a1b      	subs	r3, r3, r0
 800054c:	3307      	adds	r3, #7
 800054e:	b2d8      	uxtb	r0, r3
}
 8000550:	4770      	bx	lr

<<<<<<< HEAD
08000552 <cb_sq_from_str>:
=======
08000be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
=======
 80005ee:	4770      	bx	lr

080005f0 <cb_sq_from_str>:
>>>>>>> main
/** @brief Parse une chaîne de 2 caractères (ex: "E2") en index 0..63.
 *  @param s Chaîne "A1".."H8" (insensible à la casse pour la lettre).
 *  @param out_idx [out] Reçoit l'index 0..63 si succès.
 *  @return true si parsing réussi, false sinon.
 */
bool cb_sq_from_str(const char* s, uint8_t* out_idx){
<<<<<<< HEAD
 8000552:	b570      	push	{r4, r5, r6, lr}
 8000554:	0005      	movs	r5, r0
 8000556:	000c      	movs	r4, r1
	    if(!s || !out_idx) return false;
 8000558:	2800      	cmp	r0, #0
 800055a:	d024      	beq.n	80005a6 <cb_sq_from_str+0x54>
 800055c:	1e08      	subs	r0, r1, #0
 800055e:	d022      	beq.n	80005a6 <cb_sq_from_str+0x54>
	    char c0 = s[0]; char c1 = s[1];
 8000560:	782a      	ldrb	r2, [r5, #0]
	    if(!s || !out_idx) return false;
 8000562:	1e10      	subs	r0, r2, #0
	    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 8000564:	d01f      	beq.n	80005a6 <cb_sq_from_str+0x54>
	    char c0 = s[0]; char c1 = s[1];
 8000566:	786b      	ldrb	r3, [r5, #1]
	    if(!s || !out_idx) return false;
 8000568:	1e18      	subs	r0, r3, #0
	    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 800056a:	d01c      	beq.n	80005a6 <cb_sq_from_str+0x54>
	    if(!s || !out_idx) return false;
 800056c:	2000      	movs	r0, #0
	    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 800056e:	78a9      	ldrb	r1, [r5, #2]
 8000570:	4281      	cmp	r1, r0
 8000572:	d118      	bne.n	80005a6 <cb_sq_from_str+0x54>
	    if(c0>='a'&&c0<='h') c0 = (char)(c0 - 'a' + 'A');
 8000574:	0010      	movs	r0, r2
 8000576:	3861      	subs	r0, #97	@ 0x61
 8000578:	2807      	cmp	r0, #7
 800057a:	d80f      	bhi.n	800059c <cb_sq_from_str+0x4a>
 800057c:	3a20      	subs	r2, #32
 800057e:	b2d2      	uxtb	r2, r2
	    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 8000580:	3b31      	subs	r3, #49	@ 0x31
 8000582:	b2db      	uxtb	r3, r3
	    if(!s || !out_idx) return false;
 8000584:	2000      	movs	r0, #0
	    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 8000586:	2b07      	cmp	r3, #7
 8000588:	d80d      	bhi.n	80005a6 <cb_sq_from_str+0x54>
    return (uint8_t)(rank*8u + file);
 800058a:	00d8      	lsls	r0, r3, #3
 800058c:	3048      	adds	r0, #72	@ 0x48
 800058e:	1a80      	subs	r0, r0, r2
	    uint8_t file = (uint8_t)('H' - c0);
	    uint8_t rank = (uint8_t)(c1 - '1');
	    *out_idx = cb_coords_to_idx(file, rank);
	    *out_idx = convert_reed_index_to_led_index(*out_idx);
 8000590:	b2c0      	uxtb	r0, r0
 8000592:	f7ff ffd6 	bl	8000542 <convert_reed_index_to_led_index>
 8000596:	7020      	strb	r0, [r4, #0]
			return true;
 8000598:	2001      	movs	r0, #1
 800059a:	e004      	b.n	80005a6 <cb_sq_from_str+0x54>
	    if(!s || !out_idx) return false;
 800059c:	0008      	movs	r0, r1
	    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 800059e:	0011      	movs	r1, r2
 80005a0:	3941      	subs	r1, #65	@ 0x41
 80005a2:	2907      	cmp	r1, #7
 80005a4:	d9ec      	bls.n	8000580 <cb_sq_from_str+0x2e>
}
 80005a6:	bd70      	pop	{r4, r5, r6, pc}

080005a8 <cb_parse_cmd>:

bool cb_parse_cmd(const char* line_in, cb_cmd_t* out){
 80005a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005aa:	0007      	movs	r7, r0
 80005ac:	000c      	movs	r4, r1
 80005ae:	b09b      	sub	sp, #108	@ 0x6c
    if(!line_in || !out) return false;
 80005b0:	2800      	cmp	r0, #0
 80005b2:	d101      	bne.n	80005b8 <cb_parse_cmd+0x10>

    // --- COLOR ---
    if(strcmp(T0,"COLOR")==0 && nt>=2){
        if(strcmp(tok[1],"SET")==0 && nt==6){
            uint8_t r,g,b;
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 80005b4:	2500      	movs	r5, #0
 80005b6:	e03c      	b.n	8000632 <cb_parse_cmd+0x8a>
    if(!line_in || !out) return false;
 80005b8:	2900      	cmp	r1, #0
 80005ba:	d0fb      	beq.n	80005b4 <cb_parse_cmd+0xc>
    out->type = CB_CMD_UNKNOWN;
 80005bc:	2621      	movs	r6, #33	@ 0x21
    memset(out, 0, sizeof(*out));
 80005be:	1c48      	adds	r0, r1, #1
 80005c0:	2297      	movs	r2, #151	@ 0x97
 80005c2:	2100      	movs	r1, #0
 80005c4:	f003 fc6c 	bl	8003ea0 <memset>
    out->type = CB_CMD_UNKNOWN;
 80005c8:	7026      	strb	r6, [r4, #0]
    if(line_in[0] != ':') return false;
 80005ca:	783b      	ldrb	r3, [r7, #0]
 80005cc:	2b3a      	cmp	r3, #58	@ 0x3a
 80005ce:	d1f1      	bne.n	80005b4 <cb_parse_cmd+0xc>
    size_t L = strnlen(line_in, CB_MAX_LINE);
 80005d0:	2120      	movs	r1, #32
 80005d2:	0038      	movs	r0, r7
 80005d4:	f003 fc80 	bl	8003ed8 <strnlen>
 80005d8:	0005      	movs	r5, r0
    if(L >= sizeof(out->_scratch)) L = sizeof(out->_scratch)-1;
 80005da:	42b0      	cmp	r0, r6
 80005dc:	d900      	bls.n	80005e0 <cb_parse_cmd+0x38>
 80005de:	0035      	movs	r5, r6
    memcpy(out->_scratch, line_in, L);
 80005e0:	0026      	movs	r6, r4
 80005e2:	3670      	adds	r6, #112	@ 0x70
 80005e4:	002a      	movs	r2, r5
 80005e6:	0039      	movs	r1, r7
 80005e8:	0030      	movs	r0, r6
 80005ea:	f003 fcad 	bl	8003f48 <memcpy>
    out->_scratch[L] = '\0';
 80005ee:	2300      	movs	r3, #0
    while(*p && isspace((unsigned char)*p)) p++;
 80005f0:	2208      	movs	r2, #8
    out->_scratch[L] = '\0';
 80005f2:	1965      	adds	r5, r4, r5
 80005f4:	3570      	adds	r5, #112	@ 0x70
    while(*p && isspace((unsigned char)*p)) p++;
 80005f6:	48ad      	ldr	r0, [pc, #692]	@ (80008ac <cb_parse_cmd+0x304>)
    out->_scratch[L] = '\0';
 80005f8:	702b      	strb	r3, [r5, #0]
    while(*p && isspace((unsigned char)*p)) p++;
 80005fa:	7833      	ldrb	r3, [r6, #0]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d004      	beq.n	800060a <cb_parse_cmd+0x62>
 8000600:	5cc1      	ldrb	r1, [r0, r3]
 8000602:	000b      	movs	r3, r1
 8000604:	4013      	ands	r3, r2
 8000606:	4211      	tst	r1, r2
 8000608:	d116      	bne.n	8000638 <cb_parse_cmd+0x90>
        while(*p && !isspace((unsigned char)*p)) p++;
 800060a:	2108      	movs	r1, #8
 800060c:	4aa7      	ldr	r2, [pc, #668]	@ (80008ac <cb_parse_cmd+0x304>)
    while(*p && n<max_out){
 800060e:	7830      	ldrb	r0, [r6, #0]
 8000610:	2800      	cmp	r0, #0
 8000612:	d02d      	beq.n	8000670 <cb_parse_cmd+0xc8>
 8000614:	2b18      	cmp	r3, #24
 8000616:	d111      	bne.n	800063c <cb_parse_cmd+0x94>
 8000618:	001d      	movs	r5, r3
    const char* T0 = tok[0] + 1;
 800061a:	9e02      	ldr	r6, [sp, #8]
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 800061c:	49a4      	ldr	r1, [pc, #656]	@ (80008b0 <cb_parse_cmd+0x308>)
    const char* T0 = tok[0] + 1;
 800061e:	3601      	adds	r6, #1
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 8000620:	0030      	movs	r0, r6
 8000622:	f7ff fd6d 	bl	8000100 <strcmp>
 8000626:	2800      	cmp	r0, #0
 8000628:	d125      	bne.n	8000676 <cb_parse_cmd+0xce>
 800062a:	2d01      	cmp	r5, #1
 800062c:	d123      	bne.n	8000676 <cb_parse_cmd+0xce>
 800062e:	7025      	strb	r5, [r4, #0]
 8000630:	2501      	movs	r5, #1
        return cnt>0;
    }
    */

    return false;
}
 8000632:	0028      	movs	r0, r5
 8000634:	b01b      	add	sp, #108	@ 0x6c
 8000636:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(*p && isspace((unsigned char)*p)) p++;
 8000638:	3601      	adds	r6, #1
 800063a:	e7de      	b.n	80005fa <cb_parse_cmd+0x52>
        out[n++] = p;
 800063c:	1c5d      	adds	r5, r3, #1
 800063e:	a802      	add	r0, sp, #8
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	501e      	str	r6, [r3, r0]
        while(*p && !isspace((unsigned char)*p)) p++;
 8000644:	7833      	ldrb	r3, [r6, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d0e7      	beq.n	800061a <cb_parse_cmd+0x72>
 800064a:	5cd0      	ldrb	r0, [r2, r3]
 800064c:	1c73      	adds	r3, r6, #1
 800064e:	4208      	tst	r0, r1
 8000650:	d00a      	beq.n	8000668 <cb_parse_cmd+0xc0>
        *p++ = '\0';
 8000652:	2000      	movs	r0, #0
 8000654:	7030      	strb	r0, [r6, #0]
 8000656:	001e      	movs	r6, r3
        while(*p && isspace((unsigned char)*p)) p++;
 8000658:	7833      	ldrb	r3, [r6, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d002      	beq.n	8000664 <cb_parse_cmd+0xbc>
 800065e:	5cd3      	ldrb	r3, [r2, r3]
 8000660:	420b      	tst	r3, r1
 8000662:	d103      	bne.n	800066c <cb_parse_cmd+0xc4>
        *p++ = '\0';
 8000664:	002b      	movs	r3, r5
 8000666:	e7d2      	b.n	800060e <cb_parse_cmd+0x66>
        while(*p && !isspace((unsigned char)*p)) p++;
 8000668:	001e      	movs	r6, r3
 800066a:	e7eb      	b.n	8000644 <cb_parse_cmd+0x9c>
        while(*p && isspace((unsigned char)*p)) p++;
 800066c:	3601      	adds	r6, #1
 800066e:	e7f3      	b.n	8000658 <cb_parse_cmd+0xb0>
 8000670:	1e1d      	subs	r5, r3, #0
    if(nt <= 0) return false;
 8000672:	d09f      	beq.n	80005b4 <cb_parse_cmd+0xc>
 8000674:	e7d1      	b.n	800061a <cb_parse_cmd+0x72>
    if(strcmp(T0,"VER?")==0 && nt==1){ out->type=CB_CMD_VER_Q; return true; }
 8000676:	0030      	movs	r0, r6
 8000678:	498e      	ldr	r1, [pc, #568]	@ (80008b4 <cb_parse_cmd+0x30c>)
 800067a:	f7ff fd41 	bl	8000100 <strcmp>
 800067e:	2800      	cmp	r0, #0
 8000680:	d104      	bne.n	800068c <cb_parse_cmd+0xe4>
 8000682:	2d01      	cmp	r5, #1
 8000684:	d102      	bne.n	800068c <cb_parse_cmd+0xe4>
 8000686:	2302      	movs	r3, #2
 8000688:	7023      	strb	r3, [r4, #0]
 800068a:	e7d1      	b.n	8000630 <cb_parse_cmd+0x88>
    if(strcmp(T0,"TIME?")==0 && nt==1){ out->type=CB_CMD_TIME_Q; return true; }
 800068c:	0030      	movs	r0, r6
 800068e:	498a      	ldr	r1, [pc, #552]	@ (80008b8 <cb_parse_cmd+0x310>)
 8000690:	f7ff fd36 	bl	8000100 <strcmp>
 8000694:	2800      	cmp	r0, #0
 8000696:	d102      	bne.n	800069e <cb_parse_cmd+0xf6>
 8000698:	2303      	movs	r3, #3
 800069a:	2d01      	cmp	r5, #1
 800069c:	d0f4      	beq.n	8000688 <cb_parse_cmd+0xe0>
    if(strcmp(T0,"RST")==0 && nt==1){ out->type=CB_CMD_RST; return true; }
 800069e:	0030      	movs	r0, r6
 80006a0:	4986      	ldr	r1, [pc, #536]	@ (80008bc <cb_parse_cmd+0x314>)
 80006a2:	f7ff fd2d 	bl	8000100 <strcmp>
 80006a6:	2800      	cmp	r0, #0
 80006a8:	d102      	bne.n	80006b0 <cb_parse_cmd+0x108>
 80006aa:	2304      	movs	r3, #4
 80006ac:	2d01      	cmp	r5, #1
 80006ae:	d0eb      	beq.n	8000688 <cb_parse_cmd+0xe0>
    if(strcmp(T0,"SAVE")==0 && nt==1){ out->type=CB_CMD_SAVE; return true; }
 80006b0:	0030      	movs	r0, r6
 80006b2:	4983      	ldr	r1, [pc, #524]	@ (80008c0 <cb_parse_cmd+0x318>)
 80006b4:	f7ff fd24 	bl	8000100 <strcmp>
 80006b8:	2800      	cmp	r0, #0
 80006ba:	d102      	bne.n	80006c2 <cb_parse_cmd+0x11a>
 80006bc:	2305      	movs	r3, #5
 80006be:	2d01      	cmp	r5, #1
 80006c0:	d0e2      	beq.n	8000688 <cb_parse_cmd+0xe0>
    if(strcmp(T0,"WIN")==0 && nt==2){
 80006c2:	0030      	movs	r0, r6
 80006c4:	497f      	ldr	r1, [pc, #508]	@ (80008c4 <cb_parse_cmd+0x31c>)
 80006c6:	f7ff fd1b 	bl	8000100 <strcmp>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d10c      	bne.n	80006e8 <cb_parse_cmd+0x140>
 80006ce:	2d02      	cmp	r5, #2
 80006d0:	d10a      	bne.n	80006e8 <cb_parse_cmd+0x140>
    	out->type=CB_CMD_WIN;
 80006d2:	230b      	movs	r3, #11
 80006d4:	7023      	strb	r3, [r4, #0]
    	parse_u8(tok[1], &victory);
 80006d6:	466b      	mov	r3, sp
 80006d8:	1ddd      	adds	r5, r3, #7
 80006da:	0029      	movs	r1, r5
 80006dc:	9803      	ldr	r0, [sp, #12]
 80006de:	f7ff ff01 	bl	80004e4 <parse_u8>
    	out->u.led_set.idx = victory;
 80006e2:	782b      	ldrb	r3, [r5, #0]
 80006e4:	7223      	strb	r3, [r4, #8]
    	return true;
 80006e6:	e7a3      	b.n	8000630 <cb_parse_cmd+0x88>
    if(strcmp(T0,"DRAW")==0 && nt==2){
 80006e8:	0030      	movs	r0, r6
 80006ea:	4977      	ldr	r1, [pc, #476]	@ (80008c8 <cb_parse_cmd+0x320>)
 80006ec:	f7ff fd08 	bl	8000100 <strcmp>
 80006f0:	2800      	cmp	r0, #0
 80006f2:	d102      	bne.n	80006fa <cb_parse_cmd+0x152>
    	out->type=CB_CMD_DRAW;
 80006f4:	230c      	movs	r3, #12
    if(strcmp(T0,"DRAW")==0 && nt==2){
 80006f6:	2d02      	cmp	r5, #2
 80006f8:	d0c6      	beq.n	8000688 <cb_parse_cmd+0xe0>
    if(strcmp(T0,"LED")==0 && nt>=2){
 80006fa:	0030      	movs	r0, r6
 80006fc:	4973      	ldr	r1, [pc, #460]	@ (80008cc <cb_parse_cmd+0x324>)
 80006fe:	f7ff fcff 	bl	8000100 <strcmp>
 8000702:	2800      	cmp	r0, #0
 8000704:	d000      	beq.n	8000708 <cb_parse_cmd+0x160>
 8000706:	e08f      	b.n	8000828 <cb_parse_cmd+0x280>
 8000708:	2d01      	cmp	r5, #1
 800070a:	d100      	bne.n	800070e <cb_parse_cmd+0x166>
 800070c:	e08c      	b.n	8000828 <cb_parse_cmd+0x280>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 800070e:	9e03      	ldr	r6, [sp, #12]
 8000710:	496f      	ldr	r1, [pc, #444]	@ (80008d0 <cb_parse_cmd+0x328>)
 8000712:	0030      	movs	r0, r6
 8000714:	f7ff fcf4 	bl	8000100 <strcmp>
 8000718:	2800      	cmp	r0, #0
 800071a:	d12f      	bne.n	800077c <cb_parse_cmd+0x1d4>
 800071c:	2d06      	cmp	r5, #6
 800071e:	d12d      	bne.n	800077c <cb_parse_cmd+0x1d4>
            if(!cb_sq_from_str(tok[2], &idx)) return false;
 8000720:	af01      	add	r7, sp, #4
 8000722:	0039      	movs	r1, r7
 8000724:	9804      	ldr	r0, [sp, #16]
 8000726:	f7ff ff14 	bl	8000552 <cb_sq_from_str>
 800072a:	2800      	cmp	r0, #0
 800072c:	d100      	bne.n	8000730 <cb_parse_cmd+0x188>
 800072e:	e741      	b.n	80005b4 <cb_parse_cmd+0xc>
            if(!parse_u8(tok[3], &r) || !parse_u8(tok[4], &g) || !parse_u8(tok[5], &b)) return false;
 8000730:	466b      	mov	r3, sp
 8000732:	1d5e      	adds	r6, r3, #5
 8000734:	0031      	movs	r1, r6
 8000736:	9805      	ldr	r0, [sp, #20]
 8000738:	f7ff fed4 	bl	80004e4 <parse_u8>
 800073c:	2800      	cmp	r0, #0
 800073e:	d100      	bne.n	8000742 <cb_parse_cmd+0x19a>
 8000740:	e738      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000742:	466b      	mov	r3, sp
 8000744:	9806      	ldr	r0, [sp, #24]
 8000746:	1d99      	adds	r1, r3, #6
 8000748:	f7ff fecc 	bl	80004e4 <parse_u8>
 800074c:	2800      	cmp	r0, #0
 800074e:	d100      	bne.n	8000752 <cb_parse_cmd+0x1aa>
 8000750:	e730      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000752:	466b      	mov	r3, sp
 8000754:	9807      	ldr	r0, [sp, #28]
 8000756:	1dd9      	adds	r1, r3, #7
 8000758:	f7ff fec4 	bl	80004e4 <parse_u8>
 800075c:	1e05      	subs	r5, r0, #0
 800075e:	d100      	bne.n	8000762 <cb_parse_cmd+0x1ba>
 8000760:	e728      	b.n	80005b4 <cb_parse_cmd+0xc>
            out->type=CB_CMD_LED_SET; out->u.led_set.idx=idx; out->u.led_set.r=r; out->u.led_set.g=g; out->u.led_set.b=b; return true;
 8000762:	230d      	movs	r3, #13
 8000764:	7023      	strb	r3, [r4, #0]
 8000766:	783b      	ldrb	r3, [r7, #0]
 8000768:	7223      	strb	r3, [r4, #8]
 800076a:	7833      	ldrb	r3, [r6, #0]
 800076c:	7263      	strb	r3, [r4, #9]
 800076e:	466b      	mov	r3, sp
 8000770:	799b      	ldrb	r3, [r3, #6]
 8000772:	72a3      	strb	r3, [r4, #10]
 8000774:	466b      	mov	r3, sp
 8000776:	79db      	ldrb	r3, [r3, #7]
 8000778:	72e3      	strb	r3, [r4, #11]
 800077a:	e75a      	b.n	8000632 <cb_parse_cmd+0x8a>
        if(strcmp(tok[1],"OFF")==0){
 800077c:	0030      	movs	r0, r6
 800077e:	4955      	ldr	r1, [pc, #340]	@ (80008d4 <cb_parse_cmd+0x32c>)
 8000780:	f7ff fcbe 	bl	8000100 <strcmp>
 8000784:	2800      	cmp	r0, #0
 8000786:	d119      	bne.n	80007bc <cb_parse_cmd+0x214>
            if(nt==3 && strcmp(tok[2],"ALL")==0){ out->type=CB_CMD_LED_OFF_ALL; return true; }
 8000788:	2d03      	cmp	r5, #3
 800078a:	d000      	beq.n	800078e <cb_parse_cmd+0x1e6>
 800078c:	e712      	b.n	80005b4 <cb_parse_cmd+0xc>
 800078e:	9d04      	ldr	r5, [sp, #16]
 8000790:	4951      	ldr	r1, [pc, #324]	@ (80008d8 <cb_parse_cmd+0x330>)
 8000792:	0028      	movs	r0, r5
 8000794:	f7ff fcb4 	bl	8000100 <strcmp>
 8000798:	230f      	movs	r3, #15
 800079a:	2800      	cmp	r0, #0
 800079c:	d100      	bne.n	80007a0 <cb_parse_cmd+0x1f8>
 800079e:	e773      	b.n	8000688 <cb_parse_cmd+0xe0>
                uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 80007a0:	466b      	mov	r3, sp
 80007a2:	1dde      	adds	r6, r3, #7
 80007a4:	0028      	movs	r0, r5
 80007a6:	0031      	movs	r1, r6
 80007a8:	f7ff fed3 	bl	8000552 <cb_sq_from_str>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 80007ac:	230e      	movs	r3, #14
                uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 80007ae:	1e05      	subs	r5, r0, #0
 80007b0:	d100      	bne.n	80007b4 <cb_parse_cmd+0x20c>
 80007b2:	e73e      	b.n	8000632 <cb_parse_cmd+0x8a>
						out->type=CB_CMD_LED_BRIGHT; out->u.led_bright.bright=br; return true;
 80007b4:	7023      	strb	r3, [r4, #0]
 80007b6:	7833      	ldrb	r3, [r6, #0]
 80007b8:	7223      	strb	r3, [r4, #8]
 80007ba:	e73a      	b.n	8000632 <cb_parse_cmd+0x8a>
        if(strcmp(tok[1],"BRIGHT")==0 && nt==3){
 80007bc:	0030      	movs	r0, r6
 80007be:	4947      	ldr	r1, [pc, #284]	@ (80008dc <cb_parse_cmd+0x334>)
 80007c0:	f7ff fc9e 	bl	8000100 <strcmp>
 80007c4:	2800      	cmp	r0, #0
 80007c6:	d10c      	bne.n	80007e2 <cb_parse_cmd+0x23a>
 80007c8:	2d03      	cmp	r5, #3
 80007ca:	d10a      	bne.n	80007e2 <cb_parse_cmd+0x23a>
						uint8_t br; if(!parse_u8(tok[2], &br)) return false;
 80007cc:	466b      	mov	r3, sp
 80007ce:	1dde      	adds	r6, r3, #7
 80007d0:	0031      	movs	r1, r6
 80007d2:	9804      	ldr	r0, [sp, #16]
 80007d4:	f7ff fe86 	bl	80004e4 <parse_u8>
 80007d8:	1e05      	subs	r5, r0, #0
 80007da:	d100      	bne.n	80007de <cb_parse_cmd+0x236>
 80007dc:	e729      	b.n	8000632 <cb_parse_cmd+0x8a>
						out->type=CB_CMD_LED_BRIGHT; out->u.led_bright.bright=br; return true;
 80007de:	2313      	movs	r3, #19
 80007e0:	e7e8      	b.n	80007b4 <cb_parse_cmd+0x20c>
        if(strcmp(tok[1],"OK")==0 && nt==4){
 80007e2:	0030      	movs	r0, r6
 80007e4:	493e      	ldr	r1, [pc, #248]	@ (80008e0 <cb_parse_cmd+0x338>)
 80007e6:	f7ff fc8b 	bl	8000100 <strcmp>
 80007ea:	2800      	cmp	r0, #0
 80007ec:	d000      	beq.n	80007f0 <cb_parse_cmd+0x248>
 80007ee:	e6e1      	b.n	80005b4 <cb_parse_cmd+0xc>
 80007f0:	2d04      	cmp	r5, #4
 80007f2:	d000      	beq.n	80007f6 <cb_parse_cmd+0x24e>
 80007f4:	e6de      	b.n	80005b4 <cb_parse_cmd+0xc>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 80007f6:	466b      	mov	r3, sp
 80007f8:	1d9f      	adds	r7, r3, #6
 80007fa:	0039      	movs	r1, r7
 80007fc:	9804      	ldr	r0, [sp, #16]
 80007fe:	f7ff fea8 	bl	8000552 <cb_sq_from_str>
 8000802:	2800      	cmp	r0, #0
 8000804:	d100      	bne.n	8000808 <cb_parse_cmd+0x260>
 8000806:	e6d5      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000808:	466b      	mov	r3, sp
 800080a:	1dde      	adds	r6, r3, #7
 800080c:	0031      	movs	r1, r6
 800080e:	9805      	ldr	r0, [sp, #20]
 8000810:	f7ff fe9f 	bl	8000552 <cb_sq_from_str>
 8000814:	1e05      	subs	r5, r0, #0
 8000816:	d100      	bne.n	800081a <cb_parse_cmd+0x272>
 8000818:	e6cc      	b.n	80005b4 <cb_parse_cmd+0xc>
            out->type=CB_CMD_LED_OK; out->u.led_ok.from_idx=a; out->u.led_ok.to_idx=b; return true;
 800081a:	231a      	movs	r3, #26
 800081c:	7023      	strb	r3, [r4, #0]
 800081e:	783b      	ldrb	r3, [r7, #0]
 8000820:	7223      	strb	r3, [r4, #8]
 8000822:	7833      	ldrb	r3, [r6, #0]
 8000824:	7263      	strb	r3, [r4, #9]
 8000826:	e704      	b.n	8000632 <cb_parse_cmd+0x8a>
    if(strcmp(T0,"COLOR")==0 && nt>=2){
 8000828:	0030      	movs	r0, r6
 800082a:	492e      	ldr	r1, [pc, #184]	@ (80008e4 <cb_parse_cmd+0x33c>)
 800082c:	f7ff fc68 	bl	8000100 <strcmp>
 8000830:	2800      	cmp	r0, #0
 8000832:	d000      	beq.n	8000836 <cb_parse_cmd+0x28e>
 8000834:	e6be      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000836:	2d01      	cmp	r5, #1
 8000838:	d100      	bne.n	800083c <cb_parse_cmd+0x294>
 800083a:	e6bb      	b.n	80005b4 <cb_parse_cmd+0xc>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 800083c:	4924      	ldr	r1, [pc, #144]	@ (80008d0 <cb_parse_cmd+0x328>)
 800083e:	9803      	ldr	r0, [sp, #12]
 8000840:	f7ff fc5e 	bl	8000100 <strcmp>
 8000844:	2800      	cmp	r0, #0
 8000846:	d000      	beq.n	800084a <cb_parse_cmd+0x2a2>
 8000848:	e6b4      	b.n	80005b4 <cb_parse_cmd+0xc>
 800084a:	2d06      	cmp	r5, #6
 800084c:	d000      	beq.n	8000850 <cb_parse_cmd+0x2a8>
 800084e:	e6b1      	b.n	80005b4 <cb_parse_cmd+0xc>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 8000850:	466b      	mov	r3, sp
 8000852:	1d5f      	adds	r7, r3, #5
 8000854:	0039      	movs	r1, r7
 8000856:	9805      	ldr	r0, [sp, #20]
 8000858:	f7ff fe44 	bl	80004e4 <parse_u8>
 800085c:	2800      	cmp	r0, #0
 800085e:	d100      	bne.n	8000862 <cb_parse_cmd+0x2ba>
 8000860:	e6a8      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000862:	466b      	mov	r3, sp
 8000864:	1d9e      	adds	r6, r3, #6
 8000866:	0031      	movs	r1, r6
 8000868:	9806      	ldr	r0, [sp, #24]
 800086a:	f7ff fe3b 	bl	80004e4 <parse_u8>
 800086e:	2800      	cmp	r0, #0
 8000870:	d100      	bne.n	8000874 <cb_parse_cmd+0x2cc>
 8000872:	e69f      	b.n	80005b4 <cb_parse_cmd+0xc>
 8000874:	466b      	mov	r3, sp
 8000876:	9807      	ldr	r0, [sp, #28]
 8000878:	1dd9      	adds	r1, r3, #7
 800087a:	f7ff fe33 	bl	80004e4 <parse_u8>
 800087e:	1e05      	subs	r5, r0, #0
 8000880:	d100      	bne.n	8000884 <cb_parse_cmd+0x2dc>
 8000882:	e697      	b.n	80005b4 <cb_parse_cmd+0xc>
            out->type=CB_CMD_COLOR_SET;
 8000884:	2316      	movs	r3, #22
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8000886:	0020      	movs	r0, r4
            out->type=CB_CMD_COLOR_SET;
 8000888:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 800088a:	2219      	movs	r2, #25
 800088c:	9904      	ldr	r1, [sp, #16]
 800088e:	3008      	adds	r0, #8
 8000890:	f003 fb0e 	bl	8003eb0 <strncpy>
            out->u.color_set.r=r; out->u.color_set.g=g; out->u.color_set.b=b; return true;
 8000894:	783a      	ldrb	r2, [r7, #0]
 8000896:	1ce3      	adds	r3, r4, #3
 8000898:	77da      	strb	r2, [r3, #31]
 800089a:	7832      	ldrb	r2, [r6, #0]
 800089c:	1d23      	adds	r3, r4, #4
 800089e:	77da      	strb	r2, [r3, #31]
 80008a0:	466b      	mov	r3, sp
 80008a2:	79db      	ldrb	r3, [r3, #7]
 80008a4:	3405      	adds	r4, #5
 80008a6:	77e3      	strb	r3, [r4, #31]
 80008a8:	e6c3      	b.n	8000632 <cb_parse_cmd+0x8a>
 80008aa:	46c0      	nop			@ (mov r8, r8)
 80008ac:	08004971 	.word	0x08004971
 80008b0:	080047cc 	.word	0x080047cc
 80008b4:	080047d1 	.word	0x080047d1
 80008b8:	080047d6 	.word	0x080047d6
 80008bc:	080047dc 	.word	0x080047dc
 80008c0:	080047e0 	.word	0x080047e0
 80008c4:	080047e5 	.word	0x080047e5
 80008c8:	080047e9 	.word	0x080047e9
 80008cc:	080047ee 	.word	0x080047ee
 80008d0:	080047f2 	.word	0x080047f2
 80008d4:	080047f6 	.word	0x080047f6
 80008d8:	080047fa 	.word	0x080047fa
 80008dc:	080047fe 	.word	0x080047fe
 80008e0:	08004805 	.word	0x08004805
 80008e4:	08004808 	.word	0x08004808

080008e8 <cb_fmt_evt_lift>:
=======
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	0003      	movs	r3, r0
 80005f4:	000c      	movs	r4, r1
    if(!s || !out_idx) return false;
 80005f6:	2800      	cmp	r0, #0
 80005f8:	d021      	beq.n	800063e <cb_sq_from_str+0x4e>
 80005fa:	1e08      	subs	r0, r1, #0
 80005fc:	d01f      	beq.n	800063e <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 80005fe:	7819      	ldrb	r1, [r3, #0]
    if(!s || !out_idx) return false;
 8000600:	1e08      	subs	r0, r1, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 8000602:	d01c      	beq.n	800063e <cb_sq_from_str+0x4e>
    char c0 = s[0]; char c1 = s[1];
 8000604:	785a      	ldrb	r2, [r3, #1]
    if(!s || !out_idx) return false;
 8000606:	1e10      	subs	r0, r2, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 8000608:	d019      	beq.n	800063e <cb_sq_from_str+0x4e>
    if(!s || !out_idx) return false;
 800060a:	2000      	movs	r0, #0
    if(!c0 || !c1 || s[2]) return false; // exactly 2 chars like 'E2'
 800060c:	789d      	ldrb	r5, [r3, #2]
 800060e:	4285      	cmp	r5, r0
 8000610:	d115      	bne.n	800063e <cb_sq_from_str+0x4e>
    if(c0>='a'&&c0<='h') c0 = (char)(c0 - 'a' + 'A');
 8000612:	000b      	movs	r3, r1
 8000614:	3b61      	subs	r3, #97	@ 0x61
 8000616:	b2db      	uxtb	r3, r3
 8000618:	2b07      	cmp	r3, #7
 800061a:	d904      	bls.n	8000626 <cb_sq_from_str+0x36>
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 800061c:	3941      	subs	r1, #65	@ 0x41
 800061e:	b2cb      	uxtb	r3, r1
    if(!s || !out_idx) return false;
 8000620:	0028      	movs	r0, r5
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 8000622:	2b07      	cmp	r3, #7
 8000624:	d80b      	bhi.n	800063e <cb_sq_from_str+0x4e>
 8000626:	3a31      	subs	r2, #49	@ 0x31
 8000628:	b2d2      	uxtb	r2, r2
    if(!s || !out_idx) return false;
 800062a:	2000      	movs	r0, #0
    if(!(c0>='A'&&c0<='H') || !(c1>='1'&&c1<='8')) return false;
 800062c:	2a07      	cmp	r2, #7
 800062e:	d806      	bhi.n	800063e <cb_sq_from_str+0x4e>
    return (uint8_t)(rank*8u + file);
 8000630:	00d2      	lsls	r2, r2, #3
 8000632:	1898      	adds	r0, r3, r2
    uint8_t file = (uint8_t)(c0 - 'A');
    uint8_t rank = (uint8_t)(c1 - '1');
    *out_idx = cb_coords_to_idx(file, rank);
    *out_idx = convert_reed_index_to_led_index(*out_idx);
 8000634:	b2c0      	uxtb	r0, r0
 8000636:	f7ff ffd3 	bl	80005e0 <convert_reed_index_to_led_index>
 800063a:	7020      	strb	r0, [r4, #0]
    return true;
 800063c:	2001      	movs	r0, #1
}
 800063e:	bd70      	pop	{r4, r5, r6, pc}

08000640 <cb_parse_cmd>:

bool cb_parse_cmd(const char* line_in, cb_cmd_t* out){
 8000640:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000642:	0007      	movs	r7, r0
 8000644:	000c      	movs	r4, r1
 8000646:	b09d      	sub	sp, #116	@ 0x74
    if(!line_in || !out) return false;
 8000648:	2800      	cmp	r0, #0
 800064a:	d05d      	beq.n	8000708 <cb_parse_cmd+0xc8>
 800064c:	2900      	cmp	r1, #0
 800064e:	d05b      	beq.n	8000708 <cb_parse_cmd+0xc8>
    memset(out, 0, sizeof(*out));
 8000650:	1c48      	adds	r0, r1, #1
 8000652:	2297      	movs	r2, #151	@ 0x97
 8000654:	2100      	movs	r1, #0
 8000656:	f003 ffe5 	bl	8004624 <memset>
    out->type = CB_CMD_UNKNOWN;
 800065a:	231f      	movs	r3, #31
 800065c:	7023      	strb	r3, [r4, #0]

    // Doit commencer par ':'
    if(line_in[0] != ':') return false;
 800065e:	783b      	ldrb	r3, [r7, #0]
 8000660:	2b3a      	cmp	r3, #58	@ 0x3a
 8000662:	d151      	bne.n	8000708 <cb_parse_cmd+0xc8>

    // Copie mutable
    size_t L = strnlen(line_in, CB_MAX_LINE);
 8000664:	2120      	movs	r1, #32
 8000666:	0038      	movs	r0, r7
 8000668:	f004 f806 	bl	8004678 <strnlen>
 800066c:	0006      	movs	r6, r0
    if(L >= sizeof(out->_scratch)) L = sizeof(out->_scratch)-1;
 800066e:	2821      	cmp	r0, #33	@ 0x21
 8000670:	d900      	bls.n	8000674 <cb_parse_cmd+0x34>
 8000672:	2621      	movs	r6, #33	@ 0x21
    memcpy(out->_scratch, line_in, L);
 8000674:	0025      	movs	r5, r4
 8000676:	3570      	adds	r5, #112	@ 0x70
 8000678:	0032      	movs	r2, r6
 800067a:	0039      	movs	r1, r7
 800067c:	0028      	movs	r0, r5
 800067e:	f004 f833 	bl	80046e8 <memcpy>
    out->_scratch[L] = '\0';
 8000682:	2300      	movs	r3, #0
    while(*p && isspace((unsigned char)*p)) p++;
 8000684:	2208      	movs	r2, #8
    out->_scratch[L] = '\0';
 8000686:	19a6      	adds	r6, r4, r6
 8000688:	3670      	adds	r6, #112	@ 0x70
    while(*p && isspace((unsigned char)*p)) p++;
 800068a:	48b9      	ldr	r0, [pc, #740]	@ (8000970 <cb_parse_cmd+0x330>)
    out->_scratch[L] = '\0';
 800068c:	7033      	strb	r3, [r6, #0]
    while(*p && isspace((unsigned char)*p)) p++;
 800068e:	782b      	ldrb	r3, [r5, #0]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d004      	beq.n	800069e <cb_parse_cmd+0x5e>
 8000694:	5cc1      	ldrb	r1, [r0, r3]
 8000696:	000b      	movs	r3, r1
 8000698:	4013      	ands	r3, r2
 800069a:	4211      	tst	r1, r2
 800069c:	d116      	bne.n	80006cc <cb_parse_cmd+0x8c>
        while(*p && !isspace((unsigned char)*p)) p++;
 800069e:	2108      	movs	r1, #8
 80006a0:	4ab3      	ldr	r2, [pc, #716]	@ (8000970 <cb_parse_cmd+0x330>)
    while(*p && n<max_out){
 80006a2:	7828      	ldrb	r0, [r5, #0]
 80006a4:	2800      	cmp	r0, #0
 80006a6:	d02d      	beq.n	8000704 <cb_parse_cmd+0xc4>
 80006a8:	2b18      	cmp	r3, #24
 80006aa:	d111      	bne.n	80006d0 <cb_parse_cmd+0x90>
 80006ac:	001e      	movs	r6, r3
    char* tok[CB_MAX_TOKENS];
    int nt = split_tokens_ro(out->_scratch, tok, CB_MAX_TOKENS);
    if(nt <= 0) return false;

    // tok[0] commence par ':'
    const char* T0 = tok[0] + 1;
 80006ae:	9d04      	ldr	r5, [sp, #16]

    // --- Groupe simple ---
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 80006b0:	49b0      	ldr	r1, [pc, #704]	@ (8000974 <cb_parse_cmd+0x334>)
    const char* T0 = tok[0] + 1;
 80006b2:	3501      	adds	r5, #1
    if(strcmp(T0,"PING")==0 && nt==1){ out->type=CB_CMD_PING; return true; }
 80006b4:	0028      	movs	r0, r5
 80006b6:	f7ff fd23 	bl	8000100 <strcmp>
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d126      	bne.n	800070c <cb_parse_cmd+0xcc>
 80006be:	2e01      	cmp	r6, #1
 80006c0:	d124      	bne.n	800070c <cb_parse_cmd+0xcc>
 80006c2:	7026      	strb	r6, [r4, #0]
 80006c4:	2501      	movs	r5, #1
        out->u.cfg_set_kv.n_pairs = cnt;
        return cnt>0;
    }

    return false;
}
 80006c6:	0028      	movs	r0, r5
 80006c8:	b01d      	add	sp, #116	@ 0x74
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(*p && isspace((unsigned char)*p)) p++;
 80006cc:	3501      	adds	r5, #1
 80006ce:	e7de      	b.n	800068e <cb_parse_cmd+0x4e>
        out[n++] = p;
 80006d0:	1c5e      	adds	r6, r3, #1
 80006d2:	a804      	add	r0, sp, #16
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	501d      	str	r5, [r3, r0]
        while(*p && !isspace((unsigned char)*p)) p++;
 80006d8:	782b      	ldrb	r3, [r5, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d0e7      	beq.n	80006ae <cb_parse_cmd+0x6e>
 80006de:	5cd0      	ldrb	r0, [r2, r3]
 80006e0:	1c6b      	adds	r3, r5, #1
 80006e2:	4208      	tst	r0, r1
 80006e4:	d00a      	beq.n	80006fc <cb_parse_cmd+0xbc>
        *p++ = '\0';
 80006e6:	2000      	movs	r0, #0
 80006e8:	7028      	strb	r0, [r5, #0]
 80006ea:	001d      	movs	r5, r3
        while(*p && isspace((unsigned char)*p)) p++;
 80006ec:	782b      	ldrb	r3, [r5, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d002      	beq.n	80006f8 <cb_parse_cmd+0xb8>
 80006f2:	5cd3      	ldrb	r3, [r2, r3]
 80006f4:	420b      	tst	r3, r1
 80006f6:	d103      	bne.n	8000700 <cb_parse_cmd+0xc0>
        *p++ = '\0';
 80006f8:	0033      	movs	r3, r6
 80006fa:	e7d2      	b.n	80006a2 <cb_parse_cmd+0x62>
        while(*p && !isspace((unsigned char)*p)) p++;
 80006fc:	001d      	movs	r5, r3
 80006fe:	e7eb      	b.n	80006d8 <cb_parse_cmd+0x98>
        while(*p && isspace((unsigned char)*p)) p++;
 8000700:	3501      	adds	r5, #1
 8000702:	e7f3      	b.n	80006ec <cb_parse_cmd+0xac>
 8000704:	1e1e      	subs	r6, r3, #0
    if(nt <= 0) return false;
 8000706:	d1d2      	bne.n	80006ae <cb_parse_cmd+0x6e>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 8000708:	2500      	movs	r5, #0
 800070a:	e7dc      	b.n	80006c6 <cb_parse_cmd+0x86>
    if(strcmp(T0,"VER?")==0 && nt==1){ out->type=CB_CMD_VER_Q; return true; }
 800070c:	0028      	movs	r0, r5
 800070e:	499a      	ldr	r1, [pc, #616]	@ (8000978 <cb_parse_cmd+0x338>)
 8000710:	f7ff fcf6 	bl	8000100 <strcmp>
 8000714:	2800      	cmp	r0, #0
 8000716:	d104      	bne.n	8000722 <cb_parse_cmd+0xe2>
 8000718:	2e01      	cmp	r6, #1
 800071a:	d102      	bne.n	8000722 <cb_parse_cmd+0xe2>
 800071c:	2302      	movs	r3, #2
 800071e:	7023      	strb	r3, [r4, #0]
 8000720:	e7d0      	b.n	80006c4 <cb_parse_cmd+0x84>
    if(strcmp(T0,"TIME?")==0 && nt==1){ out->type=CB_CMD_TIME_Q; return true; }
 8000722:	0028      	movs	r0, r5
 8000724:	4995      	ldr	r1, [pc, #596]	@ (800097c <cb_parse_cmd+0x33c>)
 8000726:	f7ff fceb 	bl	8000100 <strcmp>
 800072a:	2800      	cmp	r0, #0
 800072c:	d102      	bne.n	8000734 <cb_parse_cmd+0xf4>
 800072e:	2303      	movs	r3, #3
 8000730:	2e01      	cmp	r6, #1
 8000732:	d0f4      	beq.n	800071e <cb_parse_cmd+0xde>
    if(strcmp(T0,"RST")==0 && nt==1){ out->type=CB_CMD_RST; return true; }
 8000734:	0028      	movs	r0, r5
 8000736:	4992      	ldr	r1, [pc, #584]	@ (8000980 <cb_parse_cmd+0x340>)
 8000738:	f7ff fce2 	bl	8000100 <strcmp>
 800073c:	2800      	cmp	r0, #0
 800073e:	d102      	bne.n	8000746 <cb_parse_cmd+0x106>
 8000740:	2304      	movs	r3, #4
 8000742:	2e01      	cmp	r6, #1
 8000744:	d0eb      	beq.n	800071e <cb_parse_cmd+0xde>
    if(strcmp(T0,"SAVE")==0 && nt==1){ out->type=CB_CMD_SAVE; return true; }
 8000746:	0028      	movs	r0, r5
 8000748:	498e      	ldr	r1, [pc, #568]	@ (8000984 <cb_parse_cmd+0x344>)
 800074a:	f7ff fcd9 	bl	8000100 <strcmp>
 800074e:	2800      	cmp	r0, #0
 8000750:	d102      	bne.n	8000758 <cb_parse_cmd+0x118>
 8000752:	2305      	movs	r3, #5
 8000754:	2e01      	cmp	r6, #1
 8000756:	d0e2      	beq.n	800071e <cb_parse_cmd+0xde>
    if(strcmp(T0,"STREAM")==0 && nt==2){
 8000758:	0028      	movs	r0, r5
 800075a:	498b      	ldr	r1, [pc, #556]	@ (8000988 <cb_parse_cmd+0x348>)
 800075c:	f7ff fcd0 	bl	8000100 <strcmp>
 8000760:	2800      	cmp	r0, #0
 8000762:	d116      	bne.n	8000792 <cb_parse_cmd+0x152>
 8000764:	2e02      	cmp	r6, #2
 8000766:	d114      	bne.n	8000792 <cb_parse_cmd+0x152>
        bool on=false; if(!parse_bool_onoff(tok[1], &on)) return false;
 8000768:	9d05      	ldr	r5, [sp, #20]
    if(!t||!v) return false;
 800076a:	2d00      	cmp	r5, #0
 800076c:	d0cc      	beq.n	8000708 <cb_parse_cmd+0xc8>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 800076e:	0028      	movs	r0, r5
 8000770:	4986      	ldr	r1, [pc, #536]	@ (800098c <cb_parse_cmd+0x34c>)
 8000772:	f7ff fcc5 	bl	8000100 <strcmp>
 8000776:	2800      	cmp	r0, #0
 8000778:	d009      	beq.n	800078e <cb_parse_cmd+0x14e>
    if(strcmp(t,"OFF")==0){*v=false; return true;}
 800077a:	0028      	movs	r0, r5
 800077c:	4984      	ldr	r1, [pc, #528]	@ (8000990 <cb_parse_cmd+0x350>)
 800077e:	f7ff fcbf 	bl	8000100 <strcmp>
 8000782:	2800      	cmp	r0, #0
 8000784:	d1c0      	bne.n	8000708 <cb_parse_cmd+0xc8>
        out->type = CB_CMD_STREAM; out->u.stream.on = on; return true;
 8000786:	2306      	movs	r3, #6
 8000788:	7220      	strb	r0, [r4, #8]
 800078a:	7023      	strb	r3, [r4, #0]
 800078c:	e79a      	b.n	80006c4 <cb_parse_cmd+0x84>
    if(strcmp(t,"ON")==0){*v=true; return true;}
 800078e:	2001      	movs	r0, #1
 8000790:	e7f9      	b.n	8000786 <cb_parse_cmd+0x146>
    if(strcmp(T0,"READ")==0 && nt>=2){
 8000792:	0028      	movs	r0, r5
 8000794:	497f      	ldr	r1, [pc, #508]	@ (8000994 <cb_parse_cmd+0x354>)
 8000796:	f7ff fcb3 	bl	8000100 <strcmp>
 800079a:	2800      	cmp	r0, #0
 800079c:	d120      	bne.n	80007e0 <cb_parse_cmd+0x1a0>
 800079e:	2e01      	cmp	r6, #1
 80007a0:	d01e      	beq.n	80007e0 <cb_parse_cmd+0x1a0>
        if(strcmp(tok[1],"ALL")==0 && nt==2){ out->type=CB_CMD_READ_ALL; return true; }
 80007a2:	9d05      	ldr	r5, [sp, #20]
 80007a4:	497c      	ldr	r1, [pc, #496]	@ (8000998 <cb_parse_cmd+0x358>)
 80007a6:	0028      	movs	r0, r5
 80007a8:	f7ff fcaa 	bl	8000100 <strcmp>
 80007ac:	2800      	cmp	r0, #0
 80007ae:	d102      	bne.n	80007b6 <cb_parse_cmd+0x176>
 80007b0:	2307      	movs	r3, #7
 80007b2:	2e02      	cmp	r6, #2
 80007b4:	d0b3      	beq.n	800071e <cb_parse_cmd+0xde>
        if(strcmp(tok[1],"SQ")==0 && nt==3){
 80007b6:	0028      	movs	r0, r5
 80007b8:	4978      	ldr	r1, [pc, #480]	@ (800099c <cb_parse_cmd+0x35c>)
 80007ba:	f7ff fca1 	bl	8000100 <strcmp>
 80007be:	2800      	cmp	r0, #0
 80007c0:	d1a2      	bne.n	8000708 <cb_parse_cmd+0xc8>
 80007c2:	2e03      	cmp	r6, #3
 80007c4:	d1a0      	bne.n	8000708 <cb_parse_cmd+0xc8>
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 80007c6:	ae03      	add	r6, sp, #12
 80007c8:	0031      	movs	r1, r6
 80007ca:	9806      	ldr	r0, [sp, #24]
 80007cc:	f7ff ff10 	bl	80005f0 <cb_sq_from_str>
            out->type=CB_CMD_READ_SQ; out->u.read_sq.idx=idx; return true;
 80007d0:	2308      	movs	r3, #8
            uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 80007d2:	1e05      	subs	r5, r0, #0
 80007d4:	d100      	bne.n	80007d8 <cb_parse_cmd+0x198>
 80007d6:	e776      	b.n	80006c6 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 80007d8:	7023      	strb	r3, [r4, #0]
 80007da:	7833      	ldrb	r3, [r6, #0]
 80007dc:	7223      	strb	r3, [r4, #8]
 80007de:	e772      	b.n	80006c6 <cb_parse_cmd+0x86>
    if(strcmp(T0,"LED")==0 && nt>=2){
 80007e0:	0028      	movs	r0, r5
 80007e2:	496f      	ldr	r1, [pc, #444]	@ (80009a0 <cb_parse_cmd+0x360>)
 80007e4:	f7ff fc8c 	bl	8000100 <strcmp>
 80007e8:	2800      	cmp	r0, #0
 80007ea:	d000      	beq.n	80007ee <cb_parse_cmd+0x1ae>
 80007ec:	e19f      	b.n	8000b2e <cb_parse_cmd+0x4ee>
 80007ee:	2e01      	cmp	r6, #1
 80007f0:	d100      	bne.n	80007f4 <cb_parse_cmd+0x1b4>
 80007f2:	e19c      	b.n	8000b2e <cb_parse_cmd+0x4ee>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 80007f4:	9d05      	ldr	r5, [sp, #20]
 80007f6:	496b      	ldr	r1, [pc, #428]	@ (80009a4 <cb_parse_cmd+0x364>)
 80007f8:	0028      	movs	r0, r5
 80007fa:	f7ff fc81 	bl	8000100 <strcmp>
 80007fe:	2800      	cmp	r0, #0
 8000800:	d12f      	bne.n	8000862 <cb_parse_cmd+0x222>
 8000802:	2e06      	cmp	r6, #6
 8000804:	d12d      	bne.n	8000862 <cb_parse_cmd+0x222>
            if(!cb_sq_from_str(tok[2], &idx)) return false;
 8000806:	ab02      	add	r3, sp, #8
 8000808:	1c5f      	adds	r7, r3, #1
 800080a:	0039      	movs	r1, r7
 800080c:	9806      	ldr	r0, [sp, #24]
 800080e:	f7ff feef 	bl	80005f0 <cb_sq_from_str>
 8000812:	2800      	cmp	r0, #0
 8000814:	d100      	bne.n	8000818 <cb_parse_cmd+0x1d8>
 8000816:	e777      	b.n	8000708 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[3], &r) || !parse_u8(tok[4], &g) || !parse_u8(tok[5], &b)) return false;
 8000818:	ab02      	add	r3, sp, #8
 800081a:	1c9e      	adds	r6, r3, #2
 800081c:	0031      	movs	r1, r6
 800081e:	9807      	ldr	r0, [sp, #28]
 8000820:	f7ff feaf 	bl	8000582 <parse_u8>
 8000824:	2800      	cmp	r0, #0
 8000826:	d100      	bne.n	800082a <cb_parse_cmd+0x1ea>
 8000828:	e76e      	b.n	8000708 <cb_parse_cmd+0xc8>
 800082a:	ab02      	add	r3, sp, #8
 800082c:	9808      	ldr	r0, [sp, #32]
 800082e:	1cd9      	adds	r1, r3, #3
 8000830:	f7ff fea7 	bl	8000582 <parse_u8>
 8000834:	2800      	cmp	r0, #0
 8000836:	d100      	bne.n	800083a <cb_parse_cmd+0x1fa>
 8000838:	e766      	b.n	8000708 <cb_parse_cmd+0xc8>
 800083a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800083c:	a903      	add	r1, sp, #12
 800083e:	f7ff fea0 	bl	8000582 <parse_u8>
 8000842:	1e05      	subs	r5, r0, #0
 8000844:	d100      	bne.n	8000848 <cb_parse_cmd+0x208>
 8000846:	e75f      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_SET; out->u.led_set.idx=idx; out->u.led_set.r=r; out->u.led_set.g=g; out->u.led_set.b=b; return true;
 8000848:	230b      	movs	r3, #11
 800084a:	7023      	strb	r3, [r4, #0]
 800084c:	783b      	ldrb	r3, [r7, #0]
 800084e:	7223      	strb	r3, [r4, #8]
 8000850:	7833      	ldrb	r3, [r6, #0]
 8000852:	7263      	strb	r3, [r4, #9]
 8000854:	ab02      	add	r3, sp, #8
 8000856:	78db      	ldrb	r3, [r3, #3]
 8000858:	72a3      	strb	r3, [r4, #10]
 800085a:	ab02      	add	r3, sp, #8
 800085c:	791b      	ldrb	r3, [r3, #4]
 800085e:	72e3      	strb	r3, [r4, #11]
 8000860:	e731      	b.n	80006c6 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OFF")==0){
 8000862:	0028      	movs	r0, r5
 8000864:	494a      	ldr	r1, [pc, #296]	@ (8000990 <cb_parse_cmd+0x350>)
 8000866:	f7ff fc4b 	bl	8000100 <strcmp>
 800086a:	2800      	cmp	r0, #0
 800086c:	d115      	bne.n	800089a <cb_parse_cmd+0x25a>
            if(nt==3 && strcmp(tok[2],"ALL")==0){ out->type=CB_CMD_LED_OFF_ALL; return true; }
 800086e:	2e03      	cmp	r6, #3
 8000870:	d000      	beq.n	8000874 <cb_parse_cmd+0x234>
 8000872:	e749      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000874:	9d06      	ldr	r5, [sp, #24]
 8000876:	4948      	ldr	r1, [pc, #288]	@ (8000998 <cb_parse_cmd+0x358>)
 8000878:	0028      	movs	r0, r5
 800087a:	f7ff fc41 	bl	8000100 <strcmp>
 800087e:	230d      	movs	r3, #13
 8000880:	2800      	cmp	r0, #0
 8000882:	d100      	bne.n	8000886 <cb_parse_cmd+0x246>
 8000884:	e74b      	b.n	800071e <cb_parse_cmd+0xde>
                uint8_t idx; if(!cb_sq_from_str(tok[2], &idx)) return false;
 8000886:	ae03      	add	r6, sp, #12
 8000888:	0028      	movs	r0, r5
 800088a:	0031      	movs	r1, r6
 800088c:	f7ff feb0 	bl	80005f0 <cb_sq_from_str>
 8000890:	1e05      	subs	r5, r0, #0
 8000892:	d100      	bne.n	8000896 <cb_parse_cmd+0x256>
 8000894:	e717      	b.n	80006c6 <cb_parse_cmd+0x86>
                out->type=CB_CMD_LED_OFF_SQ; out->u.led_off_sq.idx=idx; return true;
 8000896:	230c      	movs	r3, #12
 8000898:	e79e      	b.n	80007d8 <cb_parse_cmd+0x198>
        if(strcmp(tok[1],"FILL")==0 && nt==5){
 800089a:	0028      	movs	r0, r5
 800089c:	4942      	ldr	r1, [pc, #264]	@ (80009a8 <cb_parse_cmd+0x368>)
 800089e:	f7ff fc2f 	bl	8000100 <strcmp>
 80008a2:	2800      	cmp	r0, #0
 80008a4:	d124      	bne.n	80008f0 <cb_parse_cmd+0x2b0>
 80008a6:	2e05      	cmp	r6, #5
 80008a8:	d122      	bne.n	80008f0 <cb_parse_cmd+0x2b0>
            uint8_t r,g,b; if(!parse_u8(tok[2],&r)||!parse_u8(tok[3],&g)||!parse_u8(tok[4],&b)) return false;
 80008aa:	ab02      	add	r3, sp, #8
 80008ac:	1c9f      	adds	r7, r3, #2
 80008ae:	0039      	movs	r1, r7
 80008b0:	9806      	ldr	r0, [sp, #24]
 80008b2:	f7ff fe66 	bl	8000582 <parse_u8>
 80008b6:	2800      	cmp	r0, #0
 80008b8:	d100      	bne.n	80008bc <cb_parse_cmd+0x27c>
 80008ba:	e725      	b.n	8000708 <cb_parse_cmd+0xc8>
 80008bc:	ab02      	add	r3, sp, #8
 80008be:	1cde      	adds	r6, r3, #3
 80008c0:	0031      	movs	r1, r6
 80008c2:	9807      	ldr	r0, [sp, #28]
 80008c4:	f7ff fe5d 	bl	8000582 <parse_u8>
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d100      	bne.n	80008ce <cb_parse_cmd+0x28e>
 80008cc:	e71c      	b.n	8000708 <cb_parse_cmd+0xc8>
 80008ce:	9808      	ldr	r0, [sp, #32]
 80008d0:	a903      	add	r1, sp, #12
 80008d2:	f7ff fe56 	bl	8000582 <parse_u8>
 80008d6:	1e05      	subs	r5, r0, #0
 80008d8:	d100      	bne.n	80008dc <cb_parse_cmd+0x29c>
 80008da:	e715      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FILL; out->u.led_fill.r=r; out->u.led_fill.g=g; out->u.led_fill.b=b; return true;
 80008dc:	230e      	movs	r3, #14
 80008de:	7023      	strb	r3, [r4, #0]
 80008e0:	783b      	ldrb	r3, [r7, #0]
 80008e2:	7223      	strb	r3, [r4, #8]
 80008e4:	7833      	ldrb	r3, [r6, #0]
 80008e6:	7263      	strb	r3, [r4, #9]
 80008e8:	ab02      	add	r3, sp, #8
 80008ea:	791b      	ldrb	r3, [r3, #4]
 80008ec:	72a3      	strb	r3, [r4, #10]
 80008ee:	e6ea      	b.n	80006c6 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"RECT")==0 && nt==8){
 80008f0:	0028      	movs	r0, r5
 80008f2:	492e      	ldr	r1, [pc, #184]	@ (80009ac <cb_parse_cmd+0x36c>)
 80008f4:	f7ff fc04 	bl	8000100 <strcmp>
 80008f8:	2800      	cmp	r0, #0
 80008fa:	d159      	bne.n	80009b0 <cb_parse_cmd+0x370>
 80008fc:	2e08      	cmp	r6, #8
 80008fe:	d157      	bne.n	80009b0 <cb_parse_cmd+0x370>
            if(!cb_sq_from_str(tok[2], &a) || !cb_sq_from_str(tok[3], &bi)) return false;
 8000900:	9806      	ldr	r0, [sp, #24]
 8000902:	a902      	add	r1, sp, #8
 8000904:	f7ff fe74 	bl	80005f0 <cb_sq_from_str>
 8000908:	2800      	cmp	r0, #0
 800090a:	d100      	bne.n	800090e <cb_parse_cmd+0x2ce>
 800090c:	e6fc      	b.n	8000708 <cb_parse_cmd+0xc8>
 800090e:	ab02      	add	r3, sp, #8
 8000910:	1c5f      	adds	r7, r3, #1
 8000912:	0039      	movs	r1, r7
 8000914:	9807      	ldr	r0, [sp, #28]
 8000916:	f7ff fe6b 	bl	80005f0 <cb_sq_from_str>
 800091a:	2800      	cmp	r0, #0
 800091c:	d100      	bne.n	8000920 <cb_parse_cmd+0x2e0>
 800091e:	e6f3      	b.n	8000708 <cb_parse_cmd+0xc8>
            if(!parse_u8(tok[4],&r)||!parse_u8(tok[5],&g)||!parse_u8(tok[6],&bb)) return false;
 8000920:	ab02      	add	r3, sp, #8
 8000922:	1c9e      	adds	r6, r3, #2
 8000924:	0031      	movs	r1, r6
 8000926:	9808      	ldr	r0, [sp, #32]
 8000928:	f7ff fe2b 	bl	8000582 <parse_u8>
 800092c:	2800      	cmp	r0, #0
 800092e:	d100      	bne.n	8000932 <cb_parse_cmd+0x2f2>
 8000930:	e6ea      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000932:	ab02      	add	r3, sp, #8
 8000934:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000936:	1cd9      	adds	r1, r3, #3
 8000938:	f7ff fe23 	bl	8000582 <parse_u8>
 800093c:	2800      	cmp	r0, #0
 800093e:	d100      	bne.n	8000942 <cb_parse_cmd+0x302>
 8000940:	e6e2      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000942:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8000944:	a903      	add	r1, sp, #12
 8000946:	f7ff fe1c 	bl	8000582 <parse_u8>
 800094a:	1e05      	subs	r5, r0, #0
 800094c:	d100      	bne.n	8000950 <cb_parse_cmd+0x310>
 800094e:	e6db      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_RECT; out->u.led_rect.from_idx=a; out->u.led_rect.to_idx=bi; out->u.led_rect.r=r; out->u.led_rect.g=g; out->u.led_rect.b=bb; return true;
 8000950:	230f      	movs	r3, #15
 8000952:	7023      	strb	r3, [r4, #0]
 8000954:	ab02      	add	r3, sp, #8
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	7223      	strb	r3, [r4, #8]
 800095a:	783b      	ldrb	r3, [r7, #0]
 800095c:	7263      	strb	r3, [r4, #9]
 800095e:	7833      	ldrb	r3, [r6, #0]
 8000960:	72a3      	strb	r3, [r4, #10]
 8000962:	ab02      	add	r3, sp, #8
 8000964:	78db      	ldrb	r3, [r3, #3]
 8000966:	72e3      	strb	r3, [r4, #11]
 8000968:	ab02      	add	r3, sp, #8
 800096a:	791b      	ldrb	r3, [r3, #4]
 800096c:	7323      	strb	r3, [r4, #12]
 800096e:	e6aa      	b.n	80006c6 <cb_parse_cmd+0x86>
 8000970:	08005191 	.word	0x08005191
 8000974:	08004f6c 	.word	0x08004f6c
 8000978:	08004f71 	.word	0x08004f71
 800097c:	08004f76 	.word	0x08004f76
 8000980:	08004f7c 	.word	0x08004f7c
 8000984:	08004f80 	.word	0x08004f80
 8000988:	08004f85 	.word	0x08004f85
 800098c:	08004f8c 	.word	0x08004f8c
 8000990:	08004f8f 	.word	0x08004f8f
 8000994:	08004f93 	.word	0x08004f93
 8000998:	08004f98 	.word	0x08004f98
 800099c:	08004f9c 	.word	0x08004f9c
 80009a0:	08004f9f 	.word	0x08004f9f
 80009a4:	08004fa3 	.word	0x08004fa3
 80009a8:	08004fa7 	.word	0x08004fa7
 80009ac:	08004fac 	.word	0x08004fac
        if(strcmp(tok[1],"BITBOARD")==0 && nt==4){
 80009b0:	0028      	movs	r0, r5
 80009b2:	49b2      	ldr	r1, [pc, #712]	@ (8000c7c <cb_parse_cmd+0x63c>)
 80009b4:	f7ff fba4 	bl	8000100 <strcmp>
 80009b8:	2800      	cmp	r0, #0
 80009ba:	d138      	bne.n	8000a2e <cb_parse_cmd+0x3ee>
 80009bc:	2e04      	cmp	r6, #4
 80009be:	d136      	bne.n	8000a2e <cb_parse_cmd+0x3ee>
            uint64_t bits; if(!parse_hex64(tok[2], &bits)) return false;
 80009c0:	9d06      	ldr	r5, [sp, #24]
    if(!t||!v||!is_hex64(t)) return false;
 80009c2:	2d00      	cmp	r5, #0
 80009c4:	d100      	bne.n	80009c8 <cb_parse_cmd+0x388>
 80009c6:	e69f      	b.n	8000708 <cb_parse_cmd+0xc8>
static bool is_hex64(const char* s){ if(!s) return false; size_t n=strlen(s);
 80009c8:	0028      	movs	r0, r5
 80009ca:	f7ff fba3 	bl	8000114 <strlen>
    if(n<3) return false; if(!(s[0]=='0' && (s[1]=='x'||s[1]=='X'))) return false;
 80009ce:	2802      	cmp	r0, #2
 80009d0:	d800      	bhi.n	80009d4 <cb_parse_cmd+0x394>
 80009d2:	e699      	b.n	8000708 <cb_parse_cmd+0xc8>
 80009d4:	782b      	ldrb	r3, [r5, #0]
 80009d6:	2b30      	cmp	r3, #48	@ 0x30
 80009d8:	d000      	beq.n	80009dc <cb_parse_cmd+0x39c>
 80009da:	e695      	b.n	8000708 <cb_parse_cmd+0xc8>
 80009dc:	2120      	movs	r1, #32
 80009de:	786b      	ldrb	r3, [r5, #1]
 80009e0:	438b      	bics	r3, r1
 80009e2:	2b58      	cmp	r3, #88	@ 0x58
 80009e4:	d000      	beq.n	80009e8 <cb_parse_cmd+0x3a8>
 80009e6:	e68f      	b.n	8000708 <cb_parse_cmd+0xc8>
 80009e8:	1caa      	adds	r2, r5, #2
 80009ea:	1828      	adds	r0, r5, r0
    for(size_t i=2;i<n;i++){ char c=s[i];
 80009ec:	7813      	ldrb	r3, [r2, #0]
        if(!((c>='0'&&c<='9')||(c>='a'&&c<='f')||(c>='A'&&c<='F'))) return false; }
 80009ee:	001e      	movs	r6, r3
 80009f0:	3e30      	subs	r6, #48	@ 0x30
 80009f2:	2e09      	cmp	r6, #9
 80009f4:	d904      	bls.n	8000a00 <cb_parse_cmd+0x3c0>
 80009f6:	438b      	bics	r3, r1
 80009f8:	3b41      	subs	r3, #65	@ 0x41
 80009fa:	2b05      	cmp	r3, #5
 80009fc:	d900      	bls.n	8000a00 <cb_parse_cmd+0x3c0>
 80009fe:	e683      	b.n	8000708 <cb_parse_cmd+0xc8>
    for(size_t i=2;i<n;i++){ char c=s[i];
 8000a00:	3201      	adds	r2, #1
 8000a02:	4290      	cmp	r0, r2
 8000a04:	d1f2      	bne.n	80009ec <cb_parse_cmd+0x3ac>
    char* e=NULL; unsigned long long x=strtoull(t,&e,16); if(e==t||*e) return false;
 8000a06:	2300      	movs	r3, #0
 8000a08:	2210      	movs	r2, #16
 8000a0a:	0028      	movs	r0, r5
 8000a0c:	a903      	add	r1, sp, #12
 8000a0e:	9303      	str	r3, [sp, #12]
 8000a10:	f003 fd7a 	bl	8004508 <strtoull>
 8000a14:	9b03      	ldr	r3, [sp, #12]
 8000a16:	429d      	cmp	r5, r3
 8000a18:	d100      	bne.n	8000a1c <cb_parse_cmd+0x3dc>
 8000a1a:	e675      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d000      	beq.n	8000a24 <cb_parse_cmd+0x3e4>
 8000a22:	e671      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_BITBOARD; out->u.led_bitboard.bits=bits; return true;
 8000a24:	3310      	adds	r3, #16
 8000a26:	7023      	strb	r3, [r4, #0]
 8000a28:	60a0      	str	r0, [r4, #8]
 8000a2a:	60e1      	str	r1, [r4, #12]
 8000a2c:	e64a      	b.n	80006c4 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"MOVES")==0 && nt>=5){
 8000a2e:	0028      	movs	r0, r5
 8000a30:	4993      	ldr	r1, [pc, #588]	@ (8000c80 <cb_parse_cmd+0x640>)
 8000a32:	f7ff fb65 	bl	8000100 <strcmp>
 8000a36:	1e07      	subs	r7, r0, #0
 8000a38:	d13c      	bne.n	8000ab4 <cb_parse_cmd+0x474>
 8000a3a:	2e04      	cmp	r6, #4
 8000a3c:	dd3a      	ble.n	8000ab4 <cb_parse_cmd+0x474>
            uint8_t from; if(!cb_sq_from_str(tok[2], &from)) return false;
 8000a3e:	ab02      	add	r3, sp, #8
 8000a40:	9806      	ldr	r0, [sp, #24]
 8000a42:	1cd9      	adds	r1, r3, #3
 8000a44:	f7ff fdd4 	bl	80005f0 <cb_sq_from_str>
 8000a48:	2800      	cmp	r0, #0
 8000a4a:	d100      	bne.n	8000a4e <cb_parse_cmd+0x40e>
 8000a4c:	e65c      	b.n	8000708 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 8000a4e:	9d07      	ldr	r5, [sp, #28]
static bool parse_i(const char* t, int* v){ if(!t||!v) return false;
 8000a50:	2d00      	cmp	r5, #0
 8000a52:	d100      	bne.n	8000a56 <cb_parse_cmd+0x416>
 8000a54:	e658      	b.n	8000708 <cb_parse_cmd+0xc8>
    char* e=NULL; long x=strtol(t,&e,10); if(e==t||*e) return false; *v=(int)x; return true; }
 8000a56:	9703      	str	r7, [sp, #12]
 8000a58:	af03      	add	r7, sp, #12
 8000a5a:	220a      	movs	r2, #10
 8000a5c:	0039      	movs	r1, r7
 8000a5e:	0028      	movs	r0, r5
 8000a60:	f003 fc18 	bl	8004294 <strtol>
 8000a64:	9b03      	ldr	r3, [sp, #12]
 8000a66:	429d      	cmp	r5, r3
 8000a68:	d100      	bne.n	8000a6c <cb_parse_cmd+0x42c>
 8000a6a:	e64d      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d000      	beq.n	8000a74 <cb_parse_cmd+0x434>
 8000a72:	e649      	b.n	8000708 <cb_parse_cmd+0xc8>
            int n; if(!parse_i(tok[3], &n) || n<0 || n>64) return false;
 8000a74:	2840      	cmp	r0, #64	@ 0x40
 8000a76:	d900      	bls.n	8000a7a <cb_parse_cmd+0x43a>
 8000a78:	e646      	b.n	8000708 <cb_parse_cmd+0xc8>
            if(nt != 4 + n) return false;
 8000a7a:	1d03      	adds	r3, r0, #4
 8000a7c:	42b3      	cmp	r3, r6
 8000a7e:	d000      	beq.n	8000a82 <cb_parse_cmd+0x442>
 8000a80:	e642      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_MOVES; out->u.led_moves.from_idx=from; out->u.led_moves.n_to=(uint8_t)n;
 8000a82:	2317      	movs	r3, #23
 8000a84:	7023      	strb	r3, [r4, #0]
 8000a86:	ab02      	add	r3, sp, #8
 8000a88:	78db      	ldrb	r3, [r3, #3]
 8000a8a:	7260      	strb	r0, [r4, #9]
 8000a8c:	7223      	strb	r3, [r4, #8]
            for(int i=0;i<n;i++){
 8000a8e:	1823      	adds	r3, r4, r0
 8000a90:	ae04      	add	r6, sp, #16
 8000a92:	9300      	str	r3, [sp, #0]
                uint8_t idx; if(!cb_sq_from_str(tok[4+i], &idx)) return false;
 8000a94:	6930      	ldr	r0, [r6, #16]
 8000a96:	0039      	movs	r1, r7
 8000a98:	f7ff fdaa 	bl	80005f0 <cb_sq_from_str>
 8000a9c:	3401      	adds	r4, #1
 8000a9e:	0005      	movs	r5, r0
 8000aa0:	3604      	adds	r6, #4
 8000aa2:	2800      	cmp	r0, #0
 8000aa4:	d100      	bne.n	8000aa8 <cb_parse_cmd+0x468>
 8000aa6:	e62f      	b.n	8000708 <cb_parse_cmd+0xc8>
                out->u.led_moves.to_list[i]=idx;
 8000aa8:	783b      	ldrb	r3, [r7, #0]
 8000aaa:	7263      	strb	r3, [r4, #9]
            for(int i=0;i<n;i++){
 8000aac:	9b00      	ldr	r3, [sp, #0]
 8000aae:	42a3      	cmp	r3, r4
 8000ab0:	d1f0      	bne.n	8000a94 <cb_parse_cmd+0x454>
 8000ab2:	e608      	b.n	80006c6 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"OK")==0 && nt==4){
 8000ab4:	0028      	movs	r0, r5
 8000ab6:	4973      	ldr	r1, [pc, #460]	@ (8000c84 <cb_parse_cmd+0x644>)
 8000ab8:	f7ff fb22 	bl	8000100 <strcmp>
 8000abc:	2800      	cmp	r0, #0
 8000abe:	d119      	bne.n	8000af4 <cb_parse_cmd+0x4b4>
 8000ac0:	2e04      	cmp	r6, #4
 8000ac2:	d117      	bne.n	8000af4 <cb_parse_cmd+0x4b4>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000ac4:	ab02      	add	r3, sp, #8
 8000ac6:	1cdf      	adds	r7, r3, #3
 8000ac8:	0039      	movs	r1, r7
 8000aca:	9806      	ldr	r0, [sp, #24]
 8000acc:	f7ff fd90 	bl	80005f0 <cb_sq_from_str>
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	d100      	bne.n	8000ad6 <cb_parse_cmd+0x496>
 8000ad4:	e618      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000ad6:	ae03      	add	r6, sp, #12
 8000ad8:	0031      	movs	r1, r6
 8000ada:	9807      	ldr	r0, [sp, #28]
 8000adc:	f7ff fd88 	bl	80005f0 <cb_sq_from_str>
            out->type=CB_CMD_LED_OK; out->u.led_ok.from_idx=a; out->u.led_ok.to_idx=b; return true;
 8000ae0:	2318      	movs	r3, #24
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000ae2:	1e05      	subs	r5, r0, #0
 8000ae4:	d100      	bne.n	8000ae8 <cb_parse_cmd+0x4a8>
 8000ae6:	e60f      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 8000ae8:	7023      	strb	r3, [r4, #0]
 8000aea:	783b      	ldrb	r3, [r7, #0]
 8000aec:	7223      	strb	r3, [r4, #8]
 8000aee:	7833      	ldrb	r3, [r6, #0]
 8000af0:	7263      	strb	r3, [r4, #9]
 8000af2:	e5e8      	b.n	80006c6 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"FAIL")==0 && nt==4){
 8000af4:	0028      	movs	r0, r5
 8000af6:	4964      	ldr	r1, [pc, #400]	@ (8000c88 <cb_parse_cmd+0x648>)
 8000af8:	f7ff fb02 	bl	8000100 <strcmp>
 8000afc:	2800      	cmp	r0, #0
 8000afe:	d000      	beq.n	8000b02 <cb_parse_cmd+0x4c2>
 8000b00:	e602      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000b02:	2e04      	cmp	r6, #4
 8000b04:	d000      	beq.n	8000b08 <cb_parse_cmd+0x4c8>
 8000b06:	e5ff      	b.n	8000708 <cb_parse_cmd+0xc8>
            uint8_t a,b; if(!cb_sq_from_str(tok[2],&a)||!cb_sq_from_str(tok[3],&b)) return false;
 8000b08:	ab02      	add	r3, sp, #8
 8000b0a:	1cdf      	adds	r7, r3, #3
 8000b0c:	0039      	movs	r1, r7
 8000b0e:	9806      	ldr	r0, [sp, #24]
 8000b10:	f7ff fd6e 	bl	80005f0 <cb_sq_from_str>
 8000b14:	2800      	cmp	r0, #0
 8000b16:	d100      	bne.n	8000b1a <cb_parse_cmd+0x4da>
 8000b18:	e5f6      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000b1a:	ae03      	add	r6, sp, #12
 8000b1c:	0031      	movs	r1, r6
 8000b1e:	9807      	ldr	r0, [sp, #28]
 8000b20:	f7ff fd66 	bl	80005f0 <cb_sq_from_str>
 8000b24:	1e05      	subs	r5, r0, #0
 8000b26:	d100      	bne.n	8000b2a <cb_parse_cmd+0x4ea>
 8000b28:	e5ee      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_LED_FAIL; out->u.led_fail.from_idx=a; out->u.led_fail.to_idx=b; return true;
 8000b2a:	2319      	movs	r3, #25
 8000b2c:	e7dc      	b.n	8000ae8 <cb_parse_cmd+0x4a8>
    if(strcmp(T0,"COLOR")==0 && nt>=2){
 8000b2e:	0028      	movs	r0, r5
 8000b30:	4956      	ldr	r1, [pc, #344]	@ (8000c8c <cb_parse_cmd+0x64c>)
 8000b32:	f7ff fae5 	bl	8000100 <strcmp>
 8000b36:	2800      	cmp	r0, #0
 8000b38:	d153      	bne.n	8000be2 <cb_parse_cmd+0x5a2>
 8000b3a:	2e01      	cmp	r6, #1
 8000b3c:	d051      	beq.n	8000be2 <cb_parse_cmd+0x5a2>
        if(strcmp(tok[1],"SET")==0 && nt==6){
 8000b3e:	9d05      	ldr	r5, [sp, #20]
 8000b40:	4953      	ldr	r1, [pc, #332]	@ (8000c90 <cb_parse_cmd+0x650>)
 8000b42:	0028      	movs	r0, r5
 8000b44:	f7ff fadc 	bl	8000100 <strcmp>
 8000b48:	2800      	cmp	r0, #0
 8000b4a:	d12d      	bne.n	8000ba8 <cb_parse_cmd+0x568>
 8000b4c:	2e06      	cmp	r6, #6
 8000b4e:	d12b      	bne.n	8000ba8 <cb_parse_cmd+0x568>
            if(!parse_u8(tok[3],&r)||!parse_u8(tok[4],&g)||!parse_u8(tok[5],&b)) return false;
 8000b50:	ab02      	add	r3, sp, #8
 8000b52:	1c9f      	adds	r7, r3, #2
 8000b54:	0039      	movs	r1, r7
 8000b56:	9807      	ldr	r0, [sp, #28]
 8000b58:	f7ff fd13 	bl	8000582 <parse_u8>
 8000b5c:	2800      	cmp	r0, #0
 8000b5e:	d100      	bne.n	8000b62 <cb_parse_cmd+0x522>
 8000b60:	e5d2      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000b62:	ab02      	add	r3, sp, #8
 8000b64:	1cde      	adds	r6, r3, #3
 8000b66:	0031      	movs	r1, r6
 8000b68:	9808      	ldr	r0, [sp, #32]
 8000b6a:	f7ff fd0a 	bl	8000582 <parse_u8>
 8000b6e:	2800      	cmp	r0, #0
 8000b70:	d100      	bne.n	8000b74 <cb_parse_cmd+0x534>
 8000b72:	e5c9      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000b74:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000b76:	a903      	add	r1, sp, #12
 8000b78:	f7ff fd03 	bl	8000582 <parse_u8>
 8000b7c:	1e05      	subs	r5, r0, #0
 8000b7e:	d100      	bne.n	8000b82 <cb_parse_cmd+0x542>
 8000b80:	e5c2      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_SET;
 8000b82:	2314      	movs	r3, #20
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8000b84:	0020      	movs	r0, r4
            out->type=CB_CMD_COLOR_SET;
 8000b86:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_set.name, tok[2], CB_MAX_STR-1);
 8000b88:	2219      	movs	r2, #25
 8000b8a:	9906      	ldr	r1, [sp, #24]
 8000b8c:	3008      	adds	r0, #8
 8000b8e:	f003 fd5f 	bl	8004650 <strncpy>
            out->u.color_set.r=r; out->u.color_set.g=g; out->u.color_set.b=b; return true;
 8000b92:	783a      	ldrb	r2, [r7, #0]
 8000b94:	1ce3      	adds	r3, r4, #3
 8000b96:	77da      	strb	r2, [r3, #31]
 8000b98:	7832      	ldrb	r2, [r6, #0]
 8000b9a:	1d23      	adds	r3, r4, #4
 8000b9c:	77da      	strb	r2, [r3, #31]
 8000b9e:	ab02      	add	r3, sp, #8
 8000ba0:	791b      	ldrb	r3, [r3, #4]
 8000ba2:	3405      	adds	r4, #5
 8000ba4:	77e3      	strb	r3, [r4, #31]
 8000ba6:	e58e      	b.n	80006c6 <cb_parse_cmd+0x86>
        if(strcmp(tok[1],"GET")==0 && nt==3){
 8000ba8:	0028      	movs	r0, r5
 8000baa:	493a      	ldr	r1, [pc, #232]	@ (8000c94 <cb_parse_cmd+0x654>)
 8000bac:	f7ff faa8 	bl	8000100 <strcmp>
 8000bb0:	2800      	cmp	r0, #0
 8000bb2:	d10a      	bne.n	8000bca <cb_parse_cmd+0x58a>
 8000bb4:	2e03      	cmp	r6, #3
 8000bb6:	d108      	bne.n	8000bca <cb_parse_cmd+0x58a>
            out->type=CB_CMD_COLOR_GET;
 8000bb8:	2315      	movs	r3, #21
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 8000bba:	0020      	movs	r0, r4
 8000bbc:	2219      	movs	r2, #25
 8000bbe:	9906      	ldr	r1, [sp, #24]
            out->type=CB_CMD_COLOR_GET;
 8000bc0:	7023      	strb	r3, [r4, #0]
            strncpy(out->u.color_get.name, tok[2], CB_MAX_STR-1);
 8000bc2:	3008      	adds	r0, #8
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 8000bc4:	f003 fd44 	bl	8004650 <strncpy>
 8000bc8:	e57c      	b.n	80006c4 <cb_parse_cmd+0x84>
        if(strcmp(tok[1],"?")==0 && nt==2){
 8000bca:	0028      	movs	r0, r5
 8000bcc:	4932      	ldr	r1, [pc, #200]	@ (8000c98 <cb_parse_cmd+0x658>)
 8000bce:	f7ff fa97 	bl	8000100 <strcmp>
 8000bd2:	2800      	cmp	r0, #0
 8000bd4:	d000      	beq.n	8000bd8 <cb_parse_cmd+0x598>
 8000bd6:	e597      	b.n	8000708 <cb_parse_cmd+0xc8>
            out->type=CB_CMD_COLOR_LIST_Q; return true;
 8000bd8:	2316      	movs	r3, #22
        if(strcmp(tok[1],"?")==0 && nt==2){
 8000bda:	2e02      	cmp	r6, #2
 8000bdc:	d000      	beq.n	8000be0 <cb_parse_cmd+0x5a0>
 8000bde:	e593      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000be0:	e59d      	b.n	800071e <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG?")==0 && nt==1){ out->type=CB_CMD_CFG_Q; return true; }
 8000be2:	0028      	movs	r0, r5
 8000be4:	492d      	ldr	r1, [pc, #180]	@ (8000c9c <cb_parse_cmd+0x65c>)
 8000be6:	f7ff fa8b 	bl	8000100 <strcmp>
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d103      	bne.n	8000bf6 <cb_parse_cmd+0x5b6>
 8000bee:	231c      	movs	r3, #28
 8000bf0:	2e01      	cmp	r6, #1
 8000bf2:	d100      	bne.n	8000bf6 <cb_parse_cmd+0x5b6>
 8000bf4:	e593      	b.n	800071e <cb_parse_cmd+0xde>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"GET")==0 && nt==3){
 8000bf6:	0028      	movs	r0, r5
 8000bf8:	4929      	ldr	r1, [pc, #164]	@ (8000ca0 <cb_parse_cmd+0x660>)
 8000bfa:	f7ff fa81 	bl	8000100 <strcmp>
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d000      	beq.n	8000c04 <cb_parse_cmd+0x5c4>
 8000c02:	e581      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000c04:	2e02      	cmp	r6, #2
 8000c06:	dc00      	bgt.n	8000c0a <cb_parse_cmd+0x5ca>
 8000c08:	e57e      	b.n	8000708 <cb_parse_cmd+0xc8>
 8000c0a:	9f05      	ldr	r7, [sp, #20]
 8000c0c:	4921      	ldr	r1, [pc, #132]	@ (8000c94 <cb_parse_cmd+0x654>)
 8000c0e:	0038      	movs	r0, r7
 8000c10:	ad04      	add	r5, sp, #16
 8000c12:	f7ff fa75 	bl	8000100 <strcmp>
 8000c16:	2800      	cmp	r0, #0
 8000c18:	d108      	bne.n	8000c2c <cb_parse_cmd+0x5ec>
 8000c1a:	2e03      	cmp	r6, #3
 8000c1c:	d106      	bne.n	8000c2c <cb_parse_cmd+0x5ec>
        out->type=CB_CMD_CFG_GET; strncpy(out->u.cfg_get.key, tok[2], CB_MAX_STR-1); return true;
 8000c1e:	231d      	movs	r3, #29
 8000c20:	0020      	movs	r0, r4
 8000c22:	2219      	movs	r2, #25
 8000c24:	68a9      	ldr	r1, [r5, #8]
 8000c26:	7023      	strb	r3, [r4, #0]
 8000c28:	3008      	adds	r0, #8
 8000c2a:	e7cb      	b.n	8000bc4 <cb_parse_cmd+0x584>
    if(strcmp(T0,"CFG")==0 && nt>=3 && strcmp(tok[1],"SET")==0){
 8000c2c:	0038      	movs	r0, r7
 8000c2e:	4918      	ldr	r1, [pc, #96]	@ (8000c90 <cb_parse_cmd+0x650>)
 8000c30:	f7ff fa66 	bl	8000100 <strcmp>
 8000c34:	1e07      	subs	r7, r0, #0
 8000c36:	d000      	beq.n	8000c3a <cb_parse_cmd+0x5fa>
 8000c38:	e566      	b.n	8000708 <cb_parse_cmd+0xc8>
        out->type=CB_CMD_CFG_SET_KV;
 8000c3a:	231e      	movs	r3, #30
 8000c3c:	7023      	strb	r3, [r4, #0]
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 8000c3e:	3b1c      	subs	r3, #28
 8000c40:	9300      	str	r3, [sp, #0]
            if(strchr(tok[i],'=')) out->u.cfg_set_kv.pairs[cnt++] = tok[i];
 8000c42:	9b00      	ldr	r3, [sp, #0]
 8000c44:	213d      	movs	r1, #61	@ 0x3d
 8000c46:	009b      	lsls	r3, r3, #2
 8000c48:	58eb      	ldr	r3, [r5, r3]
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	9301      	str	r3, [sp, #4]
 8000c4e:	f003 fcf1 	bl	8004634 <strchr>
 8000c52:	2800      	cmp	r0, #0
 8000c54:	d005      	beq.n	8000c62 <cb_parse_cmd+0x622>
 8000c56:	1cbb      	adds	r3, r7, #2
 8000c58:	9a01      	ldr	r2, [sp, #4]
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	18e3      	adds	r3, r4, r3
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	3701      	adds	r7, #1
        for(int i=2;i<nt && cnt<CB_MAX_TOKENS;i++){
 8000c62:	9b00      	ldr	r3, [sp, #0]
 8000c64:	3301      	adds	r3, #1
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	429e      	cmp	r6, r3
 8000c6a:	d001      	beq.n	8000c70 <cb_parse_cmd+0x630>
 8000c6c:	2f18      	cmp	r7, #24
 8000c6e:	d1e8      	bne.n	8000c42 <cb_parse_cmd+0x602>
        return cnt>0;
 8000c70:	17fd      	asrs	r5, r7, #31
 8000c72:	1bed      	subs	r5, r5, r7
        out->u.cfg_set_kv.n_pairs = cnt;
 8000c74:	60a7      	str	r7, [r4, #8]
        return cnt>0;
 8000c76:	0fed      	lsrs	r5, r5, #31
 8000c78:	e525      	b.n	80006c6 <cb_parse_cmd+0x86>
 8000c7a:	46c0      	nop			@ (mov r8, r8)
 8000c7c:	08004fb1 	.word	0x08004fb1
 8000c80:	08004fba 	.word	0x08004fba
 8000c84:	08004fc0 	.word	0x08004fc0
 8000c88:	08004fc3 	.word	0x08004fc3
 8000c8c:	08004fc8 	.word	0x08004fc8
 8000c90:	08004fa3 	.word	0x08004fa3
 8000c94:	08004fce 	.word	0x08004fce
 8000c98:	08004f7a 	.word	0x08004f7a
 8000c9c:	08004fd2 	.word	0x08004fd2
 8000ca0:	08004fd7 	.word	0x08004fd7

08000ca4 <cb_fmt_evt_lift>:
>>>>>>> main
    if(hw && *hw)  pos += s_write(out+pos, cap-pos, " HW=%s", hw);
    pos += s_write(out+pos, cap-pos, " t=%u\r\n", (unsigned)t_ms);
    return pos>cap?cap:pos;
}

size_t cb_fmt_evt_lift(char* out, size_t cap, uint8_t idx, uint32_t t_ms){
<<<<<<< HEAD
 80008e8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80008ea:	001e      	movs	r6, r3
 80008ec:	0004      	movs	r4, r0
 80008ee:	000d      	movs	r5, r1
 80008f0:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 80008f2:	a903      	add	r1, sp, #12
 80008f4:	f7ff fdeb 	bl	80004ce <cb_sq_to_str>
    return s_write(out, cap, "EVT LIFT %s t=%u\r\n", sq, (unsigned)t_ms);
 80008f8:	0029      	movs	r1, r5
 80008fa:	0020      	movs	r0, r4
 80008fc:	4a03      	ldr	r2, [pc, #12]	@ (800090c <cb_fmt_evt_lift+0x24>)
 80008fe:	9600      	str	r6, [sp, #0]
 8000900:	ab03      	add	r3, sp, #12
 8000902:	f7ff fe07 	bl	8000514 <s_write>
}
 8000906:	b004      	add	sp, #16
 8000908:	bd70      	pop	{r4, r5, r6, pc}
 800090a:	46c0      	nop			@ (mov r8, r8)
 800090c:	0800480e 	.word	0x0800480e

08000910 <cb_fmt_evt_place>:

size_t cb_fmt_evt_place(char* out, size_t cap, uint8_t idx, uint32_t t_ms){
 8000910:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000912:	001e      	movs	r6, r3
 8000914:	0004      	movs	r4, r0
 8000916:	000d      	movs	r5, r1
 8000918:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 800091a:	a903      	add	r1, sp, #12
 800091c:	f7ff fdd7 	bl	80004ce <cb_sq_to_str>
    return s_write(out, cap, "EVT PLACE %s t=%u\r\n", sq, (unsigned)t_ms);
 8000920:	0029      	movs	r1, r5
 8000922:	0020      	movs	r0, r4
 8000924:	4a03      	ldr	r2, [pc, #12]	@ (8000934 <cb_fmt_evt_place+0x24>)
 8000926:	9600      	str	r6, [sp, #0]
 8000928:	ab03      	add	r3, sp, #12
 800092a:	f7ff fdf3 	bl	8000514 <s_write>
}
 800092e:	b004      	add	sp, #16
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	46c0      	nop			@ (mov r8, r8)
 8000934:	08004821 	.word	0x08004821

08000938 <uart_fifo_init>:
=======
 8000ca4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000ca6:	001e      	movs	r6, r3
 8000ca8:	0004      	movs	r4, r0
 8000caa:	000d      	movs	r5, r1
 8000cac:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 8000cae:	a903      	add	r1, sp, #12
 8000cb0:	f7ff fc5d 	bl	800056e <cb_sq_to_str>
    return s_write(out, cap, "EVT LIFT %s t=%u\r\n", sq, (unsigned)t_ms);
 8000cb4:	0029      	movs	r1, r5
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	4a03      	ldr	r2, [pc, #12]	@ (8000cc8 <cb_fmt_evt_lift+0x24>)
 8000cba:	9600      	str	r6, [sp, #0]
 8000cbc:	ab03      	add	r3, sp, #12
 8000cbe:	f7ff fc78 	bl	80005b2 <s_write>
}
 8000cc2:	b004      	add	sp, #16
 8000cc4:	bd70      	pop	{r4, r5, r6, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	08004fdb 	.word	0x08004fdb

08000ccc <cb_fmt_evt_place>:

size_t cb_fmt_evt_place(char* out, size_t cap, uint8_t idx, uint32_t t_ms){
 8000ccc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000cce:	001e      	movs	r6, r3
 8000cd0:	0004      	movs	r4, r0
 8000cd2:	000d      	movs	r5, r1
 8000cd4:	0010      	movs	r0, r2
    char sq[3]; cb_sq_to_str(idx, sq);
 8000cd6:	a903      	add	r1, sp, #12
 8000cd8:	f7ff fc49 	bl	800056e <cb_sq_to_str>
    return s_write(out, cap, "EVT PLACE %s t=%u\r\n", sq, (unsigned)t_ms);
 8000cdc:	0029      	movs	r1, r5
 8000cde:	0020      	movs	r0, r4
 8000ce0:	4a03      	ldr	r2, [pc, #12]	@ (8000cf0 <cb_fmt_evt_place+0x24>)
 8000ce2:	9600      	str	r6, [sp, #0]
 8000ce4:	ab03      	add	r3, sp, #12
 8000ce6:	f7ff fc64 	bl	80005b2 <s_write>
}
 8000cea:	b004      	add	sp, #16
 8000cec:	bd70      	pop	{r4, r5, r6, pc}
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	08004fee 	.word	0x08004fee

08000cf4 <uart_fifo_init>:
>>>>>>> main
#include "fifo.h"
#include <string.h>
#include "stm32g0xx_hal.h"

void uart_fifo_init(uart_fifo_t *f) {
    f->len = 0;
<<<<<<< HEAD
 8000938:	2280      	movs	r2, #128	@ 0x80
 800093a:	2300      	movs	r3, #0
 800093c:	0092      	lsls	r2, r2, #2
 800093e:	5283      	strh	r3, [r0, r2]
    f->overflow = 0;
 8000940:	3204      	adds	r2, #4
 8000942:	5083      	str	r3, [r0, r2]
}
 8000944:	4770      	bx	lr

08000946 <uart_fifo_push_isr>:
=======
 8000cf4:	2280      	movs	r2, #128	@ 0x80
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	0092      	lsls	r2, r2, #2
 8000cfa:	5283      	strh	r3, [r0, r2]
    f->overflow = 0;
 8000cfc:	3204      	adds	r2, #4
 8000cfe:	5083      	str	r3, [r0, r2]
}
 8000d00:	4770      	bx	lr

08000d02 <uart_fifo_push_isr>:
>>>>>>> main

int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
    // appelé depuis ISR : pas de désactivation d'interrupt ici
    uint16_t l = f->len;
<<<<<<< HEAD
 8000946:	2280      	movs	r2, #128	@ 0x80
int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
 8000948:	b510      	push	{r4, lr}
    uint16_t l = f->len;
 800094a:	0092      	lsls	r2, r2, #2
 800094c:	5a84      	ldrh	r4, [r0, r2]
 800094e:	b2a3      	uxth	r3, r4
    if (l >= UART_FIFO_SIZE) {
 8000950:	4294      	cmp	r4, r2
 8000952:	d305      	bcc.n	8000960 <uart_fifo_push_isr+0x1a>
        f->overflow++;
 8000954:	3204      	adds	r2, #4
 8000956:	5883      	ldr	r3, [r0, r2]
 8000958:	3301      	adds	r3, #1
 800095a:	5083      	str	r3, [r0, r2]
        return 0; // overflow, on jette l'octet
 800095c:	2000      	movs	r0, #0
=======
 8000d02:	2280      	movs	r2, #128	@ 0x80
int uart_fifo_push_isr(uart_fifo_t *f, uint8_t c) {
 8000d04:	b510      	push	{r4, lr}
    uint16_t l = f->len;
 8000d06:	0092      	lsls	r2, r2, #2
 8000d08:	5a84      	ldrh	r4, [r0, r2]
 8000d0a:	b2a3      	uxth	r3, r4
    if (l >= UART_FIFO_SIZE) {
 8000d0c:	4294      	cmp	r4, r2
 8000d0e:	d305      	bcc.n	8000d1c <uart_fifo_push_isr+0x1a>
        f->overflow++;
 8000d10:	3204      	adds	r2, #4
 8000d12:	5883      	ldr	r3, [r0, r2]
 8000d14:	3301      	adds	r3, #1
 8000d16:	5083      	str	r3, [r0, r2]
        return 0; // overflow, on jette l'octet
 8000d18:	2000      	movs	r0, #0
>>>>>>> main
    }
    f->buf[l] = c;
    // écrire len en dernier pour éviter de laisser état incohérent
    f->len = l + 1;
    return 1;
}
<<<<<<< HEAD
 800095e:	bd10      	pop	{r4, pc}
    f->buf[l] = c;
 8000960:	54c1      	strb	r1, [r0, r3]
    f->len = l + 1;
 8000962:	3301      	adds	r3, #1
 8000964:	b29b      	uxth	r3, r3
 8000966:	5283      	strh	r3, [r0, r2]
    return 1;
 8000968:	2001      	movs	r0, #1
 800096a:	e7f8      	b.n	800095e <uart_fifo_push_isr+0x18>

0800096c <uart_fifo_get_command>:

int uart_fifo_get_command(uart_fifo_t *f, char *out, size_t out_size) {
 800096c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800096e:	0005      	movs	r5, r0
 8000970:	000f      	movs	r7, r1
 8000972:	b085      	sub	sp, #20
    if (out_size == 0) return 0;
 8000974:	2a00      	cmp	r2, #0
 8000976:	d00c      	beq.n	8000992 <uart_fifo_get_command+0x26>
=======
 8000d1a:	bd10      	pop	{r4, pc}
    f->buf[l] = c;
 8000d1c:	54c1      	strb	r1, [r0, r3]
    f->len = l + 1;
 8000d1e:	3301      	adds	r3, #1
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	5283      	strh	r3, [r0, r2]
    return 1;
 8000d24:	2001      	movs	r0, #1
 8000d26:	e7f8      	b.n	8000d1a <uart_fifo_push_isr+0x18>

08000d28 <uart_fifo_get_command>:

int uart_fifo_get_command(uart_fifo_t *f, char *out, size_t out_size) {
 8000d28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d2a:	0005      	movs	r5, r0
 8000d2c:	000f      	movs	r7, r1
 8000d2e:	b085      	sub	sp, #20
    if (out_size == 0) return 0;
 8000d30:	2a00      	cmp	r2, #0
 8000d32:	d00c      	beq.n	8000d4e <uart_fifo_get_command+0x26>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
<<<<<<< HEAD
 8000978:	b672      	cpsid	i

    // courte section critique pour éviter que l'ISR ne modifie len pendant la recherche/copie.
    __disable_irq();

    uint16_t len = f->len;
 800097a:	2380      	movs	r3, #128	@ 0x80
 800097c:	009b      	lsls	r3, r3, #2
 800097e:	5ac3      	ldrh	r3, [r0, r3]
    uint16_t pos = 0xFFFF;
    // chercher '\n'
    for (uint16_t i = 0; i < len; ++i) {
        if (f->buf[i] == '\n') {
 8000980:	1e41      	subs	r1, r0, #1
    uint16_t len = f->len;
 8000982:	b29b      	uxth	r3, r3
 8000984:	9302      	str	r3, [sp, #8]
    for (uint16_t i = 0; i < len; ++i) {
 8000986:	2300      	movs	r3, #0
 8000988:	9802      	ldr	r0, [sp, #8]
 800098a:	b29e      	uxth	r6, r3
 800098c:	42b0      	cmp	r0, r6
 800098e:	d804      	bhi.n	800099a <uart_fifo_get_command+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8000990:	b662      	cpsie	i
    if (out_size == 0) return 0;
 8000992:	2400      	movs	r4, #0
    }
    f->len = remaining;

    __enable_irq();
    return ret;
}
 8000994:	0020      	movs	r0, r4
 8000996:	b005      	add	sp, #20
 8000998:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (f->buf[i] == '\n') {
 800099a:	1c58      	adds	r0, r3, #1
 800099c:	9003      	str	r0, [sp, #12]
 800099e:	5c08      	ldrb	r0, [r1, r0]
 80009a0:	280a      	cmp	r0, #10
 80009a2:	d030      	beq.n	8000a06 <uart_fifo_get_command+0x9a>
 80009a4:	9b03      	ldr	r3, [sp, #12]
 80009a6:	e7ef      	b.n	8000988 <uart_fifo_get_command+0x1c>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 80009a8:	18eb      	adds	r3, r5, r3
 80009aa:	3b01      	subs	r3, #1
 80009ac:	781b      	ldrb	r3, [r3, #0]
    uint16_t cmd_end = pos; // index du '\n'
 80009ae:	0034      	movs	r4, r6
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 80009b0:	2b0d      	cmp	r3, #13
 80009b2:	d101      	bne.n	80009b8 <uart_fifo_get_command+0x4c>
        cmd_end -= 1;
 80009b4:	1e74      	subs	r4, r6, #1
 80009b6:	b2a4      	uxth	r4, r4
    if ((size_t)cmd_end < out_size) {
 80009b8:	9401      	str	r4, [sp, #4]
 80009ba:	4294      	cmp	r4, r2
 80009bc:	d218      	bcs.n	80009f0 <uart_fifo_get_command+0x84>
        memcpy(out, f->buf, cmd_end);
 80009be:	9a01      	ldr	r2, [sp, #4]
 80009c0:	0029      	movs	r1, r5
 80009c2:	0038      	movs	r0, r7
 80009c4:	f003 fac0 	bl	8003f48 <memcpy>
        out[cmd_end] = '\0';
 80009c8:	2300      	movs	r3, #0
 80009ca:	9a01      	ldr	r2, [sp, #4]
 80009cc:	54bb      	strb	r3, [r7, r2]
    uint16_t remaining = len - (pos + 1);
 80009ce:	9b02      	ldr	r3, [sp, #8]
 80009d0:	3b01      	subs	r3, #1
 80009d2:	1b9e      	subs	r6, r3, r6
 80009d4:	b2b6      	uxth	r6, r6
    if (remaining > 0) {
 80009d6:	2e00      	cmp	r6, #0
 80009d8:	d005      	beq.n	80009e6 <uart_fifo_get_command+0x7a>
        memmove(f->buf, f->buf + pos + 1, remaining);
 80009da:	9b03      	ldr	r3, [sp, #12]
 80009dc:	0032      	movs	r2, r6
 80009de:	0028      	movs	r0, r5
 80009e0:	18e9      	adds	r1, r5, r3
 80009e2:	f003 fa4b 	bl	8003e7c <memmove>
    f->len = remaining;
 80009e6:	2380      	movs	r3, #128	@ 0x80
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	52ee      	strh	r6, [r5, r3]
 80009ec:	b662      	cpsie	i
    return ret;
 80009ee:	e7d1      	b.n	8000994 <uart_fifo_get_command+0x28>
        memcpy(out, f->buf, out_size - 1);
 80009f0:	1e54      	subs	r4, r2, #1
 80009f2:	0022      	movs	r2, r4
 80009f4:	0029      	movs	r1, r5
 80009f6:	0038      	movs	r0, r7
 80009f8:	f003 faa6 	bl	8003f48 <memcpy>
        out[out_size - 1] = '\0';
 80009fc:	2300      	movs	r3, #0
 80009fe:	553b      	strb	r3, [r7, r4]
        ret = -1;
 8000a00:	2401      	movs	r4, #1
 8000a02:	4264      	negs	r4, r4
 8000a04:	e7e3      	b.n	80009ce <uart_fifo_get_command+0x62>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000a06:	2e00      	cmp	r6, #0
 8000a08:	d1ce      	bne.n	80009a8 <uart_fifo_get_command+0x3c>
    uint16_t cmd_end = pos; // index du '\n'
 8000a0a:	0034      	movs	r4, r6
    if ((size_t)cmd_end < out_size) {
 8000a0c:	9601      	str	r6, [sp, #4]
 8000a0e:	e7d6      	b.n	80009be <uart_fifo_get_command+0x52>

08000a10 <uart_write>:
uint8_t is_board_at_init_setup(uint64_t board_bitmap);
=======
<<<<<<< HEAD
 8000be4:	b672      	cpsid	i
}
 8000be6:	46c0      	nop			@ (mov r8, r8)
=======
 8000d34:	b672      	cpsid	i

    // courte section critique pour éviter que l'ISR ne modifie len pendant la recherche/copie.
    __disable_irq();

    uint16_t len = f->len;
 8000d36:	2380      	movs	r3, #128	@ 0x80
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	5ac3      	ldrh	r3, [r0, r3]
    uint16_t pos = 0xFFFF;
    // chercher '\n'
    for (uint16_t i = 0; i < len; ++i) {
        if (f->buf[i] == '\n') {
 8000d3c:	1e41      	subs	r1, r0, #1
    uint16_t len = f->len;
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	9302      	str	r3, [sp, #8]
    for (uint16_t i = 0; i < len; ++i) {
 8000d42:	2300      	movs	r3, #0
 8000d44:	9802      	ldr	r0, [sp, #8]
 8000d46:	b29e      	uxth	r6, r3
 8000d48:	42b0      	cmp	r0, r6
 8000d4a:	d804      	bhi.n	8000d56 <uart_fifo_get_command+0x2e>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d4c:	b662      	cpsie	i
    if (out_size == 0) return 0;
 8000d4e:	2400      	movs	r4, #0
    }
    f->len = remaining;

    __enable_irq();
    return ret;
}
 8000d50:	0020      	movs	r0, r4
 8000d52:	b005      	add	sp, #20
 8000d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if (f->buf[i] == '\n') {
 8000d56:	1c58      	adds	r0, r3, #1
 8000d58:	9003      	str	r0, [sp, #12]
 8000d5a:	5c08      	ldrb	r0, [r1, r0]
 8000d5c:	280a      	cmp	r0, #10
 8000d5e:	d030      	beq.n	8000dc2 <uart_fifo_get_command+0x9a>
 8000d60:	9b03      	ldr	r3, [sp, #12]
 8000d62:	e7ef      	b.n	8000d44 <uart_fifo_get_command+0x1c>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000d64:	18eb      	adds	r3, r5, r3
 8000d66:	3b01      	subs	r3, #1
 8000d68:	781b      	ldrb	r3, [r3, #0]
    uint16_t cmd_end = pos; // index du '\n'
 8000d6a:	0034      	movs	r4, r6
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000d6c:	2b0d      	cmp	r3, #13
 8000d6e:	d101      	bne.n	8000d74 <uart_fifo_get_command+0x4c>
        cmd_end -= 1;
 8000d70:	1e74      	subs	r4, r6, #1
 8000d72:	b2a4      	uxth	r4, r4
    if ((size_t)cmd_end < out_size) {
 8000d74:	9401      	str	r4, [sp, #4]
 8000d76:	4294      	cmp	r4, r2
 8000d78:	d218      	bcs.n	8000dac <uart_fifo_get_command+0x84>
        memcpy(out, f->buf, cmd_end);
 8000d7a:	9a01      	ldr	r2, [sp, #4]
 8000d7c:	0029      	movs	r1, r5
 8000d7e:	0038      	movs	r0, r7
 8000d80:	f003 fcb2 	bl	80046e8 <memcpy>
        out[cmd_end] = '\0';
 8000d84:	2300      	movs	r3, #0
 8000d86:	9a01      	ldr	r2, [sp, #4]
 8000d88:	54bb      	strb	r3, [r7, r2]
    uint16_t remaining = len - (pos + 1);
 8000d8a:	9b02      	ldr	r3, [sp, #8]
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	1b9e      	subs	r6, r3, r6
 8000d90:	b2b6      	uxth	r6, r6
    if (remaining > 0) {
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d005      	beq.n	8000da2 <uart_fifo_get_command+0x7a>
        memmove(f->buf, f->buf + pos + 1, remaining);
 8000d96:	9b03      	ldr	r3, [sp, #12]
 8000d98:	0032      	movs	r2, r6
 8000d9a:	0028      	movs	r0, r5
 8000d9c:	18e9      	adds	r1, r5, r3
 8000d9e:	f003 fc2f 	bl	8004600 <memmove>
    f->len = remaining;
 8000da2:	2380      	movs	r3, #128	@ 0x80
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	52ee      	strh	r6, [r5, r3]
 8000da8:	b662      	cpsie	i
    return ret;
 8000daa:	e7d1      	b.n	8000d50 <uart_fifo_get_command+0x28>
        memcpy(out, f->buf, out_size - 1);
 8000dac:	1e54      	subs	r4, r2, #1
 8000dae:	0022      	movs	r2, r4
 8000db0:	0029      	movs	r1, r5
 8000db2:	0038      	movs	r0, r7
 8000db4:	f003 fc98 	bl	80046e8 <memcpy>
        out[out_size - 1] = '\0';
 8000db8:	2300      	movs	r3, #0
 8000dba:	553b      	strb	r3, [r7, r4]
        ret = -1;
 8000dbc:	2401      	movs	r4, #1
 8000dbe:	4264      	negs	r4, r4
 8000dc0:	e7e3      	b.n	8000d8a <uart_fifo_get_command+0x62>
    if (cmd_end > 0 && f->buf[cmd_end - 1] == '\r') {
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d1ce      	bne.n	8000d64 <uart_fifo_get_command+0x3c>
    uint16_t cmd_end = pos; // index du '\n'
 8000dc6:	0034      	movs	r4, r6
    if ((size_t)cmd_end < out_size) {
 8000dc8:	9601      	str	r6, [sp, #4]
 8000dca:	e7d6      	b.n	8000d7a <uart_fifo_get_command+0x52>

08000dcc <uart_write>:
void leds_clear(uint8_t colors[][3]);
>>>>>>> main

/* --- helpers UART --- */
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
static void uart_write(const char *s)
{
<<<<<<< HEAD
 8000a10:	b510      	push	{r4, lr}
 8000a12:	0004      	movs	r4, r0
    HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8000a14:	f7ff fb7e 	bl	8000114 <strlen>
 8000a18:	2364      	movs	r3, #100	@ 0x64
 8000a1a:	b282      	uxth	r2, r0
 8000a1c:	0021      	movs	r1, r4
 8000a1e:	4802      	ldr	r0, [pc, #8]	@ (8000a28 <uart_write+0x18>)
 8000a20:	f002 ff5f 	bl	80038e2 <HAL_UART_Transmit>
}
 8000a24:	bd10      	pop	{r4, pc}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	2000058c 	.word	0x2000058c

08000a2c <SystemClock_Config>:
=======
 8000dcc:	b510      	push	{r4, lr}
 8000dce:	0004      	movs	r4, r0
    HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8000dd0:	f7ff f9a0 	bl	8000114 <strlen>
 8000dd4:	2364      	movs	r3, #100	@ 0x64
 8000dd6:	b282      	uxth	r2, r0
 8000dd8:	0021      	movs	r1, r4
 8000dda:	4802      	ldr	r0, [pc, #8]	@ (8000de4 <uart_write+0x18>)
 8000ddc:	f003 f801 	bl	8003de2 <HAL_UART_Transmit>
}
 8000de0:	bd10      	pop	{r4, pc}
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	20000284 	.word	0x20000284

08000de8 <SystemClock_Config>:
>>>>>>> main
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
<<<<<<< HEAD
 8000a2c:	b510      	push	{r4, lr}
 8000a2e:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a30:	2234      	movs	r2, #52	@ 0x34
 8000a32:	2100      	movs	r1, #0
 8000a34:	a805      	add	r0, sp, #20
 8000a36:	f003 fa33 	bl	8003ea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3a:	2210      	movs	r2, #16
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	a801      	add	r0, sp, #4
 8000a40:	f003 fa2e 	bl	8003ea0 <memset>
=======
 8000de8:	b510      	push	{r4, lr}
 8000dea:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dec:	2234      	movs	r2, #52	@ 0x34
 8000dee:	2100      	movs	r1, #0
 8000df0:	a805      	add	r0, sp, #20
 8000df2:	f003 fc17 	bl	8004624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df6:	2210      	movs	r2, #16
 8000df8:	2100      	movs	r1, #0
 8000dfa:	a801      	add	r0, sp, #4
 8000dfc:	f003 fc12 	bl	8004624 <memset>
>>>>>>> main

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
<<<<<<< HEAD
 8000a44:	2080      	movs	r0, #128	@ 0x80
 8000a46:	0080      	lsls	r0, r0, #2
 8000a48:	f001 f898 	bl	8001b7c <HAL_PWREx_ControlVoltageScaling>
=======
 8000e00:	2080      	movs	r0, #128	@ 0x80
 8000e02:	0080      	lsls	r0, r0, #2
 8000e04:	f001 f890 	bl	8001f28 <HAL_PWREx_ControlVoltageScaling>
>>>>>>> main

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
<<<<<<< HEAD
 8000a4c:	2380      	movs	r3, #128	@ 0x80
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a52:	2300      	movs	r3, #0
 8000a54:	9309      	str	r3, [sp, #36]	@ 0x24
=======
 8000e08:	2380      	movs	r3, #128	@ 0x80
 8000e0a:	005b      	lsls	r3, r3, #1
 8000e0c:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	9309      	str	r3, [sp, #36]	@ 0x24
>>>>>>> main
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
<<<<<<< HEAD
 8000a56:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000a58:	3308      	adds	r3, #8
 8000a5a:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	029b      	lsls	r3, r3, #10
 8000a60:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000a62:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a64:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a66:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000a68:	05db      	lsls	r3, r3, #23
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a6c:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a6e:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a70:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a72:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000a74:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a76:	f001 f8ad 	bl	8001bd4 <HAL_RCC_OscConfig>
 8000a7a:	2800      	cmp	r0, #0
 8000a7c:	d001      	beq.n	8000a82 <SystemClock_Config+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
 8000a7e:	b672      	cpsid	i
void Error_Handler(void)
{
=======
 8000e12:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000e14:	3308      	adds	r3, #8
 8000e16:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e18:	2380      	movs	r3, #128	@ 0x80
 8000e1a:	029b      	lsls	r3, r3, #10
 8000e1c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000e1e:	23c0      	movs	r3, #192	@ 0xc0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e20:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e22:	2240      	movs	r2, #64	@ 0x40
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000e24:	05db      	lsls	r3, r3, #23
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e26:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e28:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e2a:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e2c:	940c      	str	r4, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e2e:	940d      	str	r4, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8000e30:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e32:	f001 f8a5 	bl	8001f80 <HAL_RCC_OscConfig>
 8000e36:	2800      	cmp	r0, #0
 8000e38:	d001      	beq.n	8000e3e <SystemClock_Config+0x56>
  __ASM volatile ("cpsid i" : : : "memory");
 8000e3a:	b672      	cpsid	i
void Error_Handler(void)
{
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
<<<<<<< HEAD
 8000a80:	e7fe      	b.n	8000a80 <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a82:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a84:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a86:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a88:	2101      	movs	r1, #1
 8000a8a:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a8c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8e:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a90:	f001 fb00 	bl	8002094 <HAL_RCC_ClockConfig>
 8000a94:	2800      	cmp	r0, #0
 8000a96:	d001      	beq.n	8000a9c <SystemClock_Config+0x70>
 8000a98:	b672      	cpsid	i
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <SystemClock_Config+0x6e>
}
 8000a9c:	b012      	add	sp, #72	@ 0x48
 8000a9e:	bd10      	pop	{r4, pc}
=======
<<<<<<< HEAD
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	e7fd      	b.n	8000be8 <Error_Handler+0x8>
>>>>>>> main

08000aa0 <HAL_TIM_PWM_Send_To_DMA>:
    ws2812_transfer_complete = 0;
 8000aa0:	2100      	movs	r1, #0
{
 8000aa2:	b570      	push	{r4, r5, r6, lr}
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000aa4:	4c05      	ldr	r4, [pc, #20]	@ (8000abc <HAL_TIM_PWM_Send_To_DMA+0x1c>)
    ws2812_transfer_complete = 0;
 8000aa6:	4d06      	ldr	r5, [pc, #24]	@ (8000ac0 <HAL_TIM_PWM_Send_To_DMA+0x20>)
{
 8000aa8:	0002      	movs	r2, r0
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000aaa:	4b06      	ldr	r3, [pc, #24]	@ (8000ac4 <HAL_TIM_PWM_Send_To_DMA+0x24>)
 8000aac:	0020      	movs	r0, r4
    ws2812_transfer_complete = 0;
 8000aae:	7029      	strb	r1, [r5, #0]
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000ab0:	f002 f850 	bl	8002b54 <HAL_TIM_PWM_Start_DMA>
    while(!ws2812_transfer_complete) {}
 8000ab4:	782b      	ldrb	r3, [r5, #0]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d0fc      	beq.n	8000ab4 <HAL_TIM_PWM_Send_To_DMA+0x14>
}
 8000aba:	bd70      	pop	{r4, r5, r6, pc}
 8000abc:	2000067c 	.word	0x2000067c
 8000ac0:	200006c8 	.word	0x200006c8
 8000ac4:	00000632 	.word	0x00000632

08000ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
    if(htim->Instance == TIM17)
 8000ac8:	4b05      	ldr	r3, [pc, #20]	@ (8000ae0 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8000aca:	6802      	ldr	r2, [r0, #0]
{
 8000acc:	b510      	push	{r4, lr}
    if(htim->Instance == TIM17)
 8000ace:	429a      	cmp	r2, r3
 8000ad0:	d105      	bne.n	8000ade <HAL_TIM_PWM_PulseFinishedCallback+0x16>
        HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f002 f8b8 	bl	8002c48 <HAL_TIM_PWM_Stop_DMA>
        ws2812_transfer_complete = 1;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4b02      	ldr	r3, [pc, #8]	@ (8000ae4 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 8000adc:	701a      	strb	r2, [r3, #0]
}
 8000ade:	bd10      	pop	{r4, pc}
 8000ae0:	40014800 	.word	0x40014800
 8000ae4:	200006c8 	.word	0x200006c8

08000ae8 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART2)
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <HAL_UART_RxCpltCallback+0x20>)
 8000aea:	6802      	ldr	r2, [r0, #0]
{
 8000aec:	b510      	push	{r4, lr}
    if (huart->Instance == USART2)
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d109      	bne.n	8000b06 <HAL_UART_RxCpltCallback+0x1e>
    		uart_fifo_push_isr(&uart_fifo, rx_data);
 8000af2:	4c06      	ldr	r4, [pc, #24]	@ (8000b0c <HAL_UART_RxCpltCallback+0x24>)
 8000af4:	4806      	ldr	r0, [pc, #24]	@ (8000b10 <HAL_UART_RxCpltCallback+0x28>)
 8000af6:	7821      	ldrb	r1, [r4, #0]
 8000af8:	f7ff ff25 	bl	8000946 <uart_fifo_push_isr>
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000afc:	2201      	movs	r2, #1
 8000afe:	0021      	movs	r1, r4
 8000b00:	4804      	ldr	r0, [pc, #16]	@ (8000b14 <HAL_UART_RxCpltCallback+0x2c>)
 8000b02:	f003 f88b 	bl	8003c1c <HAL_UART_Receive_IT>
}
 8000b06:	bd10      	pop	{r4, pc}
 8000b08:	40004400 	.word	0x40004400
 8000b0c:	20000288 	.word	0x20000288
 8000b10:	20000080 	.word	0x20000080
 8000b14:	2000058c 	.word	0x2000058c

08000b18 <is_board_at_init_setup>:
uint8_t is_board_at_init_setup(uint64_t board_bitmap) {
 8000b18:	b570      	push	{r4, r5, r6, lr}
 8000b1a:	0005      	movs	r5, r0
 8000b1c:	000e      	movs	r6, r1
 8000b1e:	2400      	movs	r4, #0
		if(bitmap_get_bit(board_bitmap, index) == 0) {
 8000b20:	0022      	movs	r2, r4
 8000b22:	0028      	movs	r0, r5
 8000b24:	0031      	movs	r1, r6
 8000b26:	f7ff fcc7 	bl	80004b8 <bitmap_get_bit>
 8000b2a:	2800      	cmp	r0, #0
 8000b2c:	d00f      	beq.n	8000b4e <is_board_at_init_setup+0x36>
	for(uint8_t index = 0; index < 16; ++index) {
 8000b2e:	3401      	adds	r4, #1
 8000b30:	2c10      	cmp	r4, #16
 8000b32:	d1f5      	bne.n	8000b20 <is_board_at_init_setup+0x8>
 8000b34:	3420      	adds	r4, #32
		if(bitmap_get_bit(board_bitmap, index) == 0) {
 8000b36:	0022      	movs	r2, r4
 8000b38:	0028      	movs	r0, r5
 8000b3a:	0031      	movs	r1, r6
 8000b3c:	f7ff fcbc 	bl	80004b8 <bitmap_get_bit>
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d004      	beq.n	8000b4e <is_board_at_init_setup+0x36>
	for(uint8_t index = 48; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000b44:	3401      	adds	r4, #1
 8000b46:	2c40      	cmp	r4, #64	@ 0x40
 8000b48:	d1f5      	bne.n	8000b36 <is_board_at_init_setup+0x1e>
	return BOARD_IS_READY;
 8000b4a:	2001      	movs	r0, #1
}
 8000b4c:	bd70      	pop	{r4, r5, r6, pc}
				return BOARD_IS_NOT_READY;
 8000b4e:	2000      	movs	r0, #0
 8000b50:	e7fc      	b.n	8000b4c <is_board_at_init_setup+0x34>

08000b52 <is_a_piece_lift>:
uint8_t is_a_piece_lift(uint64_t current, uint64_t old) {
 8000b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000b54:	0005      	movs	r5, r0
 8000b56:	0016      	movs	r6, r2
 8000b58:	001f      	movs	r7, r3
 8000b5a:	2400      	movs	r4, #0
 8000b5c:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8000b5e:	0022      	movs	r2, r4
 8000b60:	0030      	movs	r0, r6
 8000b62:	0039      	movs	r1, r7
 8000b64:	f7ff fca8 	bl	80004b8 <bitmap_get_bit>
 8000b68:	2801      	cmp	r0, #1
 8000b6a:	d004      	beq.n	8000b76 <is_a_piece_lift+0x24>
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000b6c:	3401      	adds	r4, #1
 8000b6e:	2c40      	cmp	r4, #64	@ 0x40
 8000b70:	d1f5      	bne.n	8000b5e <is_a_piece_lift+0xc>
	return NO_INDEX_FOUND;
 8000b72:	20ff      	movs	r0, #255	@ 0xff
}
 8000b74:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8000b76:	0022      	movs	r2, r4
 8000b78:	0028      	movs	r0, r5
 8000b7a:	9901      	ldr	r1, [sp, #4]
 8000b7c:	f7ff fc9c 	bl	80004b8 <bitmap_get_bit>
 8000b80:	2800      	cmp	r0, #0
 8000b82:	d1f3      	bne.n	8000b6c <is_a_piece_lift+0x1a>
 8000b84:	b2e0      	uxtb	r0, r4
 8000b86:	e7f5      	b.n	8000b74 <is_a_piece_lift+0x22>

08000b88 <is_a_piece_placed>:
uint8_t is_a_piece_placed(uint64_t current, uint64_t old) {
 8000b88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000b8a:	0005      	movs	r5, r0
 8000b8c:	0016      	movs	r6, r2
 8000b8e:	001f      	movs	r7, r3
 8000b90:	2400      	movs	r4, #0
 8000b92:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8000b94:	0022      	movs	r2, r4
 8000b96:	0030      	movs	r0, r6
 8000b98:	0039      	movs	r1, r7
 8000b9a:	f7ff fc8d 	bl	80004b8 <bitmap_get_bit>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	d004      	beq.n	8000bac <is_a_piece_placed+0x24>
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000ba2:	3401      	adds	r4, #1
 8000ba4:	2c40      	cmp	r4, #64	@ 0x40
 8000ba6:	d1f5      	bne.n	8000b94 <is_a_piece_placed+0xc>
	return NO_INDEX_FOUND;
 8000ba8:	20ff      	movs	r0, #255	@ 0xff
}
 8000baa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8000bac:	0022      	movs	r2, r4
 8000bae:	0028      	movs	r0, r5
 8000bb0:	9901      	ldr	r1, [sp, #4]
 8000bb2:	f7ff fc81 	bl	80004b8 <bitmap_get_bit>
 8000bb6:	2801      	cmp	r0, #1
 8000bb8:	d1f3      	bne.n	8000ba2 <is_a_piece_placed+0x1a>
 8000bba:	b2e0      	uxtb	r0, r4
 8000bbc:	e7f5      	b.n	8000baa <is_a_piece_placed+0x22>
	...

08000bc0 <set_gpio_column>:
void set_gpio_column(uint8_t column) {
 8000bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bc2:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8000bc4:	2401      	movs	r4, #1
 8000bc6:	4d08      	ldr	r5, [pc, #32]	@ (8000be8 <set_gpio_column+0x28>)
 8000bc8:	4f08      	ldr	r7, [pc, #32]	@ (8000bec <set_gpio_column+0x2c>)
		if(column & mask) {
 8000bca:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000bcc:	69a8      	ldr	r0, [r5, #24]
 8000bce:	8ba9      	ldrh	r1, [r5, #28]
		if(column & mask) {
 8000bd0:	4032      	ands	r2, r6
 8000bd2:	4234      	tst	r4, r6
 8000bd4:	d000      	beq.n	8000bd8 <set_gpio_column+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000bd6:	2201      	movs	r2, #1
		mask *= 2;
 8000bd8:	0064      	lsls	r4, r4, #1
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8000bda:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8000bdc:	f000 ffc8 	bl	8001b70 <HAL_GPIO_WritePin>
		mask *= 2;
 8000be0:	b2e4      	uxtb	r4, r4
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8000be2:	42bd      	cmp	r5, r7
 8000be4:	d1f1      	bne.n	8000bca <set_gpio_column+0xa>
}
 8000be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000be8:	080048b4 	.word	0x080048b4
 8000bec:	080048cc 	.word	0x080048cc

08000bf0 <set_gpio_line>:
void set_gpio_line(uint8_t line) {
 8000bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bf2:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8000bf4:	2401      	movs	r4, #1
 8000bf6:	4d08      	ldr	r5, [pc, #32]	@ (8000c18 <set_gpio_line+0x28>)
 8000bf8:	4f08      	ldr	r7, [pc, #32]	@ (8000c1c <set_gpio_line+0x2c>)
		if(line & mask) {
 8000bfa:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000bfc:	6828      	ldr	r0, [r5, #0]
 8000bfe:	88a9      	ldrh	r1, [r5, #4]
		if(line & mask) {
 8000c00:	4032      	ands	r2, r6
 8000c02:	4234      	tst	r4, r6
 8000c04:	d000      	beq.n	8000c08 <set_gpio_line+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
		mask *= 2;
 8000c08:	0064      	lsls	r4, r4, #1
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8000c0a:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8000c0c:	f000 ffb0 	bl	8001b70 <HAL_GPIO_WritePin>
		mask *= 2;
 8000c10:	b2e4      	uxtb	r4, r4
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8000c12:	42bd      	cmp	r5, r7
 8000c14:	d1f1      	bne.n	8000bfa <set_gpio_line+0xa>
}
 8000c16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c18:	080048b4 	.word	0x080048b4
 8000c1c:	080048cc 	.word	0x080048cc

08000c20 <read_reed_value>:
uint8_t read_reed_value(Square square) {
 8000c20:	b513      	push	{r0, r1, r4, lr}
 8000c22:	ac01      	add	r4, sp, #4
 8000c24:	8020      	strh	r0, [r4, #0]
	set_gpio_column(square.column);
 8000c26:	b2c0      	uxtb	r0, r0
 8000c28:	f7ff ffca 	bl	8000bc0 <set_gpio_column>
	set_gpio_line(square.line);
 8000c2c:	7860      	ldrb	r0, [r4, #1]
 8000c2e:	f7ff ffdf 	bl	8000bf0 <set_gpio_line>
	return HAL_GPIO_ReadPin(gpio_pins[READ].port, gpio_pins[READ].pin);
 8000c32:	2101      	movs	r1, #1
 8000c34:	4801      	ldr	r0, [pc, #4]	@ (8000c3c <read_reed_value+0x1c>)
 8000c36:	f000 ff95 	bl	8001b64 <HAL_GPIO_ReadPin>
}
 8000c3a:	bd16      	pop	{r1, r2, r4, pc}
 8000c3c:	50000400 	.word	0x50000400

08000c40 <read_full_board>:
void read_full_board(uint64_t *board_bitmap) {
 8000c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c42:	0006      	movs	r6, r0
 8000c44:	2500      	movs	r5, #0
 8000c46:	b085      	sub	sp, #20
 8000c48:	2400      	movs	r4, #0
 8000c4a:	00eb      	lsls	r3, r5, #3
 8000c4c:	b2ef      	uxtb	r7, r5
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 8000c4e:	9301      	str	r3, [sp, #4]
			square.column = column;
 8000c50:	ab03      	add	r3, sp, #12
 8000c52:	701c      	strb	r4, [r3, #0]
			square.line = line;
 8000c54:	705f      	strb	r7, [r3, #1]
			if(read_reed_value(square)) {
 8000c56:	9803      	ldr	r0, [sp, #12]
 8000c58:	f7ff ffe2 	bl	8000c20 <read_reed_value>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8000c5c:	9b01      	ldr	r3, [sp, #4]
 8000c5e:	18e1      	adds	r1, r4, r3
			if(read_reed_value(square)) {
 8000c60:	2800      	cmp	r0, #0
 8000c62:	d00a      	beq.n	8000c7a <read_full_board+0x3a>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8000c64:	0030      	movs	r0, r6
 8000c66:	f7ff fc09 	bl	800047c <bitmap_set_bit>
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 8000c6a:	3401      	adds	r4, #1
 8000c6c:	2c08      	cmp	r4, #8
 8000c6e:	d1ef      	bne.n	8000c50 <read_full_board+0x10>
	for(uint8_t line = 0; line < BOARD_WIDTH; ++line) {
 8000c70:	3501      	adds	r5, #1
 8000c72:	2d08      	cmp	r5, #8
 8000c74:	d1e8      	bne.n	8000c48 <read_full_board+0x8>
}
 8000c76:	b005      	add	sp, #20
 8000c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
				bitmap_clear_bit(board_bitmap, line * BOARD_WIDTH + column);
 8000c7a:	0030      	movs	r0, r6
 8000c7c:	f7ff fc0d 	bl	800049a <bitmap_clear_bit>
 8000c80:	e7f3      	b.n	8000c6a <read_full_board+0x2a>
	...

08000c84 <init_palette>:
  for (int i = 0; i < COLOR_PANNEL_SIZE; i++) {
 8000c84:	2203      	movs	r2, #3
void init_palette() {
 8000c86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c88:	2702      	movs	r7, #2
  for (int i = 0; i < COLOR_PANNEL_SIZE; i++) {
 8000c8a:	2680      	movs	r6, #128	@ 0x80
void init_palette() {
 8000c8c:	2301      	movs	r3, #1
  for (int i = 0; i < COLOR_PANNEL_SIZE; i++) {
 8000c8e:	2000      	movs	r0, #0
 8000c90:	4694      	mov	ip, r2
 8000c92:	4c11      	ldr	r4, [pc, #68]	@ (8000cd8 <init_palette+0x54>)
 8000c94:	427f      	negs	r7, r7
 8000c96:	0076      	lsls	r6, r6, #1
    if (i < 85) {
 8000c98:	2854      	cmp	r0, #84	@ 0x54
 8000c9a:	dc0f      	bgt.n	8000cbc <init_palette+0x38>
      color_pannel[i].r = i * 3;
 8000c9c:	4661      	mov	r1, ip
 8000c9e:	2500      	movs	r5, #0
 8000ca0:	4341      	muls	r1, r0
 8000ca2:	425a      	negs	r2, r3
 8000ca4:	b2c9      	uxtb	r1, r1
      color_pannel[i].g = 255 - i * 3;
 8000ca6:	b2d2      	uxtb	r2, r2
  for (int i = 0; i < COLOR_PANNEL_SIZE; i++) {
 8000ca8:	3303      	adds	r3, #3
 8000caa:	3001      	adds	r0, #1
      color_pannel[i].r = i * 3;
 8000cac:	7021      	strb	r1, [r4, #0]
      color_pannel[i].g = 255 - i * 3;
 8000cae:	7062      	strb	r2, [r4, #1]
      color_pannel[i].b = 0;
 8000cb0:	70a5      	strb	r5, [r4, #2]
  for (int i = 0; i < COLOR_PANNEL_SIZE; i++) {
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	3403      	adds	r4, #3
 8000cb6:	42b0      	cmp	r0, r6
 8000cb8:	d1ee      	bne.n	8000c98 <init_palette+0x14>
}
 8000cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    } else if (i < 170) {
 8000cbc:	28a9      	cmp	r0, #169	@ 0xa9
 8000cbe:	dc04      	bgt.n	8000cca <init_palette+0x46>
      color_pannel[i].r = 255 - j * 3;
 8000cc0:	43d9      	mvns	r1, r3
 8000cc2:	001d      	movs	r5, r3
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	b2c9      	uxtb	r1, r1
      color_pannel[i].b = j * 3;
 8000cc8:	e7ee      	b.n	8000ca8 <init_palette+0x24>
      color_pannel[i].g = j * 3;
 8000cca:	1c5a      	adds	r2, r3, #1
 8000ccc:	1afd      	subs	r5, r7, r3
 8000cce:	2100      	movs	r1, #0
 8000cd0:	b2d2      	uxtb	r2, r2
      color_pannel[i].b = 255 - j * 3;
 8000cd2:	b2ed      	uxtb	r5, r5
 8000cd4:	e7e8      	b.n	8000ca8 <init_palette+0x24>
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	20000289 	.word	0x20000289

08000cdc <generate_frame>:
void generate_frame(uint8_t frame, Color colors[]) {
 8000cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (uint8_t y = 0; y < BOARD_WIDTH; ++y) {
 8000cde:	2500      	movs	r5, #0
      Color color = {color_pannel[color_index].r, color_pannel[color_index].g, color_pannel[color_index].b};
 8000ce0:	2703      	movs	r7, #3
void generate_frame(uint8_t frame, Color colors[]) {
 8000ce2:	b087      	sub	sp, #28
      color_index = (x * x + y * y + frame * BOARD_WIDTH) & 0xFF;
 8000ce4:	00c0      	lsls	r0, r0, #3
void generate_frame(uint8_t frame, Color colors[]) {
 8000ce6:	9103      	str	r1, [sp, #12]
      color_index = (x * x + y * y + frame * BOARD_WIDTH) & 0xFF;
 8000ce8:	b2c6      	uxtb	r6, r0
 8000cea:	002b      	movs	r3, r5
    for (uint8_t x = 0; x < BOARD_HEIGHT; ++x) {
 8000cec:	2400      	movs	r4, #0
      color_index = (x * x + y * y + frame * BOARD_WIDTH) & 0xFF;
 8000cee:	436b      	muls	r3, r5
 8000cf0:	18f3      	adds	r3, r6, r3
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	9302      	str	r3, [sp, #8]
 8000cf6:	00eb      	lsls	r3, r5, #3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	9301      	str	r3, [sp, #4]
 8000cfc:	0023      	movs	r3, r4
 8000cfe:	4363      	muls	r3, r4
 8000d00:	9a02      	ldr	r2, [sp, #8]
      Color color = {color_pannel[color_index].r, color_pannel[color_index].g, color_pannel[color_index].b};
 8000d02:	4910      	ldr	r1, [pc, #64]	@ (8000d44 <generate_frame+0x68>)
      color_index = (x * x + y * y + frame * BOARD_WIDTH) & 0xFF;
 8000d04:	18d3      	adds	r3, r2, r3
      Color color = {color_pannel[color_index].r, color_pannel[color_index].g, color_pannel[color_index].b};
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	437b      	muls	r3, r7
 8000d0a:	5c58      	ldrb	r0, [r3, r1]
 8000d0c:	18cb      	adds	r3, r1, r3
 8000d0e:	7859      	ldrb	r1, [r3, #1]
 8000d10:	789b      	ldrb	r3, [r3, #2]
 8000d12:	aa05      	add	r2, sp, #20
 8000d14:	7093      	strb	r3, [r2, #2]
      led_set(convert_reed_index_to_led_index(y * BOARD_WIDTH + x), color, colors, settings.grid_brightness);
 8000d16:	9b01      	ldr	r3, [sp, #4]
      Color color = {color_pannel[color_index].r, color_pannel[color_index].g, color_pannel[color_index].b};
 8000d18:	7010      	strb	r0, [r2, #0]
      led_set(convert_reed_index_to_led_index(y * BOARD_WIDTH + x), color, colors, settings.grid_brightness);
 8000d1a:	1918      	adds	r0, r3, r4
 8000d1c:	b2c0      	uxtb	r0, r0
      Color color = {color_pannel[color_index].r, color_pannel[color_index].g, color_pannel[color_index].b};
 8000d1e:	7051      	strb	r1, [r2, #1]
      led_set(convert_reed_index_to_led_index(y * BOARD_WIDTH + x), color, colors, settings.grid_brightness);
 8000d20:	f7ff fc0f 	bl	8000542 <convert_reed_index_to_led_index>
 8000d24:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <generate_frame+0x6c>)
    for (uint8_t x = 0; x < BOARD_HEIGHT; ++x) {
 8000d26:	3401      	adds	r4, #1
      led_set(convert_reed_index_to_led_index(y * BOARD_WIDTH + x), color, colors, settings.grid_brightness);
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	9a03      	ldr	r2, [sp, #12]
 8000d2c:	9905      	ldr	r1, [sp, #20]
    for (uint8_t x = 0; x < BOARD_HEIGHT; ++x) {
 8000d2e:	b2e4      	uxtb	r4, r4
      led_set(convert_reed_index_to_led_index(y * BOARD_WIDTH + x), color, colors, settings.grid_brightness);
 8000d30:	f000 fada 	bl	80012e8 <led_set>
    for (uint8_t x = 0; x < BOARD_HEIGHT; ++x) {
 8000d34:	2c08      	cmp	r4, #8
 8000d36:	d1e1      	bne.n	8000cfc <generate_frame+0x20>
	for (uint8_t y = 0; y < BOARD_WIDTH; ++y) {
 8000d38:	3501      	adds	r5, #1
 8000d3a:	b2ed      	uxtb	r5, r5
 8000d3c:	2d08      	cmp	r5, #8
 8000d3e:	d1d4      	bne.n	8000cea <generate_frame+0xe>
}
 8000d40:	b007      	add	sp, #28
 8000d42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d44:	20000289 	.word	0x20000289
 8000d48:	20000000 	.word	0x20000000

08000d4c <led_show_grid>:
	Color white  = {255, 255, 255};
 8000d4c:	2301      	movs	r3, #1
void led_show_grid(Color colors[]) {
 8000d4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000d50:	0006      	movs	r6, r0
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d52:	2400      	movs	r4, #0
	Color white  = {255, 255, 255};
 8000d54:	af01      	add	r7, sp, #4
 8000d56:	425b      	negs	r3, r3
 8000d58:	803b      	strh	r3, [r7, #0]
 8000d5a:	70bb      	strb	r3, [r7, #2]
		led_set(index, white, colors, settings.grid_brightness);
 8000d5c:	4d0e      	ldr	r5, [pc, #56]	@ (8000d98 <led_show_grid+0x4c>)
 8000d5e:	0020      	movs	r0, r4
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d60:	3402      	adds	r4, #2
		led_set(index, white, colors, settings.grid_brightness);
 8000d62:	0032      	movs	r2, r6
 8000d64:	782b      	ldrb	r3, [r5, #0]
 8000d66:	6839      	ldr	r1, [r7, #0]
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d68:	b2e4      	uxtb	r4, r4
		led_set(index, white, colors, settings.grid_brightness);
 8000d6a:	f000 fabd 	bl	80012e8 <led_set>
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d6e:	2c40      	cmp	r4, #64	@ 0x40
 8000d70:	d1f4      	bne.n	8000d5c <led_show_grid+0x10>
	for(uint8_t index = 1; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d72:	3c3f      	subs	r4, #63	@ 0x3f
		led_set(index, settings.board_theme, colors, settings.grid_brightness);
 8000d74:	78ea      	ldrb	r2, [r5, #3]
 8000d76:	78a9      	ldrb	r1, [r5, #2]
 8000d78:	0212      	lsls	r2, r2, #8
 8000d7a:	430a      	orrs	r2, r1
 8000d7c:	7929      	ldrb	r1, [r5, #4]
 8000d7e:	0020      	movs	r0, r4
 8000d80:	0409      	lsls	r1, r1, #16
	for(uint8_t index = 1; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d82:	3402      	adds	r4, #2
		led_set(index, settings.board_theme, colors, settings.grid_brightness);
 8000d84:	4311      	orrs	r1, r2
 8000d86:	782b      	ldrb	r3, [r5, #0]
 8000d88:	0032      	movs	r2, r6
	for(uint8_t index = 1; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d8a:	b2e4      	uxtb	r4, r4
		led_set(index, settings.board_theme, colors, settings.grid_brightness);
 8000d8c:	f000 faac 	bl	80012e8 <led_set>
	for(uint8_t index = 1; index < BOARD_WIDTH * BOARD_HEIGHT; index+=2) {
 8000d90:	2c41      	cmp	r4, #65	@ 0x41
 8000d92:	d1ef      	bne.n	8000d74 <led_show_grid+0x28>
}
 8000d94:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	20000000 	.word	0x20000000

08000d9c <led_show_win>:
void led_show_win(Color colors[], uint8_t side) {
 8000d9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Color white_side_color = {side ? 0 : 255, side ? 255 : 0, 0};
 8000d9e:	000b      	movs	r3, r1
void led_show_win(Color colors[], uint8_t side) {
 8000da0:	0005      	movs	r5, r0
	Color white_side_color = {side ? 0 : 255, side ? 255 : 0, 0};
 8000da2:	22ff      	movs	r2, #255	@ 0xff
 8000da4:	2900      	cmp	r1, #0
 8000da6:	d001      	beq.n	8000dac <led_show_win+0x10>
 8000da8:	2200      	movs	r2, #0
 8000daa:	23ff      	movs	r3, #255	@ 0xff
 8000dac:	4668      	mov	r0, sp
 8000dae:	7043      	strb	r3, [r0, #1]
 8000db0:	2300      	movs	r3, #0
 8000db2:	7002      	strb	r2, [r0, #0]
 8000db4:	7083      	strb	r3, [r0, #2]
	Color black_side_color = {side == 0 ? 0 : 255, side == 0? 255 : 0, 0};
 8000db6:	4299      	cmp	r1, r3
 8000db8:	d11b      	bne.n	8000df2 <led_show_win+0x56>
 8000dba:	33ff      	adds	r3, #255	@ 0xff
 8000dbc:	2400      	movs	r4, #0
 8000dbe:	ae01      	add	r6, sp, #4
 8000dc0:	7031      	strb	r1, [r6, #0]
 8000dc2:	7073      	strb	r3, [r6, #1]
 8000dc4:	70b4      	strb	r4, [r6, #2]
		led_set(index, white_side_color, colors, settings.grid_brightness);
 8000dc6:	4f0c      	ldr	r7, [pc, #48]	@ (8000df8 <led_show_win+0x5c>)
 8000dc8:	0020      	movs	r0, r4
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT / 2; ++index) {
 8000dca:	3401      	adds	r4, #1
		led_set(index, white_side_color, colors, settings.grid_brightness);
 8000dcc:	002a      	movs	r2, r5
 8000dce:	783b      	ldrb	r3, [r7, #0]
 8000dd0:	9900      	ldr	r1, [sp, #0]
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT / 2; ++index) {
 8000dd2:	b2e4      	uxtb	r4, r4
		led_set(index, white_side_color, colors, settings.grid_brightness);
 8000dd4:	f000 fa88 	bl	80012e8 <led_set>
	for(uint8_t index = 0; index < BOARD_WIDTH * BOARD_HEIGHT / 2; ++index) {
 8000dd8:	2c20      	cmp	r4, #32
 8000dda:	d1f4      	bne.n	8000dc6 <led_show_win+0x2a>
		led_set(index, black_side_color, colors, settings.grid_brightness);
 8000ddc:	0020      	movs	r0, r4
	for(uint8_t index = BOARD_WIDTH * BOARD_HEIGHT / 2; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000dde:	3401      	adds	r4, #1
		led_set(index, black_side_color, colors, settings.grid_brightness);
 8000de0:	002a      	movs	r2, r5
 8000de2:	783b      	ldrb	r3, [r7, #0]
 8000de4:	6831      	ldr	r1, [r6, #0]
	for(uint8_t index = BOARD_WIDTH * BOARD_HEIGHT / 2; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000de6:	b2e4      	uxtb	r4, r4
		led_set(index, black_side_color, colors, settings.grid_brightness);
 8000de8:	f000 fa7e 	bl	80012e8 <led_set>
	for(uint8_t index = BOARD_WIDTH * BOARD_HEIGHT / 2; index < BOARD_WIDTH * BOARD_HEIGHT; ++index) {
 8000dec:	2c40      	cmp	r4, #64	@ 0x40
 8000dee:	d1f5      	bne.n	8000ddc <led_show_win+0x40>
}
 8000df0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	Color black_side_color = {side == 0 ? 0 : 255, side == 0? 255 : 0, 0};
 8000df2:	21ff      	movs	r1, #255	@ 0xff
 8000df4:	e7e2      	b.n	8000dbc <led_show_win+0x20>
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	20000000 	.word	0x20000000

08000dfc <led_show_draw>:
	Color white = {255, 255, 255};
 8000dfc:	2301      	movs	r3, #1
void led_show_draw(Color colors[]) {
 8000dfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Color white = {255, 255, 255};
 8000e00:	425b      	negs	r3, r3
 8000e02:	ae01      	add	r6, sp, #4
void led_show_draw(Color colors[]) {
 8000e04:	0005      	movs	r5, r0
	Color white = {255, 255, 255};
 8000e06:	8033      	strh	r3, [r6, #0]
 8000e08:	70b3      	strb	r3, [r6, #2]
	for(uint8_t index = 16; index < 24; ++index) {
 8000e0a:	2410      	movs	r4, #16
	leds_clear(colors);
 8000e0c:	f000 fa62 	bl	80012d4 <leds_clear>
		led_set(index, white, colors, settings.grid_brightness);
 8000e10:	4f0b      	ldr	r7, [pc, #44]	@ (8000e40 <led_show_draw+0x44>)
 8000e12:	0020      	movs	r0, r4
	for(uint8_t index = 16; index < 24; ++index) {
 8000e14:	3401      	adds	r4, #1
		led_set(index, white, colors, settings.grid_brightness);
 8000e16:	002a      	movs	r2, r5
 8000e18:	783b      	ldrb	r3, [r7, #0]
 8000e1a:	6831      	ldr	r1, [r6, #0]
	for(uint8_t index = 16; index < 24; ++index) {
 8000e1c:	b2e4      	uxtb	r4, r4
		led_set(index, white, colors, settings.grid_brightness);
 8000e1e:	f000 fa63 	bl	80012e8 <led_set>
	for(uint8_t index = 16; index < 24; ++index) {
 8000e22:	2c18      	cmp	r4, #24
 8000e24:	d1f4      	bne.n	8000e10 <led_show_draw+0x14>
	for(uint8_t index = 40; index < 48; ++index) {
 8000e26:	3410      	adds	r4, #16
		led_set(index, white, colors, settings.grid_brightness);
 8000e28:	0020      	movs	r0, r4
	for(uint8_t index = 40; index < 48; ++index) {
 8000e2a:	3401      	adds	r4, #1
		led_set(index, white, colors, settings.grid_brightness);
 8000e2c:	002a      	movs	r2, r5
 8000e2e:	783b      	ldrb	r3, [r7, #0]
 8000e30:	6831      	ldr	r1, [r6, #0]
	for(uint8_t index = 40; index < 48; ++index) {
 8000e32:	b2e4      	uxtb	r4, r4
		led_set(index, white, colors, settings.grid_brightness);
 8000e34:	f000 fa58 	bl	80012e8 <led_set>
	for(uint8_t index = 40; index < 48; ++index) {
 8000e38:	2c30      	cmp	r4, #48	@ 0x30
 8000e3a:	d1f5      	bne.n	8000e28 <led_show_draw+0x2c>
}
 8000e3c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	20000000 	.word	0x20000000

08000e44 <main>:
{
 8000e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e46:	4cd0      	ldr	r4, [pc, #832]	@ (8001188 <main+0x344>)
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000e48:	2100      	movs	r1, #0
{
 8000e4a:	44a5      	add	sp, r4
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8000e4c:	4acf      	ldr	r2, [pc, #828]	@ (800118c <main+0x348>)
 8000e4e:	a88b      	add	r0, sp, #556	@ 0x22c
 8000e50:	f003 f826 	bl	8003ea0 <memset>
	Color     colors[LED_NUMBER] = {0};
 8000e54:	22c0      	movs	r2, #192	@ 0xc0
 8000e56:	2100      	movs	r1, #0
 8000e58:	a85b      	add	r0, sp, #364	@ 0x16c
 8000e5a:	f003 f821 	bl	8003ea0 <memset>
  uint64_t  board_bitmap = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	2702      	movs	r7, #2
  uint64_t  board_bitmap = 0;
 8000e64:	9206      	str	r2, [sp, #24]
 8000e66:	9307      	str	r3, [sp, #28]
  char uart_tx_buffer[MAX_COMMAND_SIZE] = {0};
 8000e68:	2100      	movs	r1, #0
 8000e6a:	3240      	adds	r2, #64	@ 0x40
 8000e6c:	a814      	add	r0, sp, #80	@ 0x50
 8000e6e:	f003 f817 	bl	8003ea0 <memset>
  HAL_Init();
 8000e72:	f000 fb99 	bl	80015a8 <HAL_Init>
  SystemClock_Config();
 8000e76:	f7ff fdd9 	bl	8000a2c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7a:	2214      	movs	r2, #20
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	a834      	add	r0, sp, #208	@ 0xd0
 8000e80:	f003 f80e 	bl	8003ea0 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e84:	2204      	movs	r2, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e86:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e88:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8a:	4dc1      	ldr	r5, [pc, #772]	@ (8001190 <main+0x34c>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e8c:	48c1      	ldr	r0, [pc, #772]	@ (8001194 <main+0x350>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e8e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000e90:	0209      	lsls	r1, r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e92:	433b      	orrs	r3, r7
 8000e94:	636b      	str	r3, [r5, #52]	@ 0x34
 8000e96:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e98:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e9a:	403b      	ands	r3, r7
 8000e9c:	9303      	str	r3, [sp, #12]
 8000e9e:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea0:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	636b      	str	r3, [r5, #52]	@ 0x34
 8000ea6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000ea8:	4013      	ands	r3, r2
 8000eaa:	9304      	str	r3, [sp, #16]
 8000eac:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eae:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000eb0:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb2:	4333      	orrs	r3, r6
 8000eb4:	636b      	str	r3, [r5, #52]	@ 0x34
 8000eb6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000eb8:	4033      	ands	r3, r6
 8000eba:	9305      	str	r3, [sp, #20]
 8000ebc:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8000ebe:	f000 fe57 	bl	8001b70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000ec2:	20a0      	movs	r0, #160	@ 0xa0
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	49b4      	ldr	r1, [pc, #720]	@ (8001198 <main+0x354>)
 8000ec8:	05c0      	lsls	r0, r0, #23
 8000eca:	f000 fe51 	bl	8001b70 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ece:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed0:	48b2      	ldr	r0, [pc, #712]	@ (800119c <main+0x358>)
 8000ed2:	a934      	add	r1, sp, #208	@ 0xd0
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ed4:	9334      	str	r3, [sp, #208]	@ 0xd0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed6:	9435      	str	r4, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed8:	9436      	str	r4, [sp, #216]	@ 0xd8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eda:	f000 fd91 	bl	8001a00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ede:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee0:	48ac      	ldr	r0, [pc, #688]	@ (8001194 <main+0x350>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ee2:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ee4:	a934      	add	r1, sp, #208	@ 0xd0
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ee6:	9334      	str	r3, [sp, #208]	@ 0xd0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee8:	9635      	str	r6, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	9436      	str	r4, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	9437      	str	r4, [sp, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eee:	f000 fd87 	bl	8001a00 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef2:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000ef4:	4ba8      	ldr	r3, [pc, #672]	@ (8001198 <main+0x354>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef6:	a934      	add	r1, sp, #208	@ 0xd0
 8000ef8:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8000efa:	9334      	str	r3, [sp, #208]	@ 0xd0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	9635      	str	r6, [sp, #212]	@ 0xd4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	9436      	str	r4, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	9437      	str	r4, [sp, #220]	@ 0xdc
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f000 fd7d 	bl	8001a00 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f06:	48a5      	ldr	r0, [pc, #660]	@ (800119c <main+0x358>)
 8000f08:	a934      	add	r1, sp, #208	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000f0a:	9736      	str	r7, [sp, #216]	@ 0xd8
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f0c:	9634      	str	r6, [sp, #208]	@ 0xd0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f0e:	9435      	str	r4, [sp, #212]	@ 0xd4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f10:	f000 fd76 	bl	8001a00 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f14:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f16:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f18:	4333      	orrs	r3, r6
 8000f1a:	63ab      	str	r3, [r5, #56]	@ 0x38
 8000f1c:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f1e:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f20:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f22:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f24:	9302      	str	r3, [sp, #8]
 8000f26:	9b02      	ldr	r3, [sp, #8]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f28:	f000 fb76 	bl	8001618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f2c:	2009      	movs	r0, #9
 8000f2e:	f000 fb9d 	bl	800166c <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 8000f32:	4d9b      	ldr	r5, [pc, #620]	@ (80011a0 <main+0x35c>)
 8000f34:	4b9b      	ldr	r3, [pc, #620]	@ (80011a4 <main+0x360>)
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f36:	0028      	movs	r0, r5
  huart2.Instance = USART2;
 8000f38:	602b      	str	r3, [r5, #0]
  huart2.Init.BaudRate = 115200;
 8000f3a:	23e1      	movs	r3, #225	@ 0xe1
 8000f3c:	025b      	lsls	r3, r3, #9
 8000f3e:	606b      	str	r3, [r5, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f40:	230c      	movs	r3, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f42:	60ac      	str	r4, [r5, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f44:	60ec      	str	r4, [r5, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f46:	612c      	str	r4, [r5, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f48:	616b      	str	r3, [r5, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f4a:	61ac      	str	r4, [r5, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f4c:	61ec      	str	r4, [r5, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f4e:	622c      	str	r4, [r5, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f50:	626c      	str	r4, [r5, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f52:	62ac      	str	r4, [r5, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f54:	f002 fd94 	bl	8003a80 <HAL_UART_Init>
 8000f58:	0007      	movs	r7, r0
 8000f5a:	42a0      	cmp	r0, r4
 8000f5c:	d001      	beq.n	8000f62 <main+0x11e>
 8000f5e:	b672      	cpsid	i
  while (1)
 8000f60:	e7fe      	b.n	8000f60 <main+0x11c>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f62:	0001      	movs	r1, r0
 8000f64:	221c      	movs	r2, #28
 8000f66:	a824      	add	r0, sp, #144	@ 0x90
 8000f68:	f002 ff9a 	bl	8003ea0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f6c:	2234      	movs	r2, #52	@ 0x34
 8000f6e:	0039      	movs	r1, r7
 8000f70:	a834      	add	r0, sp, #208	@ 0xd0
 8000f72:	f002 ff95 	bl	8003ea0 <memset>
  htim17.Instance = TIM17;
 8000f76:	4c8c      	ldr	r4, [pc, #560]	@ (80011a8 <main+0x364>)
 8000f78:	4b8c      	ldr	r3, [pc, #560]	@ (80011ac <main+0x368>)
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000f7a:	0020      	movs	r0, r4
  htim17.Instance = TIM17;
 8000f7c:	6023      	str	r3, [r4, #0]
  htim17.Init.Period = 39;
 8000f7e:	2327      	movs	r3, #39	@ 0x27
  htim17.Init.Prescaler = 0;
 8000f80:	6067      	str	r7, [r4, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f82:	60a7      	str	r7, [r4, #8]
  htim17.Init.Period = 39;
 8000f84:	60e3      	str	r3, [r4, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f86:	6127      	str	r7, [r4, #16]
  htim17.Init.RepetitionCounter = 0;
 8000f88:	6167      	str	r7, [r4, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f8a:	61a7      	str	r7, [r4, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000f8c:	f001 fbca 	bl	8002724 <HAL_TIM_Base_Init>
 8000f90:	2800      	cmp	r0, #0
 8000f92:	d001      	beq.n	8000f98 <main+0x154>
 8000f94:	b672      	cpsid	i
  while (1)
 8000f96:	e7fe      	b.n	8000f96 <main+0x152>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000f98:	0020      	movs	r0, r4
 8000f9a:	f001 fbed 	bl	8002778 <HAL_TIM_PWM_Init>
 8000f9e:	1e02      	subs	r2, r0, #0
 8000fa0:	d001      	beq.n	8000fa6 <main+0x162>
 8000fa2:	b672      	cpsid	i
  while (1)
 8000fa4:	e7fe      	b.n	8000fa4 <main+0x160>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa6:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8000fa8:	9025      	str	r0, [sp, #148]	@ 0x94
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000faa:	9026      	str	r0, [sp, #152]	@ 0x98
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fac:	9027      	str	r0, [sp, #156]	@ 0x9c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fae:	9028      	str	r0, [sp, #160]	@ 0xa0
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fb0:	9029      	str	r0, [sp, #164]	@ 0xa4
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fb2:	902a      	str	r0, [sp, #168]	@ 0xa8
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fb4:	a924      	add	r1, sp, #144	@ 0x90
 8000fb6:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fb8:	9324      	str	r3, [sp, #144]	@ 0x90
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fba:	f001 fc43 	bl	8002844 <HAL_TIM_PWM_ConfigChannel>
 8000fbe:	2800      	cmp	r0, #0
 8000fc0:	d001      	beq.n	8000fc6 <main+0x182>
 8000fc2:	b672      	cpsid	i
  while (1)
 8000fc4:	e7fe      	b.n	8000fc4 <main+0x180>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fc6:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000fc8:	9034      	str	r0, [sp, #208]	@ 0xd0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000fca:	9035      	str	r0, [sp, #212]	@ 0xd4
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000fcc:	9036      	str	r0, [sp, #216]	@ 0xd8
  sBreakDeadTimeConfig.DeadTime = 0;
 8000fce:	9037      	str	r0, [sp, #220]	@ 0xdc
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000fd0:	9038      	str	r0, [sp, #224]	@ 0xe0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fd2:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000fd4:	903a      	str	r0, [sp, #232]	@ 0xe8
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000fd6:	9040      	str	r0, [sp, #256]	@ 0x100
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000fd8:	a934      	add	r1, sp, #208	@ 0xd0
 8000fda:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000fdc:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000fde:	f001 fe37 	bl	8002c50 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fe2:	1e07      	subs	r7, r0, #0
 8000fe4:	d001      	beq.n	8000fea <main+0x1a6>
 8000fe6:	b672      	cpsid	i
  while (1)
 8000fe8:	e7fe      	b.n	8000fe8 <main+0x1a4>
  HAL_TIM_MspPostInit(&htim17);
 8000fea:	0020      	movs	r0, r4
 8000fec:	f000 f9ec 	bl	80013c8 <HAL_TIM_MspPostInit>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000ff0:	0032      	movs	r2, r6
 8000ff2:	0028      	movs	r0, r5
 8000ff4:	496e      	ldr	r1, [pc, #440]	@ (80011b0 <main+0x36c>)
 8000ff6:	f002 fe11 	bl	8003c1c <HAL_UART_Receive_IT>
  uart_fifo_init(&uart_fifo);
 8000ffa:	486e      	ldr	r0, [pc, #440]	@ (80011b4 <main+0x370>)
 8000ffc:	f7ff fc9c 	bl	8000938 <uart_fifo_init>
  	switch(game_state) {
 8001000:	2f03      	cmp	r7, #3
 8001002:	d843      	bhi.n	800108c <main+0x248>
 8001004:	0038      	movs	r0, r7
 8001006:	f7ff f8a1 	bl	800014c <__gnu_thumb1_case_uhi>
 800100a:	0004      	.short	0x0004
 800100c:	004c001d 	.word	0x004c001d
 8001010:	0128      	.short	0x0128
  	  	init_palette();
 8001012:	f7ff fe37 	bl	8000c84 <init_palette>
  	  		generate_frame(frame, colors);
 8001016:	0038      	movs	r0, r7
 8001018:	a95b      	add	r1, sp, #364	@ 0x16c
 800101a:	f7ff fe5f 	bl	8000cdc <generate_frame>
  	  		led_update_buffer(pwm_data, colors);
 800101e:	a95b      	add	r1, sp, #364	@ 0x16c
 8001020:	a88b      	add	r0, sp, #556	@ 0x22c
 8001022:	f000 f931 	bl	8001288 <led_update_buffer>
  	  	for(uint8_t frame = 0; frame < 255; ++frame) {
 8001026:	3701      	adds	r7, #1
					HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8001028:	a88b      	add	r0, sp, #556	@ 0x22c
 800102a:	f7ff fd39 	bl	8000aa0 <HAL_TIM_PWM_Send_To_DMA>
  	  	for(uint8_t frame = 0; frame < 255; ++frame) {
 800102e:	b2ff      	uxtb	r7, r7
  	  		HAL_Delay(20);
 8001030:	2014      	movs	r0, #20
 8001032:	f000 fadf 	bl	80015f4 <HAL_Delay>
  	  	for(uint8_t frame = 0; frame < 255; ++frame) {
 8001036:	2fff      	cmp	r7, #255	@ 0xff
 8001038:	d1ed      	bne.n	8001016 <main+0x1d2>
				leds_clear(colors);
 800103a:	a85b      	add	r0, sp, #364	@ 0x16c
 800103c:	f000 f94a 	bl	80012d4 <leds_clear>
  	  	game_state = INIT_BOARD;
 8001040:	0037      	movs	r7, r6
 8001042:	e023      	b.n	800108c <main+0x248>
				read_full_board(&board_bitmap);
 8001044:	a806      	add	r0, sp, #24
 8001046:	f7ff fdfb 	bl	8000c40 <read_full_board>
				status = is_board_at_init_setup(board_bitmap);
 800104a:	9806      	ldr	r0, [sp, #24]
 800104c:	9907      	ldr	r1, [sp, #28]
 800104e:	f7ff fd63 	bl	8000b18 <is_board_at_init_setup>
 8001052:	2400      	movs	r4, #0
						Color new_color = {255, 0, 0};
 8001054:	27ff      	movs	r7, #255	@ 0xff
					uint8_t led_index = convert_reed_index_to_led_index(i);
 8001056:	b2e0      	uxtb	r0, r4
 8001058:	f7ff fa73 	bl	8000542 <convert_reed_index_to_led_index>
					if(bitmap_get_bit(board_bitmap, i)) {
 800105c:	0022      	movs	r2, r4
					uint8_t led_index = convert_reed_index_to_led_index(i);
 800105e:	0005      	movs	r5, r0
					if(bitmap_get_bit(board_bitmap, i)) {
 8001060:	9806      	ldr	r0, [sp, #24]
 8001062:	9907      	ldr	r1, [sp, #28]
 8001064:	f7ff fa28 	bl	80004b8 <bitmap_get_bit>
 8001068:	ab08      	add	r3, sp, #32
 800106a:	2800      	cmp	r0, #0
 800106c:	d016      	beq.n	800109c <main+0x258>
						Color new_color = {0, 255, 0};
 800106e:	4a52      	ldr	r2, [pc, #328]	@ (80011b8 <main+0x374>)
 8001070:	801a      	strh	r2, [r3, #0]
 8001072:	2200      	movs	r2, #0
 8001074:	709a      	strb	r2, [r3, #2]
						led_set(led_index, new_color, colors, settings.grid_brightness);
 8001076:	4b51      	ldr	r3, [pc, #324]	@ (80011bc <main+0x378>)
 8001078:	0028      	movs	r0, r5
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	9908      	ldr	r1, [sp, #32]
 800107e:	aa5b      	add	r2, sp, #364	@ 0x16c
				for(uint8_t i = 0; i < LED_NUMBER; ++i){
 8001080:	3401      	adds	r4, #1
						led_set(led_index, new_color, colors, settings.grid_brightness);
 8001082:	f000 f931 	bl	80012e8 <led_set>
				for(uint8_t i = 0; i < LED_NUMBER; ++i){
 8001086:	2c40      	cmp	r4, #64	@ 0x40
 8001088:	d1e5      	bne.n	8001056 <main+0x212>
				game_state = IN_GAME;
 800108a:	2702      	movs	r7, #2
  	led_update_buffer(pwm_data, colors);
 800108c:	a88b      	add	r0, sp, #556	@ 0x22c
 800108e:	a95b      	add	r1, sp, #364	@ 0x16c
 8001090:	f000 f8fa 	bl	8001288 <led_update_buffer>
		HAL_TIM_PWM_Send_To_DMA(pwm_data);
 8001094:	a88b      	add	r0, sp, #556	@ 0x22c
 8001096:	f7ff fd03 	bl	8000aa0 <HAL_TIM_PWM_Send_To_DMA>
  	switch(game_state) {
 800109a:	e7b1      	b.n	8001000 <main+0x1bc>
						Color new_color = {255, 0, 0};
 800109c:	801f      	strh	r7, [r3, #0]
 800109e:	7098      	strb	r0, [r3, #2]
 80010a0:	e7e9      	b.n	8001076 <main+0x232>
				read_full_board(&board_bitmap);
 80010a2:	a806      	add	r0, sp, #24
  			old_board_bitmap = board_bitmap;
 80010a4:	9c06      	ldr	r4, [sp, #24]
 80010a6:	9d07      	ldr	r5, [sp, #28]
				read_full_board(&board_bitmap);
 80010a8:	f7ff fdca 	bl	8000c40 <read_full_board>
				lift_or_place_index = is_a_piece_lift(board_bitmap, old_board_bitmap);
 80010ac:	9806      	ldr	r0, [sp, #24]
 80010ae:	9907      	ldr	r1, [sp, #28]
 80010b0:	0022      	movs	r2, r4
 80010b2:	002b      	movs	r3, r5
 80010b4:	f7ff fd4d 	bl	8000b52 <is_a_piece_lift>
 80010b8:	9001      	str	r0, [sp, #4]
				if(lift_or_place_index != NO_INDEX_FOUND) {
 80010ba:	28ff      	cmp	r0, #255	@ 0xff
 80010bc:	d011      	beq.n	80010e2 <main+0x29e>
					cb_fmt_evt_lift(uart_tx_buffer, 64, lift_or_place_index, HAL_GetTick());
 80010be:	f000 fa93 	bl	80015e8 <HAL_GetTick>
 80010c2:	2140      	movs	r1, #64	@ 0x40
 80010c4:	0003      	movs	r3, r0
 80010c6:	9a01      	ldr	r2, [sp, #4]
 80010c8:	a814      	add	r0, sp, #80	@ 0x50
 80010ca:	f7ff fc0d 	bl	80008e8 <cb_fmt_evt_lift>
					HAL_UART_Transmit(&huart2, (uint8_t*)uart_tx_buffer, strlen(uart_tx_buffer), HAL_MAX_DELAY);
 80010ce:	a814      	add	r0, sp, #80	@ 0x50
 80010d0:	f7ff f820 	bl	8000114 <strlen>
 80010d4:	2301      	movs	r3, #1
 80010d6:	b282      	uxth	r2, r0
 80010d8:	425b      	negs	r3, r3
 80010da:	4831      	ldr	r0, [pc, #196]	@ (80011a0 <main+0x35c>)
 80010dc:	a914      	add	r1, sp, #80	@ 0x50
 80010de:	f002 fc00 	bl	80038e2 <HAL_UART_Transmit>
				lift_or_place_index = is_a_piece_placed(board_bitmap, old_board_bitmap);
 80010e2:	9806      	ldr	r0, [sp, #24]
 80010e4:	9907      	ldr	r1, [sp, #28]
 80010e6:	0022      	movs	r2, r4
 80010e8:	002b      	movs	r3, r5
 80010ea:	f7ff fd4d 	bl	8000b88 <is_a_piece_placed>
 80010ee:	0004      	movs	r4, r0
				if(lift_or_place_index != NO_INDEX_FOUND) {
 80010f0:	28ff      	cmp	r0, #255	@ 0xff
 80010f2:	d014      	beq.n	800111e <main+0x2da>
					led_show_grid(colors);
 80010f4:	a85b      	add	r0, sp, #364	@ 0x16c
 80010f6:	f7ff fe29 	bl	8000d4c <led_show_grid>
					cb_fmt_evt_place(uart_tx_buffer, 64, lift_or_place_index, HAL_GetTick());
 80010fa:	f000 fa75 	bl	80015e8 <HAL_GetTick>
 80010fe:	0022      	movs	r2, r4
 8001100:	0003      	movs	r3, r0
 8001102:	2140      	movs	r1, #64	@ 0x40
 8001104:	a814      	add	r0, sp, #80	@ 0x50
 8001106:	f7ff fc03 	bl	8000910 <cb_fmt_evt_place>
					HAL_UART_Transmit(&huart2, (uint8_t*)uart_tx_buffer, strlen(uart_tx_buffer), HAL_MAX_DELAY);
 800110a:	a814      	add	r0, sp, #80	@ 0x50
 800110c:	f7ff f802 	bl	8000114 <strlen>
 8001110:	2301      	movs	r3, #1
 8001112:	b282      	uxth	r2, r0
 8001114:	425b      	negs	r3, r3
 8001116:	4822      	ldr	r0, [pc, #136]	@ (80011a0 <main+0x35c>)
 8001118:	a914      	add	r1, sp, #80	@ 0x50
 800111a:	f002 fbe2 	bl	80038e2 <HAL_UART_Transmit>
  			int r = uart_fifo_get_command(&uart_fifo, string_command, sizeof(string_command));
 800111e:	2240      	movs	r2, #64	@ 0x40
 8001120:	4824      	ldr	r0, [pc, #144]	@ (80011b4 <main+0x370>)
 8001122:	a924      	add	r1, sp, #144	@ 0x90
 8001124:	f7ff fc22 	bl	800096c <uart_fifo_get_command>
				if (r > 0) {
 8001128:	2800      	cmp	r0, #0
 800112a:	dc00      	bgt.n	800112e <main+0x2ea>
 800112c:	e08e      	b.n	800124c <main+0x408>
					cb_parse_cmd(string_command, &decoded_command);
 800112e:	ac34      	add	r4, sp, #208	@ 0xd0
 8001130:	0021      	movs	r1, r4
 8001132:	a824      	add	r0, sp, #144	@ 0x90
 8001134:	f7ff fa38 	bl	80005a8 <cb_parse_cmd>
					switch(decoded_command.type) {
 8001138:	7820      	ldrb	r0, [r4, #0]
 800113a:	3801      	subs	r0, #1
 800113c:	2815      	cmp	r0, #21
 800113e:	d900      	bls.n	8001142 <main+0x2fe>
 8001140:	e082      	b.n	8001248 <main+0x404>
 8001142:	f7fe ffef 	bl	8000124 <__gnu_thumb1_case_uqi>
 8001146:	0f0b      	.short	0x0f0b
 8001148:	814c4311 	.word	0x814c4311
 800114c:	81818181 	.word	0x81818181
 8001150:	814e6b62 	.word	0x814e6b62
 8001154:	8181815e 	.word	0x8181815e
 8001158:	7381816f 	.word	0x7381816f
							uart_write("OK PING\r\n");
 800115c:	4818      	ldr	r0, [pc, #96]	@ (80011c0 <main+0x37c>)
							uart_write("ERR CMD\r\n");
 800115e:	f7ff fc57 	bl	8000a10 <uart_write>
							break;
 8001162:	e793      	b.n	800108c <main+0x248>
							uart_write("OK FW=FW1.0.0 HW=PCBv1\r\n");
 8001164:	4817      	ldr	r0, [pc, #92]	@ (80011c4 <main+0x380>)
 8001166:	e7fa      	b.n	800115e <main+0x31a>
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8001168:	f000 fa3e 	bl	80015e8 <HAL_GetTick>
							int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms());
 800116c:	2130      	movs	r1, #48	@ 0x30
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 800116e:	0003      	movs	r3, r0
							int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms());
 8001170:	4a15      	ldr	r2, [pc, #84]	@ (80011c8 <main+0x384>)
 8001172:	a808      	add	r0, sp, #32
 8001174:	f002 fe12 	bl	8003d9c <sniprintf>
static void uart_write_n(const char *s, size_t n){ HAL_UART_Transmit(&huart2,(uint8_t*)s,(uint16_t)n,100); }
 8001178:	2364      	movs	r3, #100	@ 0x64
 800117a:	b282      	uxth	r2, r0
 800117c:	a908      	add	r1, sp, #32
 800117e:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <main+0x35c>)
 8001180:	f002 fbaf 	bl	80038e2 <HAL_UART_Transmit>
 8001184:	e782      	b.n	800108c <main+0x248>
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	fffff16c 	.word	0xfffff16c
 800118c:	00000c64 	.word	0x00000c64
 8001190:	40021000 	.word	0x40021000
 8001194:	50000800 	.word	0x50000800
 8001198:	00001870 	.word	0x00001870
 800119c:	50000400 	.word	0x50000400
 80011a0:	2000058c 	.word	0x2000058c
 80011a4:	40004400 	.word	0x40004400
 80011a8:	2000067c 	.word	0x2000067c
 80011ac:	40014800 	.word	0x40014800
 80011b0:	20000288 	.word	0x20000288
 80011b4:	20000080 	.word	0x20000080
 80011b8:	ffffff00 	.word	0xffffff00
 80011bc:	20000000 	.word	0x20000000
 80011c0:	08004835 	.word	0x08004835
 80011c4:	0800483f 	.word	0x0800483f
 80011c8:	08004858 	.word	0x08004858
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80011cc:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011d0:	4b25      	ldr	r3, [pc, #148]	@ (8001268 <main+0x424>)
 80011d2:	4a26      	ldr	r2, [pc, #152]	@ (800126c <main+0x428>)
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80011da:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 80011dc:	e7fd      	b.n	80011da <main+0x396>
							uart_write("OK SAVE\r\n");
 80011de:	4824      	ldr	r0, [pc, #144]	@ (8001270 <main+0x42c>)
 80011e0:	e7bd      	b.n	800115e <main+0x31a>
							Color new_color = {decoded_command.u.led_set.r, decoded_command.u.led_set.g, decoded_command.u.led_set.b};
 80011e2:	7a62      	ldrb	r2, [r4, #9]
 80011e4:	ab08      	add	r3, sp, #32
 80011e6:	701a      	strb	r2, [r3, #0]
 80011e8:	7aa2      	ldrb	r2, [r4, #10]
 80011ea:	705a      	strb	r2, [r3, #1]
 80011ec:	7ae2      	ldrb	r2, [r4, #11]
 80011ee:	709a      	strb	r2, [r3, #2]
							led_set(decoded_command.u.led_set.idx, new_color, colors, settings.possible_move_brightness);
 80011f0:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <main+0x430>)
 80011f2:	7a20      	ldrb	r0, [r4, #8]
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	9908      	ldr	r1, [sp, #32]
 80011f8:	aa5b      	add	r2, sp, #364	@ 0x16c
 80011fa:	f000 f875 	bl	80012e8 <led_set>
					  	uart_write("OK\r\n");
 80011fe:	481e      	ldr	r0, [pc, #120]	@ (8001278 <main+0x434>)
 8001200:	e7ad      	b.n	800115e <main+0x31a>
					  	leds_clear(colors);
 8001202:	a85b      	add	r0, sp, #364	@ 0x16c
 8001204:	f000 f866 	bl	80012d4 <leds_clear>
					  	uart_write("OK\r\n");
 8001208:	e7f9      	b.n	80011fe <main+0x3ba>
					  	led_show_win(colors, decoded_command.u.led_set.idx);
 800120a:	7a21      	ldrb	r1, [r4, #8]
 800120c:	a85b      	add	r0, sp, #364	@ 0x16c
 800120e:	f7ff fdc5 	bl	8000d9c <led_show_win>
					  	uart_write("OK\r\n");
 8001212:	4819      	ldr	r0, [pc, #100]	@ (8001278 <main+0x434>)
 8001214:	f7ff fbfc 	bl	8000a10 <uart_write>
					  	game_state = GAME_END;
 8001218:	2703      	movs	r7, #3
 800121a:	e737      	b.n	800108c <main+0x248>
					  	led_show_draw(colors);
 800121c:	a85b      	add	r0, sp, #364	@ 0x16c
 800121e:	f7ff fded 	bl	8000dfc <led_show_draw>
 8001222:	e7f6      	b.n	8001212 <main+0x3ce>
					  	settings.grid_brightness = decoded_command.u.led_bright.bright;
 8001224:	4b13      	ldr	r3, [pc, #76]	@ (8001274 <main+0x430>)
 8001226:	7a22      	ldrb	r2, [r4, #8]
 8001228:	701a      	strb	r2, [r3, #0]
					  	uart_write("OK\r\n");
 800122a:	e7e8      	b.n	80011fe <main+0x3ba>
					  	settings.board_theme.r = decoded_command.u.color_set.r;
 800122c:	22cb      	movs	r2, #203	@ 0xcb
 800122e:	a902      	add	r1, sp, #8
 8001230:	1852      	adds	r2, r2, r1
 8001232:	7fd2      	ldrb	r2, [r2, #31]
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <main+0x430>)
 8001236:	709a      	strb	r2, [r3, #2]
					  	settings.board_theme.g = decoded_command.u.color_set.g;
 8001238:	aa35      	add	r2, sp, #212	@ 0xd4
 800123a:	7fd2      	ldrb	r2, [r2, #31]
 800123c:	70da      	strb	r2, [r3, #3]
					  	settings.board_theme.b = decoded_command.u.color_set.b;
 800123e:	22cd      	movs	r2, #205	@ 0xcd
 8001240:	1852      	adds	r2, r2, r1
 8001242:	7fd2      	ldrb	r2, [r2, #31]
 8001244:	711a      	strb	r2, [r3, #4]
 8001246:	e7da      	b.n	80011fe <main+0x3ba>
							uart_write("ERR CMD\r\n");
 8001248:	480c      	ldr	r0, [pc, #48]	@ (800127c <main+0x438>)
 800124a:	e788      	b.n	800115e <main+0x31a>
				} else if (r == -1) {
 800124c:	3001      	adds	r0, #1
 800124e:	d000      	beq.n	8001252 <main+0x40e>
 8001250:	e71b      	b.n	800108a <main+0x246>
						uart_write("ERR CMD\r\n");;
 8001252:	480a      	ldr	r0, [pc, #40]	@ (800127c <main+0x438>)
 8001254:	f7ff fbdc 	bl	8000a10 <uart_write>
 8001258:	e717      	b.n	800108a <main+0x246>
  			HAL_Delay(5000);
 800125a:	4809      	ldr	r0, [pc, #36]	@ (8001280 <main+0x43c>)
 800125c:	f000 f9ca 	bl	80015f4 <HAL_Delay>
  			led_show_grid(colors);
 8001260:	a85b      	add	r0, sp, #364	@ 0x16c
 8001262:	f7ff fd73 	bl	8000d4c <led_show_grid>
  			break;
 8001266:	e6eb      	b.n	8001040 <main+0x1fc>
 8001268:	e000ed00 	.word	0xe000ed00
 800126c:	05fa0004 	.word	0x05fa0004
 8001270:	08004866 	.word	0x08004866
 8001274:	20000000 	.word	0x20000000
 8001278:	08004870 	.word	0x08004870
 800127c:	08004875 	.word	0x08004875
 8001280:	00001388 	.word	0x00001388

08001284 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001284:	b672      	cpsid	i
  while (1)
 8001286:	e7fe      	b.n	8001286 <Error_Handler+0x2>

08001288 <led_update_buffer>:

/*
 * Fill the buffer PWM depending on the table "colors"
 */
void led_update_buffer(uint16_t *pwm_data, Color colors[])
{
 8001288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        uint32_t color = ((uint32_t)colors[led].g << 16) |  // R
        				 ((uint32_t)colors[led].r << 8) |  // G
                         ((uint32_t)colors[led].b << 0);  // R
        for(int i = 0; i < 24; i++)
        {
            if(color & (1 << (23-i)))
 800128a:	230d      	movs	r3, #13
{
 800128c:	2400      	movs	r4, #0
            if(color & (1 << (23-i)))
 800128e:	469c      	mov	ip, r3
        uint32_t color = ((uint32_t)colors[led].g << 16) |  // R
 8001290:	2517      	movs	r5, #23
 8001292:	784b      	ldrb	r3, [r1, #1]
        				 ((uint32_t)colors[led].r << 8) |  // G
 8001294:	780a      	ldrb	r2, [r1, #0]
        uint32_t color = ((uint32_t)colors[led].g << 16) |  // R
 8001296:	041b      	lsls	r3, r3, #16
        				 ((uint32_t)colors[led].r << 8) |  // G
 8001298:	0212      	lsls	r2, r2, #8
        uint32_t color = ((uint32_t)colors[led].g << 16) |  // R
 800129a:	4313      	orrs	r3, r2
                         ((uint32_t)colors[led].b << 0);  // R
 800129c:	788a      	ldrb	r2, [r1, #2]
        uint32_t color = ((uint32_t)colors[led].g << 16) |  // R
 800129e:	4313      	orrs	r3, r2
        for(int i = 0; i < 24; i++)
 80012a0:	0062      	lsls	r2, r4, #1
 80012a2:	1882      	adds	r2, r0, r2
            if(color & (1 << (23-i)))
 80012a4:	2601      	movs	r6, #1
 80012a6:	40ae      	lsls	r6, r5
 80012a8:	271a      	movs	r7, #26
 80012aa:	4233      	tst	r3, r6
 80012ac:	d100      	bne.n	80012b0 <led_update_buffer+0x28>
 80012ae:	4667      	mov	r7, ip
            	pwm_data[led*24 + i] = HIGH_DUTY;
 80012b0:	8017      	strh	r7, [r2, #0]
        for(int i = 0; i < 24; i++)
 80012b2:	3202      	adds	r2, #2
 80012b4:	3d01      	subs	r5, #1
 80012b6:	d2f5      	bcs.n	80012a4 <led_update_buffer+0x1c>
    for(int led = 0; led < LED_NUMBER; led++)
 80012b8:	23c0      	movs	r3, #192	@ 0xc0
 80012ba:	3418      	adds	r4, #24
 80012bc:	3103      	adds	r1, #3
 80012be:	00db      	lsls	r3, r3, #3
 80012c0:	429c      	cmp	r4, r3
 80012c2:	d1e5      	bne.n	8001290 <led_update_buffer+0x8>
    }

    // Ajoute les zéros pour le reset (>50µs)
    for(int i = 24*LED_NUMBER; i < LED_BUFFER_SIZE; i++)
    {
    	pwm_data[i] = 0;
 80012c4:	23c0      	movs	r3, #192	@ 0xc0
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	2264      	movs	r2, #100	@ 0x64
 80012ca:	2100      	movs	r1, #0
 80012cc:	18c0      	adds	r0, r0, r3
 80012ce:	f002 fde7 	bl	8003ea0 <memset>
    }
}
 80012d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

<<<<<<< HEAD
080012d4 <leds_clear>:

/*
 * Clear all the led state
 */
void leds_clear(Color colors[]) {
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 80012d4:	0002      	movs	r2, r0
		colors[index].r = colors[index].g = colors[index].b = 0 ;
 80012d6:	2300      	movs	r3, #0
 80012d8:	32c0      	adds	r2, #192	@ 0xc0
 80012da:	7083      	strb	r3, [r0, #2]
 80012dc:	7043      	strb	r3, [r0, #1]
 80012de:	7003      	strb	r3, [r0, #0]
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 80012e0:	3003      	adds	r0, #3
 80012e2:	4290      	cmp	r0, r2
 80012e4:	d1f9      	bne.n	80012da <leds_clear+0x6>
	}
}
 80012e6:	4770      	bx	lr

080012e8 <led_set>:

/*
 * Set the led color and brightness
 */
void led_set(uint8_t index, Color new_color, Color colors[], uint8_t brightness) {
 80012e8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80012ea:	001c      	movs	r4, r3
	colors[index].r = (uint8_t)(new_color.r * brightness / 255);
 80012ec:	2303      	movs	r3, #3
 80012ee:	4343      	muls	r3, r0
 80012f0:	b2c8      	uxtb	r0, r1
void led_set(uint8_t index, Color new_color, Color colors[], uint8_t brightness) {
 80012f2:	9101      	str	r1, [sp, #4]
	colors[index].r = (uint8_t)(new_color.r * brightness / 255);
 80012f4:	4360      	muls	r0, r4
 80012f6:	21ff      	movs	r1, #255	@ 0xff
 80012f8:	18d5      	adds	r5, r2, r3
 80012fa:	f7fe ffbb 	bl	8000274 <__divsi3>
void led_set(uint8_t index, Color new_color, Color colors[], uint8_t brightness) {
 80012fe:	ae01      	add	r6, sp, #4
	colors[index].r = (uint8_t)(new_color.r * brightness / 255);
 8001300:	7028      	strb	r0, [r5, #0]
	colors[index].g = (uint8_t)(new_color.g * brightness / 255);
 8001302:	7870      	ldrb	r0, [r6, #1]
 8001304:	21ff      	movs	r1, #255	@ 0xff
 8001306:	4360      	muls	r0, r4
 8001308:	f7fe ffb4 	bl	8000274 <__divsi3>
 800130c:	7068      	strb	r0, [r5, #1]
	colors[index].b = (uint8_t)(new_color.b * brightness / 255);
 800130e:	78b0      	ldrb	r0, [r6, #2]
 8001310:	21ff      	movs	r1, #255	@ 0xff
 8001312:	4360      	muls	r0, r4
 8001314:	f7fe ffae 	bl	8000274 <__divsi3>
 8001318:	70a8      	strb	r0, [r5, #2]
}
 800131a:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

0800131c <HAL_MspInit>:
=======
08000ce8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
=======
 8000e3c:	e7fe      	b.n	8000e3c <SystemClock_Config+0x54>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e3e:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e40:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e42:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e44:	2101      	movs	r1, #1
 8000e46:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e48:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e4a:	9402      	str	r4, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000e4c:	f001 faf8 	bl	8002440 <HAL_RCC_ClockConfig>
 8000e50:	2800      	cmp	r0, #0
 8000e52:	d001      	beq.n	8000e58 <SystemClock_Config+0x70>
 8000e54:	b672      	cpsid	i
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <SystemClock_Config+0x6e>
}
 8000e58:	b012      	add	sp, #72	@ 0x48
 8000e5a:	bd10      	pop	{r4, pc}

08000e5c <HAL_TIM_PWM_Send_To_DMA>:
    ws2812_transfer_complete = 0;
 8000e5c:	2100      	movs	r1, #0
{
 8000e5e:	b570      	push	{r4, r5, r6, lr}
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000e60:	4c05      	ldr	r4, [pc, #20]	@ (8000e78 <HAL_TIM_PWM_Send_To_DMA+0x1c>)
    ws2812_transfer_complete = 0;
 8000e62:	4d06      	ldr	r5, [pc, #24]	@ (8000e7c <HAL_TIM_PWM_Send_To_DMA+0x20>)
{
 8000e64:	0002      	movs	r2, r0
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_TIM_PWM_Send_To_DMA+0x24>)
 8000e68:	0020      	movs	r0, r4
    ws2812_transfer_complete = 0;
 8000e6a:	7029      	strb	r1, [r5, #0]
    HAL_TIM_PWM_Start_DMA(&htim17, TIM_CHANNEL_1, (uint32_t*)pwm_data, LED_BUFFER_SIZE);
 8000e6c:	f002 f8f2 	bl	8003054 <HAL_TIM_PWM_Start_DMA>
    while(!ws2812_transfer_complete) {}
 8000e70:	782b      	ldrb	r3, [r5, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d0fc      	beq.n	8000e70 <HAL_TIM_PWM_Send_To_DMA+0x14>
}
 8000e76:	bd70      	pop	{r4, r5, r6, pc}
 8000e78:	20000374 	.word	0x20000374
 8000e7c:	20000414 	.word	0x20000414
 8000e80:	00000632 	.word	0x00000632

08000e84 <HAL_TIM_PWM_PulseFinishedCallback>:
    if(htim->Instance == TIM17)
 8000e84:	4b05      	ldr	r3, [pc, #20]	@ (8000e9c <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 8000e86:	6802      	ldr	r2, [r0, #0]
{
 8000e88:	b510      	push	{r4, lr}
    if(htim->Instance == TIM17)
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d105      	bne.n	8000e9a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
        HAL_TIM_PWM_Stop_DMA(htim, TIM_CHANNEL_1);
 8000e8e:	2100      	movs	r1, #0
 8000e90:	f002 f95a 	bl	8003148 <HAL_TIM_PWM_Stop_DMA>
        ws2812_transfer_complete = 1;
 8000e94:	2201      	movs	r2, #1
 8000e96:	4b02      	ldr	r3, [pc, #8]	@ (8000ea0 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 8000e98:	701a      	strb	r2, [r3, #0]
}
 8000e9a:	bd10      	pop	{r4, pc}
 8000e9c:	40014800 	.word	0x40014800
 8000ea0:	20000414 	.word	0x20000414

08000ea4 <HAL_UART_RxCpltCallback>:
    if (huart->Instance == USART2)
 8000ea4:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <HAL_UART_RxCpltCallback+0x20>)
 8000ea6:	6802      	ldr	r2, [r0, #0]
{
 8000ea8:	b510      	push	{r4, lr}
    if (huart->Instance == USART2)
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d109      	bne.n	8000ec2 <HAL_UART_RxCpltCallback+0x1e>
    		uart_fifo_push_isr(&uartFifo, rx_data);
 8000eae:	4c06      	ldr	r4, [pc, #24]	@ (8000ec8 <HAL_UART_RxCpltCallback+0x24>)
 8000eb0:	4806      	ldr	r0, [pc, #24]	@ (8000ecc <HAL_UART_RxCpltCallback+0x28>)
 8000eb2:	7821      	ldrb	r1, [r4, #0]
 8000eb4:	f7ff ff25 	bl	8000d02 <uart_fifo_push_isr>
        HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	0021      	movs	r1, r4
 8000ebc:	4804      	ldr	r0, [pc, #16]	@ (8000ed0 <HAL_UART_RxCpltCallback+0x2c>)
 8000ebe:	f003 f92d 	bl	800411c <HAL_UART_Receive_IT>
}
 8000ec2:	bd10      	pop	{r4, pc}
 8000ec4:	40004400 	.word	0x40004400
 8000ec8:	20000280 	.word	0x20000280
 8000ecc:	20000078 	.word	0x20000078
 8000ed0:	20000284 	.word	0x20000284

08000ed4 <is_a_piece_lift>:
uint8_t is_a_piece_lift(uint64_t current, uint64_t old) {
 8000ed4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000ed6:	0005      	movs	r5, r0
 8000ed8:	0016      	movs	r6, r2
 8000eda:	001f      	movs	r7, r3
 8000edc:	2400      	movs	r4, #0
 8000ede:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8000ee0:	0022      	movs	r2, r4
 8000ee2:	0030      	movs	r0, r6
 8000ee4:	0039      	movs	r1, r7
 8000ee6:	f7ff fb37 	bl	8000558 <bitmap_get_bit>
 8000eea:	2801      	cmp	r0, #1
 8000eec:	d004      	beq.n	8000ef8 <is_a_piece_lift+0x24>
	for(uint8_t index = 0; index < 64; ++index) {
 8000eee:	3401      	adds	r4, #1
 8000ef0:	2c40      	cmp	r4, #64	@ 0x40
 8000ef2:	d1f5      	bne.n	8000ee0 <is_a_piece_lift+0xc>
	return NO_INDEX_FOUND;
 8000ef4:	20ff      	movs	r0, #255	@ 0xff
}
 8000ef6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 1 && bitmap_get_bit(current, index) == 0) {
 8000ef8:	0022      	movs	r2, r4
 8000efa:	0028      	movs	r0, r5
 8000efc:	9901      	ldr	r1, [sp, #4]
 8000efe:	f7ff fb2b 	bl	8000558 <bitmap_get_bit>
 8000f02:	2800      	cmp	r0, #0
 8000f04:	d1f3      	bne.n	8000eee <is_a_piece_lift+0x1a>
 8000f06:	b2e0      	uxtb	r0, r4
 8000f08:	e7f5      	b.n	8000ef6 <is_a_piece_lift+0x22>

08000f0a <is_a_piece_placed>:
uint8_t is_a_piece_placed(uint64_t current, uint64_t old) {
 8000f0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000f0c:	0005      	movs	r5, r0
 8000f0e:	0016      	movs	r6, r2
 8000f10:	001f      	movs	r7, r3
 8000f12:	2400      	movs	r4, #0
 8000f14:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8000f16:	0022      	movs	r2, r4
 8000f18:	0030      	movs	r0, r6
 8000f1a:	0039      	movs	r1, r7
 8000f1c:	f7ff fb1c 	bl	8000558 <bitmap_get_bit>
 8000f20:	2800      	cmp	r0, #0
 8000f22:	d004      	beq.n	8000f2e <is_a_piece_placed+0x24>
	for(uint8_t index = 0; index < 64; ++index) {
 8000f24:	3401      	adds	r4, #1
 8000f26:	2c40      	cmp	r4, #64	@ 0x40
 8000f28:	d1f5      	bne.n	8000f16 <is_a_piece_placed+0xc>
	return NO_INDEX_FOUND;
 8000f2a:	20ff      	movs	r0, #255	@ 0xff
}
 8000f2c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if(bitmap_get_bit(old, index) == 0 && bitmap_get_bit(current, index) == 1) {
 8000f2e:	0022      	movs	r2, r4
 8000f30:	0028      	movs	r0, r5
 8000f32:	9901      	ldr	r1, [sp, #4]
 8000f34:	f7ff fb10 	bl	8000558 <bitmap_get_bit>
 8000f38:	2801      	cmp	r0, #1
 8000f3a:	d1f3      	bne.n	8000f24 <is_a_piece_placed+0x1a>
 8000f3c:	b2e0      	uxtb	r0, r4
 8000f3e:	e7f5      	b.n	8000f2c <is_a_piece_placed+0x22>

08000f40 <are_bitamps_the_same>:
uint8_t are_bitamps_the_same(uint64_t bitmap_a, uint64_t bitmap_b) {
 8000f40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000f42:	0015      	movs	r5, r2
 8000f44:	001e      	movs	r6, r3
 8000f46:	2400      	movs	r4, #0
 8000f48:	9000      	str	r0, [sp, #0]
 8000f4a:	9101      	str	r1, [sp, #4]
		if(bitmap_get_bit(bitmap_a, index) != bitmap_get_bit(bitmap_b, index)) {
 8000f4c:	0022      	movs	r2, r4
 8000f4e:	9901      	ldr	r1, [sp, #4]
 8000f50:	9800      	ldr	r0, [sp, #0]
 8000f52:	f7ff fb01 	bl	8000558 <bitmap_get_bit>
 8000f56:	0022      	movs	r2, r4
 8000f58:	0007      	movs	r7, r0
 8000f5a:	0031      	movs	r1, r6
 8000f5c:	0028      	movs	r0, r5
 8000f5e:	f7ff fafb 	bl	8000558 <bitmap_get_bit>
 8000f62:	4287      	cmp	r7, r0
 8000f64:	d104      	bne.n	8000f70 <are_bitamps_the_same+0x30>
	for(uint8_t index = 0; index < 64; ++index) {
 8000f66:	3401      	adds	r4, #1
 8000f68:	2c40      	cmp	r4, #64	@ 0x40
 8000f6a:	d1ef      	bne.n	8000f4c <are_bitamps_the_same+0xc>
	return NO_INDEX_FOUND;
 8000f6c:	20ff      	movs	r0, #255	@ 0xff
}
 8000f6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000f70:	b2e0      	uxtb	r0, r4
 8000f72:	e7fc      	b.n	8000f6e <are_bitamps_the_same+0x2e>

08000f74 <set_gpio_column>:
void set_gpio_column(uint8_t column) {
 8000f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f76:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8000f78:	2401      	movs	r4, #1
 8000f7a:	4d08      	ldr	r5, [pc, #32]	@ (8000f9c <set_gpio_column+0x28>)
 8000f7c:	4f08      	ldr	r7, [pc, #32]	@ (8000fa0 <set_gpio_column+0x2c>)
		if(column & mask) {
 8000f7e:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000f80:	69a8      	ldr	r0, [r5, #24]
 8000f82:	8ba9      	ldrh	r1, [r5, #28]
		if(column & mask) {
 8000f84:	4032      	ands	r2, r6
 8000f86:	4234      	tst	r4, r6
 8000f88:	d000      	beq.n	8000f8c <set_gpio_column+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000f8a:	2201      	movs	r2, #1
		mask *= 2;
 8000f8c:	0064      	lsls	r4, r4, #1
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8000f8e:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8000f90:	f000 ff1c 	bl	8001dcc <HAL_GPIO_WritePin>
		mask *= 2;
 8000f94:	b2e4      	uxtb	r4, r4
	for(uint8_t i = COL0; i < PIN_NUMBER_FOR_COLUMN + COL0; ++i) {
 8000f96:	42bd      	cmp	r5, r7
 8000f98:	d1f1      	bne.n	8000f7e <set_gpio_column+0xa>
}
 8000f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000f9c:	080050d4 	.word	0x080050d4
 8000fa0:	080050ec 	.word	0x080050ec

08000fa4 <set_gpio_line>:
void set_gpio_line(uint8_t line) {
 8000fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fa6:	0006      	movs	r6, r0
	uint8_t mask = 1;
 8000fa8:	2401      	movs	r4, #1
 8000faa:	4d08      	ldr	r5, [pc, #32]	@ (8000fcc <set_gpio_line+0x28>)
 8000fac:	4f08      	ldr	r7, [pc, #32]	@ (8000fd0 <set_gpio_line+0x2c>)
		if(line & mask) {
 8000fae:	0022      	movs	r2, r4
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000fb0:	6828      	ldr	r0, [r5, #0]
 8000fb2:	88a9      	ldrh	r1, [r5, #4]
		if(line & mask) {
 8000fb4:	4032      	ands	r2, r6
 8000fb6:	4234      	tst	r4, r6
 8000fb8:	d000      	beq.n	8000fbc <set_gpio_line+0x18>
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_SET);
 8000fba:	2201      	movs	r2, #1
		mask *= 2;
 8000fbc:	0064      	lsls	r4, r4, #1
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8000fbe:	3508      	adds	r5, #8
			HAL_GPIO_WritePin(gpio_pins[i].port, gpio_pins[i].pin, GPIO_PIN_RESET);
 8000fc0:	f000 ff04 	bl	8001dcc <HAL_GPIO_WritePin>
		mask *= 2;
 8000fc4:	b2e4      	uxtb	r4, r4
	for(uint8_t i = ROW0; i < PIN_NUMBER_FOR_LINE; ++i) {
 8000fc6:	42bd      	cmp	r5, r7
 8000fc8:	d1f1      	bne.n	8000fae <set_gpio_line+0xa>
}
 8000fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fcc:	080050d4 	.word	0x080050d4
 8000fd0:	080050ec 	.word	0x080050ec

08000fd4 <read_reed_value>:
uint8_t read_reed_value(Square square) {
 8000fd4:	b513      	push	{r0, r1, r4, lr}
 8000fd6:	ac01      	add	r4, sp, #4
 8000fd8:	8020      	strh	r0, [r4, #0]
	set_gpio_column(square.column);
 8000fda:	b2c0      	uxtb	r0, r0
 8000fdc:	f7ff ffca 	bl	8000f74 <set_gpio_column>
	set_gpio_line(square.line);
 8000fe0:	7860      	ldrb	r0, [r4, #1]
 8000fe2:	f7ff ffdf 	bl	8000fa4 <set_gpio_line>
	return HAL_GPIO_ReadPin(gpio_pins[READ].port, gpio_pins[READ].pin);
 8000fe6:	2101      	movs	r1, #1
 8000fe8:	4801      	ldr	r0, [pc, #4]	@ (8000ff0 <read_reed_value+0x1c>)
 8000fea:	f000 fee9 	bl	8001dc0 <HAL_GPIO_ReadPin>
}
 8000fee:	bd16      	pop	{r1, r2, r4, pc}
 8000ff0:	50000400 	.word	0x50000400

08000ff4 <read_full_board>:
void read_full_board(uint64_t *board_bitmap) {
 8000ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ff6:	0006      	movs	r6, r0
 8000ff8:	2500      	movs	r5, #0
 8000ffa:	b085      	sub	sp, #20
 8000ffc:	2400      	movs	r4, #0
 8000ffe:	00eb      	lsls	r3, r5, #3
 8001000:	b2ef      	uxtb	r7, r5
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 8001002:	9301      	str	r3, [sp, #4]
			square.column = column;
 8001004:	ab03      	add	r3, sp, #12
 8001006:	701c      	strb	r4, [r3, #0]
			square.line = line;
 8001008:	705f      	strb	r7, [r3, #1]
			if(read_reed_value(square)) {
 800100a:	9803      	ldr	r0, [sp, #12]
 800100c:	f7ff ffe2 	bl	8000fd4 <read_reed_value>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8001010:	9b01      	ldr	r3, [sp, #4]
 8001012:	18e1      	adds	r1, r4, r3
			if(read_reed_value(square)) {
 8001014:	2800      	cmp	r0, #0
 8001016:	d00a      	beq.n	800102e <read_full_board+0x3a>
				bitmap_set_bit(board_bitmap, line * BOARD_WIDTH + column);
 8001018:	0030      	movs	r0, r6
 800101a:	f7ff fa7f 	bl	800051c <bitmap_set_bit>
		for(uint8_t column = 0; column < BOARD_HEIGHT; ++column) {
 800101e:	3401      	adds	r4, #1
 8001020:	2c08      	cmp	r4, #8
 8001022:	d1ef      	bne.n	8001004 <read_full_board+0x10>
	for(uint8_t line = 0; line < BOARD_WIDTH; ++line) {
 8001024:	3501      	adds	r5, #1
 8001026:	2d08      	cmp	r5, #8
 8001028:	d1e8      	bne.n	8000ffc <read_full_board+0x8>
}
 800102a:	b005      	add	sp, #20
 800102c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				bitmap_clear_bit(board_bitmap, line * BOARD_WIDTH + column);
 800102e:	0030      	movs	r0, r6
 8001030:	f7ff fa83 	bl	800053a <bitmap_clear_bit>
 8001034:	e7f3      	b.n	800101e <read_full_board+0x2a>

08001036 <leds_clear>:
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 8001036:	0002      	movs	r2, r0
		colors[index][0] = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	32c0      	adds	r2, #192	@ 0xc0
 800103c:	7003      	strb	r3, [r0, #0]
		colors[index][1] = 0;
 800103e:	7043      	strb	r3, [r0, #1]
		colors[index][2] = 0;
 8001040:	7083      	strb	r3, [r0, #2]
	for(uint8_t index = 0; index < LED_NUMBER; ++index) {
 8001042:	3003      	adds	r0, #3
 8001044:	4290      	cmp	r0, r2
 8001046:	d1f9      	bne.n	800103c <leds_clear+0x6>
}
 8001048:	4770      	bx	lr
	...

0800104c <main>:
{
 800104c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800104e:	4ca8      	ldr	r4, [pc, #672]	@ (80012f0 <main+0x2a4>)
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8001050:	2100      	movs	r1, #0
{
 8001052:	44a5      	add	sp, r4
	uint16_t  pwm_data[LED_BUFFER_SIZE] = {0};
 8001054:	4aa7      	ldr	r2, [pc, #668]	@ (80012f4 <main+0x2a8>)
 8001056:	a89d      	add	r0, sp, #628	@ 0x274
 8001058:	f003 fae4 	bl	8004624 <memset>
	uint8_t colors[LED_NUMBER][3] = {0};
 800105c:	22c0      	movs	r2, #192	@ 0xc0
 800105e:	2100      	movs	r1, #0
 8001060:	a86d      	add	r0, sp, #436	@ 0x1b4
 8001062:	f003 fadf 	bl	8004624 <memset>
  uint64_t  board_bitmap = 0;
 8001066:	2300      	movs	r3, #0
 8001068:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800106a:	2702      	movs	r7, #2
  uint64_t  board_bitmap = 0;
 800106c:	9208      	str	r2, [sp, #32]
 800106e:	9309      	str	r3, [sp, #36]	@ 0x24
  char msg[64] = {0};
 8001070:	2100      	movs	r1, #0
 8001072:	3240      	adds	r2, #64	@ 0x40
 8001074:	a816      	add	r0, sp, #88	@ 0x58
 8001076:	f003 fad5 	bl	8004624 <memset>
  HAL_Init();
 800107a:	f000 fbd5 	bl	8001828 <HAL_Init>
  SystemClock_Config();
 800107e:	f7ff feb3 	bl	8000de8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001082:	2214      	movs	r2, #20
 8001084:	2100      	movs	r1, #0
 8001086:	a846      	add	r0, sp, #280	@ 0x118
 8001088:	f003 facc 	bl	8004624 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800108c:	2204      	movs	r2, #4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800108e:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001090:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001092:	4d99      	ldr	r5, [pc, #612]	@ (80012f8 <main+0x2ac>)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001094:	4899      	ldr	r0, [pc, #612]	@ (80012fc <main+0x2b0>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001096:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001098:	0209      	lsls	r1, r1, #8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800109a:	433b      	orrs	r3, r7
 800109c:	636b      	str	r3, [r5, #52]	@ 0x34
 800109e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a0:	2400      	movs	r4, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010a2:	403b      	ands	r3, r7
 80010a4:	9305      	str	r3, [sp, #20]
 80010a6:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80010aa:	4313      	orrs	r3, r2
 80010ac:	636b      	str	r3, [r5, #52]	@ 0x34
 80010ae:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80010b0:	4013      	ands	r3, r2
 80010b2:	9306      	str	r3, [sp, #24]
 80010b4:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4333      	orrs	r3, r6
 80010bc:	636b      	str	r3, [r5, #52]	@ 0x34
 80010be:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80010c0:	4033      	ands	r3, r6
 80010c2:	9307      	str	r3, [sp, #28]
 80010c4:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80010c6:	f000 fe81 	bl	8001dcc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 80010ca:	20a0      	movs	r0, #160	@ 0xa0
 80010cc:	2200      	movs	r2, #0
 80010ce:	498c      	ldr	r1, [pc, #560]	@ (8001300 <main+0x2b4>)
 80010d0:	05c0      	lsls	r0, r0, #23
 80010d2:	f000 fe7b 	bl	8001dcc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010d6:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d8:	488a      	ldr	r0, [pc, #552]	@ (8001304 <main+0x2b8>)
 80010da:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80010dc:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010de:	9447      	str	r4, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	9448      	str	r4, [sp, #288]	@ 0x120
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e2:	f000 fdbb 	bl	8001c5c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010e6:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010e8:	4884      	ldr	r0, [pc, #528]	@ (80012fc <main+0x2b0>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010ea:	021b      	lsls	r3, r3, #8
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ec:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80010ee:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f0:	9647      	str	r6, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f2:	9448      	str	r4, [sp, #288]	@ 0x120
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	9449      	str	r4, [sp, #292]	@ 0x124
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010f6:	f000 fdb1 	bl	8001c5c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 80010fc:	4b80      	ldr	r3, [pc, #512]	@ (8001300 <main+0x2b4>)
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fe:	a946      	add	r1, sp, #280	@ 0x118
 8001100:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11
 8001102:	9346      	str	r3, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001104:	9647      	str	r6, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	9448      	str	r4, [sp, #288]	@ 0x120
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001108:	9449      	str	r4, [sp, #292]	@ 0x124
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110a:	f000 fda7 	bl	8001c5c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110e:	487d      	ldr	r0, [pc, #500]	@ (8001304 <main+0x2b8>)
 8001110:	a946      	add	r1, sp, #280	@ 0x118
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001112:	9646      	str	r6, [sp, #280]	@ 0x118
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001114:	9447      	str	r4, [sp, #284]	@ 0x11c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001116:	9748      	str	r7, [sp, #288]	@ 0x120
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001118:	f000 fda0 	bl	8001c5c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800111c:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800111e:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001120:	4333      	orrs	r3, r6
 8001122:	63ab      	str	r3, [r5, #56]	@ 0x38
 8001124:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001126:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001128:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800112a:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 800112c:	9304      	str	r3, [sp, #16]
 800112e:	9b04      	ldr	r3, [sp, #16]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001130:	f000 fba0 	bl	8001874 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001134:	2009      	movs	r0, #9
 8001136:	f000 fbc7 	bl	80018c8 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 800113a:	4d73      	ldr	r5, [pc, #460]	@ (8001308 <main+0x2bc>)
 800113c:	4b73      	ldr	r3, [pc, #460]	@ (800130c <main+0x2c0>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800113e:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8001140:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001142:	4b73      	ldr	r3, [pc, #460]	@ (8001310 <main+0x2c4>)
  hi2c1.Init.OwnAddress1 = 0;
 8001144:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001146:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001148:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800114a:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800114c:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800114e:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001150:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001152:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001154:	f000 fe40 	bl	8001dd8 <HAL_I2C_Init>
 8001158:	0001      	movs	r1, r0
 800115a:	42a0      	cmp	r0, r4
 800115c:	d001      	beq.n	8001162 <main+0x116>
 800115e:	b672      	cpsid	i
  while (1)
 8001160:	e7fe      	b.n	8001160 <main+0x114>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001162:	0028      	movs	r0, r5
 8001164:	f000 fe96 	bl	8001e94 <HAL_I2CEx_ConfigAnalogFilter>
 8001168:	1e01      	subs	r1, r0, #0
 800116a:	d001      	beq.n	8001170 <main+0x124>
 800116c:	b672      	cpsid	i
  while (1)
 800116e:	e7fe      	b.n	800116e <main+0x122>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001170:	0028      	movs	r0, r5
 8001172:	f000 feb5 	bl	8001ee0 <HAL_I2CEx_ConfigDigitalFilter>
 8001176:	2800      	cmp	r0, #0
 8001178:	d001      	beq.n	800117e <main+0x132>
 800117a:	b672      	cpsid	i
  while (1)
 800117c:	e7fe      	b.n	800117c <main+0x130>
  huart2.Instance = USART2;
 800117e:	4c65      	ldr	r4, [pc, #404]	@ (8001314 <main+0x2c8>)
 8001180:	4b65      	ldr	r3, [pc, #404]	@ (8001318 <main+0x2cc>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	60a0      	str	r0, [r4, #8]
  huart2.Instance = USART2;
 8001184:	6023      	str	r3, [r4, #0]
  huart2.Init.BaudRate = 115200;
 8001186:	23e1      	movs	r3, #225	@ 0xe1
 8001188:	025b      	lsls	r3, r3, #9
 800118a:	6063      	str	r3, [r4, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800118c:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800118e:	60e0      	str	r0, [r4, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001190:	6120      	str	r0, [r4, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001192:	61a0      	str	r0, [r4, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001194:	61e0      	str	r0, [r4, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001196:	6220      	str	r0, [r4, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001198:	6260      	str	r0, [r4, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800119a:	62a0      	str	r0, [r4, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800119c:	0020      	movs	r0, r4
  huart2.Init.Mode = UART_MODE_TX_RX;
 800119e:	6163      	str	r3, [r4, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011a0:	f002 feee 	bl	8003f80 <HAL_UART_Init>
 80011a4:	1e07      	subs	r7, r0, #0
 80011a6:	d001      	beq.n	80011ac <main+0x160>
 80011a8:	b672      	cpsid	i
  while (1)
 80011aa:	e7fe      	b.n	80011aa <main+0x15e>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011ac:	0001      	movs	r1, r0
 80011ae:	221c      	movs	r2, #28
 80011b0:	a826      	add	r0, sp, #152	@ 0x98
 80011b2:	f003 fa37 	bl	8004624 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011b6:	2234      	movs	r2, #52	@ 0x34
 80011b8:	0039      	movs	r1, r7
 80011ba:	a846      	add	r0, sp, #280	@ 0x118
 80011bc:	f003 fa32 	bl	8004624 <memset>
  htim17.Instance = TIM17;
 80011c0:	4d56      	ldr	r5, [pc, #344]	@ (800131c <main+0x2d0>)
 80011c2:	4b57      	ldr	r3, [pc, #348]	@ (8001320 <main+0x2d4>)
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80011c4:	0028      	movs	r0, r5
  htim17.Instance = TIM17;
 80011c6:	602b      	str	r3, [r5, #0]
  htim17.Init.Period = 39;
 80011c8:	2327      	movs	r3, #39	@ 0x27
  htim17.Init.Prescaler = 0;
 80011ca:	606f      	str	r7, [r5, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011cc:	60af      	str	r7, [r5, #8]
  htim17.Init.Period = 39;
 80011ce:	60eb      	str	r3, [r5, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011d0:	612f      	str	r7, [r5, #16]
  htim17.Init.RepetitionCounter = 0;
 80011d2:	616f      	str	r7, [r5, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d4:	61af      	str	r7, [r5, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80011d6:	f001 fd25 	bl	8002c24 <HAL_TIM_Base_Init>
 80011da:	2800      	cmp	r0, #0
 80011dc:	d001      	beq.n	80011e2 <main+0x196>
 80011de:	b672      	cpsid	i
  while (1)
 80011e0:	e7fe      	b.n	80011e0 <main+0x194>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80011e2:	0028      	movs	r0, r5
 80011e4:	f001 fd48 	bl	8002c78 <HAL_TIM_PWM_Init>
 80011e8:	1e02      	subs	r2, r0, #0
 80011ea:	d001      	beq.n	80011f0 <main+0x1a4>
 80011ec:	b672      	cpsid	i
  while (1)
 80011ee:	e7fe      	b.n	80011ee <main+0x1a2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011f0:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 80011f2:	9027      	str	r0, [sp, #156]	@ 0x9c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011f4:	9028      	str	r0, [sp, #160]	@ 0xa0
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011f6:	9029      	str	r0, [sp, #164]	@ 0xa4
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011f8:	902a      	str	r0, [sp, #168]	@ 0xa8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011fa:	902b      	str	r0, [sp, #172]	@ 0xac
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011fc:	902c      	str	r0, [sp, #176]	@ 0xb0
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011fe:	a926      	add	r1, sp, #152	@ 0x98
 8001200:	0028      	movs	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001202:	9326      	str	r3, [sp, #152]	@ 0x98
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001204:	f001 fd9e 	bl	8002d44 <HAL_TIM_PWM_ConfigChannel>
 8001208:	2800      	cmp	r0, #0
 800120a:	d001      	beq.n	8001210 <main+0x1c4>
 800120c:	b672      	cpsid	i
  while (1)
 800120e:	e7fe      	b.n	800120e <main+0x1c2>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001210:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001212:	9046      	str	r0, [sp, #280]	@ 0x118
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001214:	9047      	str	r0, [sp, #284]	@ 0x11c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001216:	9048      	str	r0, [sp, #288]	@ 0x120
  sBreakDeadTimeConfig.DeadTime = 0;
 8001218:	9049      	str	r0, [sp, #292]	@ 0x124
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800121a:	904a      	str	r0, [sp, #296]	@ 0x128
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800121c:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.BreakFilter = 0;
 800121e:	904c      	str	r0, [sp, #304]	@ 0x130
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001220:	9052      	str	r0, [sp, #328]	@ 0x148
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001222:	a946      	add	r1, sp, #280	@ 0x118
 8001224:	0028      	movs	r0, r5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001226:	934b      	str	r3, [sp, #300]	@ 0x12c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001228:	f001 ff92 	bl	8003150 <HAL_TIMEx_ConfigBreakDeadTime>
 800122c:	1e07      	subs	r7, r0, #0
 800122e:	d001      	beq.n	8001234 <main+0x1e8>
 8001230:	b672      	cpsid	i
  while (1)
 8001232:	e7fe      	b.n	8001232 <main+0x1e6>
  HAL_TIM_MspPostInit(&htim17);
 8001234:	0028      	movs	r0, r5
 8001236:	f000 fa07 	bl	8001648 <HAL_TIM_MspPostInit>
  HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 800123a:	0032      	movs	r2, r6
 800123c:	4939      	ldr	r1, [pc, #228]	@ (8001324 <main+0x2d8>)
 800123e:	0020      	movs	r0, r4
 8001240:	f002 ff6c 	bl	800411c <HAL_UART_Receive_IT>
  uart_fifo_init(&uartFifo);
 8001244:	4838      	ldr	r0, [pc, #224]	@ (8001328 <main+0x2dc>)
 8001246:	f7ff fd55 	bl	8000cf4 <uart_fifo_init>
	colors[index][0] = r;
 800124a:	2603      	movs	r6, #3
  			old_board_bitmap = board_bitmap;
 800124c:	9c08      	ldr	r4, [sp, #32]
 800124e:	9d09      	ldr	r5, [sp, #36]	@ 0x24
				read_full_board(&board_bitmap);
 8001250:	a808      	add	r0, sp, #32
  	switch(game_state) {
 8001252:	2f01      	cmp	r7, #1
 8001254:	d06a      	beq.n	800132c <main+0x2e0>
				read_full_board(&board_bitmap);
 8001256:	f7ff fecd 	bl	8000ff4 <read_full_board>
				idx = are_bitamps_the_same(board_bitmap, old_board_bitmap);
 800125a:	9808      	ldr	r0, [sp, #32]
 800125c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800125e:	0022      	movs	r2, r4
 8001260:	002b      	movs	r3, r5
 8001262:	f7ff fe6d 	bl	8000f40 <are_bitamps_the_same>
 8001266:	0004      	movs	r4, r0
				if(idx != NO_INDEX_FOUND) {
 8001268:	28ff      	cmp	r0, #255	@ 0xff
 800126a:	d012      	beq.n	8001292 <main+0x246>
					cb_fmt_evt_lift(msg, 64, idx, HAL_GetTick());
 800126c:	f000 fafc 	bl	8001868 <HAL_GetTick>
 8001270:	0022      	movs	r2, r4
 8001272:	0003      	movs	r3, r0
 8001274:	2140      	movs	r1, #64	@ 0x40
 8001276:	a816      	add	r0, sp, #88	@ 0x58
 8001278:	f7ff fd14 	bl	8000ca4 <cb_fmt_evt_lift>
					HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800127c:	a816      	add	r0, sp, #88	@ 0x58
 800127e:	f7fe ff49 	bl	8000114 <strlen>
 8001282:	2301      	movs	r3, #1
 8001284:	b282      	uxth	r2, r0
 8001286:	425b      	negs	r3, r3
 8001288:	4822      	ldr	r0, [pc, #136]	@ (8001314 <main+0x2c8>)
 800128a:	a916      	add	r1, sp, #88	@ 0x58
 800128c:	f002 fda9 	bl	8003de2 <HAL_UART_Transmit>
					game_state = WORKING;
 8001290:	2701      	movs	r7, #1
 8001292:	2500      	movs	r5, #0
					uint8_t led_index = convert_reed_index_to_led_index(i);
 8001294:	b2e8      	uxtb	r0, r5
 8001296:	f7ff f9a3 	bl	80005e0 <convert_reed_index_to_led_index>
					if(bitmap_get_bit(board_bitmap, i)) {
 800129a:	002a      	movs	r2, r5
					uint8_t led_index = convert_reed_index_to_led_index(i);
 800129c:	0004      	movs	r4, r0
					if(bitmap_get_bit(board_bitmap, i)) {
 800129e:	9808      	ldr	r0, [sp, #32]
 80012a0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80012a2:	f7ff f959 	bl	8000558 <bitmap_get_bit>
						colors[led_index][0] = 0; colors[led_index][1] = 255; colors[led_index][2] = 0;
 80012a6:	4374      	muls	r4, r6
					if(bitmap_get_bit(board_bitmap, i)) {
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d015      	beq.n	80012d8 <main+0x28c>
						colors[led_index][0] = 0; colors[led_index][1] = 255; colors[led_index][2] = 0;
 80012ac:	21d6      	movs	r1, #214	@ 0xd6
 80012ae:	2200      	movs	r2, #0
 80012b0:	0049      	lsls	r1, r1, #1
 80012b2:	ab02      	add	r3, sp, #8
 80012b4:	185b      	adds	r3, r3, r1
 80012b6:	551a      	strb	r2, [r3, r4]
 80012b8:	ab6d      	add	r3, sp, #436	@ 0x1b4
 80012ba:	191b      	adds	r3, r3, r4
 80012bc:	39ad      	subs	r1, #173	@ 0xad
 80012be:	7059      	strb	r1, [r3, #1]
 80012c0:	709a      	strb	r2, [r3, #2]
				for(uint8_t i = 0; i < LED_NUMBER; ++i){
 80012c2:	3501      	adds	r5, #1
 80012c4:	2d40      	cmp	r5, #64	@ 0x40
 80012c6:	d1e5      	bne.n	8001294 <main+0x248>
					rgb_update_buffer(pwm_data, colors);
 80012c8:	a89d      	add	r0, sp, #628	@ 0x274
 80012ca:	a96d      	add	r1, sp, #436	@ 0x1b4
 80012cc:	f000 f8fe 	bl	80014cc <rgb_update_buffer>
					HAL_TIM_PWM_Send_To_DMA(pwm_data);
 80012d0:	a89d      	add	r0, sp, #628	@ 0x274
 80012d2:	f7ff fdc3 	bl	8000e5c <HAL_TIM_PWM_Send_To_DMA>
 80012d6:	e7b9      	b.n	800124c <main+0x200>
						colors[led_index][0] = 255; colors[led_index][1] = 0; colors[led_index][2] = 0;
 80012d8:	22d6      	movs	r2, #214	@ 0xd6
 80012da:	ab02      	add	r3, sp, #8
 80012dc:	0052      	lsls	r2, r2, #1
 80012de:	189b      	adds	r3, r3, r2
 80012e0:	3aad      	subs	r2, #173	@ 0xad
 80012e2:	551a      	strb	r2, [r3, r4]
 80012e4:	ab6d      	add	r3, sp, #436	@ 0x1b4
 80012e6:	191b      	adds	r3, r3, r4
 80012e8:	7058      	strb	r0, [r3, #1]
 80012ea:	7098      	strb	r0, [r3, #2]
 80012ec:	e7e9      	b.n	80012c2 <main+0x276>
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	fffff124 	.word	0xfffff124
 80012f4:	00000c64 	.word	0x00000c64
 80012f8:	40021000 	.word	0x40021000
 80012fc:	50000800 	.word	0x50000800
 8001300:	00001870 	.word	0x00001870
 8001304:	50000400 	.word	0x50000400
 8001308:	200003c0 	.word	0x200003c0
 800130c:	40005400 	.word	0x40005400
 8001310:	00b07cb4 	.word	0x00b07cb4
 8001314:	20000284 	.word	0x20000284
 8001318:	40004400 	.word	0x40004400
 800131c:	20000374 	.word	0x20000374
 8001320:	40014800 	.word	0x40014800
 8001324:	20000280 	.word	0x20000280
 8001328:	20000078 	.word	0x20000078
				read_full_board(&board_bitmap);
 800132c:	f7ff fe62 	bl	8000ff4 <read_full_board>
				idx = is_a_piece_lift(board_bitmap, old_board_bitmap);
 8001330:	9808      	ldr	r0, [sp, #32]
 8001332:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8001334:	0022      	movs	r2, r4
 8001336:	002b      	movs	r3, r5
 8001338:	f7ff fdcc 	bl	8000ed4 <is_a_piece_lift>
 800133c:	9001      	str	r0, [sp, #4]
				if(idx != NO_INDEX_FOUND) {
 800133e:	28ff      	cmp	r0, #255	@ 0xff
 8001340:	d011      	beq.n	8001366 <main+0x31a>
					cb_fmt_evt_lift(msg, 64, idx, HAL_GetTick());
 8001342:	f000 fa91 	bl	8001868 <HAL_GetTick>
 8001346:	2140      	movs	r1, #64	@ 0x40
 8001348:	0003      	movs	r3, r0
 800134a:	9a01      	ldr	r2, [sp, #4]
 800134c:	a816      	add	r0, sp, #88	@ 0x58
 800134e:	f7ff fca9 	bl	8000ca4 <cb_fmt_evt_lift>
					HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001352:	a816      	add	r0, sp, #88	@ 0x58
 8001354:	f7fe fede 	bl	8000114 <strlen>
 8001358:	2301      	movs	r3, #1
 800135a:	b282      	uxth	r2, r0
 800135c:	425b      	negs	r3, r3
 800135e:	484b      	ldr	r0, [pc, #300]	@ (800148c <main+0x440>)
 8001360:	a916      	add	r1, sp, #88	@ 0x58
 8001362:	f002 fd3e 	bl	8003de2 <HAL_UART_Transmit>
				idx = is_a_piece_placed(board_bitmap, old_board_bitmap);
 8001366:	9808      	ldr	r0, [sp, #32]
 8001368:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800136a:	0022      	movs	r2, r4
 800136c:	002b      	movs	r3, r5
 800136e:	f7ff fdcc 	bl	8000f0a <is_a_piece_placed>
 8001372:	0004      	movs	r4, r0
				if(idx != NO_INDEX_FOUND) {
 8001374:	28ff      	cmp	r0, #255	@ 0xff
 8001376:	d014      	beq.n	80013a2 <main+0x356>
					leds_clear(colors);
 8001378:	a86d      	add	r0, sp, #436	@ 0x1b4
 800137a:	f7ff fe5c 	bl	8001036 <leds_clear>
					cb_fmt_evt_place(msg, 64, idx, HAL_GetTick());
 800137e:	f000 fa73 	bl	8001868 <HAL_GetTick>
 8001382:	0022      	movs	r2, r4
 8001384:	0003      	movs	r3, r0
 8001386:	2140      	movs	r1, #64	@ 0x40
 8001388:	a816      	add	r0, sp, #88	@ 0x58
 800138a:	f7ff fc9f 	bl	8000ccc <cb_fmt_evt_place>
					HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800138e:	a816      	add	r0, sp, #88	@ 0x58
 8001390:	f7fe fec0 	bl	8000114 <strlen>
 8001394:	2301      	movs	r3, #1
 8001396:	b282      	uxth	r2, r0
 8001398:	425b      	negs	r3, r3
 800139a:	483c      	ldr	r0, [pc, #240]	@ (800148c <main+0x440>)
 800139c:	a916      	add	r1, sp, #88	@ 0x58
 800139e:	f002 fd20 	bl	8003de2 <HAL_UART_Transmit>
  			int r = uart_fifo_get_command(&uartFifo, command, sizeof(command));
 80013a2:	2280      	movs	r2, #128	@ 0x80
 80013a4:	483a      	ldr	r0, [pc, #232]	@ (8001490 <main+0x444>)
 80013a6:	a926      	add	r1, sp, #152	@ 0x98
 80013a8:	f7ff fcbe 	bl	8000d28 <uart_fifo_get_command>
				if (r > 0) {
 80013ac:	2800      	cmp	r0, #0
 80013ae:	dd66      	ble.n	800147e <main+0x432>
					uart_write(command);
 80013b0:	a826      	add	r0, sp, #152	@ 0x98
					cb_parse_cmd(command, &cmd);
 80013b2:	ac46      	add	r4, sp, #280	@ 0x118
					uart_write(command);
 80013b4:	f7ff fd0a 	bl	8000dcc <uart_write>
					cb_parse_cmd(command, &cmd);
 80013b8:	0021      	movs	r1, r4
 80013ba:	a826      	add	r0, sp, #152	@ 0x98
 80013bc:	f7ff f940 	bl	8000640 <cb_parse_cmd>
					memset(command, 0, 64);
 80013c0:	2240      	movs	r2, #64	@ 0x40
 80013c2:	2100      	movs	r1, #0
 80013c4:	a826      	add	r0, sp, #152	@ 0x98
 80013c6:	f003 f92d 	bl	8004624 <memset>
					switch(cmd.type) {
 80013ca:	7820      	ldrb	r0, [r4, #0]
 80013cc:	3801      	subs	r0, #1
 80013ce:	281c      	cmp	r0, #28
 80013d0:	d853      	bhi.n	800147a <main+0x42e>
 80013d2:	f7fe fea7 	bl	8000124 <__gnu_thumb1_case_uqi>
 80013d6:	130f      	.short	0x130f
 80013d8:	2f2d2415 	.word	0x2f2d2415
 80013dc:	52523331 	.word	0x52523331
 80013e0:	52525242 	.word	0x52525242
 80013e4:	52525252 	.word	0x52525252
 80013e8:	5252524c 	.word	0x5252524c
 80013ec:	4c4c4c4c 	.word	0x4c4c4c4c
 80013f0:	4e4c      	.short	0x4e4c
 80013f2:	50          	.byte	0x50
 80013f3:	00          	.byte	0x00
						case CB_CMD_PING:      uart_write("OK PING\r\n"); break;
 80013f4:	4827      	ldr	r0, [pc, #156]	@ (8001494 <main+0x448>)
						default: uart_write("ERR CMD\r\n"); break;
 80013f6:	f7ff fce9 	bl	8000dcc <uart_write>
 80013fa:	e765      	b.n	80012c8 <main+0x27c>
						case CB_CMD_VER_Q:     uart_write("OK FW=FW1.0.0 HW=PCBv1\r\n"); break;
 80013fc:	4826      	ldr	r0, [pc, #152]	@ (8001498 <main+0x44c>)
 80013fe:	e7fa      	b.n	80013f6 <main+0x3aa>
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8001400:	f000 fa32 	bl	8001868 <HAL_GetTick>
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8001404:	2130      	movs	r1, #48	@ 0x30
static inline uint32_t t_ms(void){ return HAL_GetTick(); }
 8001406:	0003      	movs	r3, r0
						case CB_CMD_TIME_Q:   { char o[48]; int n=snprintf(o,sizeof o,"OK TIME %lu\r\n",(unsigned long)t_ms()); uart_write_n(o,(size_t)n); } break;
 8001408:	4a24      	ldr	r2, [pc, #144]	@ (800149c <main+0x450>)
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 800140a:	a80a      	add	r0, sp, #40	@ 0x28
 800140c:	f003 f888 	bl	8004520 <sniprintf>
static void uart_write_n(const char *s, size_t n){ HAL_UART_Transmit(&huart2,(uint8_t*)s,(uint16_t)n,100); }
 8001410:	2364      	movs	r3, #100	@ 0x64
 8001412:	b282      	uxth	r2, r0
 8001414:	a90a      	add	r1, sp, #40	@ 0x28
 8001416:	481d      	ldr	r0, [pc, #116]	@ (800148c <main+0x440>)
 8001418:	f002 fce3 	bl	8003de2 <HAL_UART_Transmit>
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 800141c:	e754      	b.n	80012c8 <main+0x27c>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800141e:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001422:	4b1f      	ldr	r3, [pc, #124]	@ (80014a0 <main+0x454>)
 8001424:	4a1f      	ldr	r2, [pc, #124]	@ (80014a4 <main+0x458>)
 8001426:	60da      	str	r2, [r3, #12]
 8001428:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800142c:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 800142e:	e7fd      	b.n	800142c <main+0x3e0>
						case CB_CMD_SAVE:      uart_write("OK SAVE\r\n"); break;
 8001430:	481d      	ldr	r0, [pc, #116]	@ (80014a8 <main+0x45c>)
 8001432:	e7e0      	b.n	80013f6 <main+0x3aa>
						case CB_CMD_STREAM:    /* cmd.u.stream.on */ uart_write("OK STREAM\r\n"); break;
 8001434:	481d      	ldr	r0, [pc, #116]	@ (80014ac <main+0x460>)
 8001436:	e7de      	b.n	80013f6 <main+0x3aa>
						case CB_CMD_READ_ALL:  uart_write("OK READ ALL 0x0000000000000000\r\n"); break;
 8001438:	481d      	ldr	r0, [pc, #116]	@ (80014b0 <main+0x464>)
 800143a:	e7dc      	b.n	80013f6 <main+0x3aa>
    *file = (uint8_t)(idx % 8u);
 800143c:	2207      	movs	r2, #7
						case CB_CMD_READ_SQ:  { char sq[3]; cb_sq_to_str(cmd.u.read_sq.idx,sq);
 800143e:	7a23      	ldrb	r3, [r4, #8]
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8001440:	a902      	add	r1, sp, #8
    *file = (uint8_t)(idx % 8u);
 8001442:	401a      	ands	r2, r3
    *rank = (uint8_t)(idx / 8u);
 8001444:	08db      	lsrs	r3, r3, #3
    out[0] = (char)('A'+f); out[1]=(char)('1'+r); out[2]='\0';
 8001446:	3331      	adds	r3, #49	@ 0x31
 8001448:	714b      	strb	r3, [r1, #5]
 800144a:	2300      	movs	r3, #0
 800144c:	3241      	adds	r2, #65	@ 0x41
 800144e:	710a      	strb	r2, [r1, #4]
 8001450:	718b      	strb	r3, [r1, #6]
																		char o[32]; int n=snprintf(o,sizeof o,"OK READ SQ %s 0\r\n",sq); uart_write_n(o,(size_t)n); } break;
 8001452:	4a18      	ldr	r2, [pc, #96]	@ (80014b4 <main+0x468>)
 8001454:	2120      	movs	r1, #32
 8001456:	ab03      	add	r3, sp, #12
 8001458:	e7d7      	b.n	800140a <main+0x3be>
	colors[index][0] = r;
 800145a:	7a23      	ldrb	r3, [r4, #8]
 800145c:	a86d      	add	r0, sp, #436	@ 0x1b4
 800145e:	4373      	muls	r3, r6
						case CB_CMD_LED_SET:       led_set(cmd.u.led_set.idx, cmd.u.led_set.r, cmd.u.led_set.g, cmd.u.led_set.b, colors); uart_write("OK\r\n"); break;
 8001460:	7aa1      	ldrb	r1, [r4, #10]
	colors[index][0] = r;
 8001462:	18c3      	adds	r3, r0, r3
						case CB_CMD_LED_SET:       led_set(cmd.u.led_set.idx, cmd.u.led_set.r, cmd.u.led_set.g, cmd.u.led_set.b, colors); uart_write("OK\r\n"); break;
 8001464:	7ae2      	ldrb	r2, [r4, #11]
	colors[index][0] = r;
 8001466:	7a60      	ldrb	r0, [r4, #9]
	colors[index][1] = g;
 8001468:	7059      	strb	r1, [r3, #1]
	colors[index][0] = r;
 800146a:	7018      	strb	r0, [r3, #0]
	colors[index][2] = b;
 800146c:	709a      	strb	r2, [r3, #2]
						case CB_CMD_LED_MAP_HEX:   /* cmd.u.led_map_hex.hex192 */ uart_write("OK\r\n"); break;
 800146e:	4812      	ldr	r0, [pc, #72]	@ (80014b8 <main+0x46c>)
 8001470:	e7c1      	b.n	80013f6 <main+0x3aa>
						case CB_CMD_CFG_Q:         uart_write("OK CFG\r\n"); break;
 8001472:	4812      	ldr	r0, [pc, #72]	@ (80014bc <main+0x470>)
 8001474:	e7bf      	b.n	80013f6 <main+0x3aa>
						case CB_CMD_CFG_GET:       uart_write("OK CFG VAL\r\n"); break;
 8001476:	4812      	ldr	r0, [pc, #72]	@ (80014c0 <main+0x474>)
 8001478:	e7bd      	b.n	80013f6 <main+0x3aa>
						default: uart_write("ERR CMD\r\n"); break;
 800147a:	4812      	ldr	r0, [pc, #72]	@ (80014c4 <main+0x478>)
 800147c:	e7bb      	b.n	80013f6 <main+0x3aa>
				} else if (r == -1) {
 800147e:	3001      	adds	r0, #1
 8001480:	d000      	beq.n	8001484 <main+0x438>
 8001482:	e6e3      	b.n	800124c <main+0x200>
						uart_write(command);
 8001484:	a826      	add	r0, sp, #152	@ 0x98
 8001486:	f7ff fca1 	bl	8000dcc <uart_write>
 800148a:	e6df      	b.n	800124c <main+0x200>
 800148c:	20000284 	.word	0x20000284
 8001490:	20000078 	.word	0x20000078
 8001494:	08005002 	.word	0x08005002
 8001498:	0800500c 	.word	0x0800500c
 800149c:	08005025 	.word	0x08005025
 80014a0:	e000ed00 	.word	0xe000ed00
 80014a4:	05fa0004 	.word	0x05fa0004
 80014a8:	08005033 	.word	0x08005033
 80014ac:	0800503d 	.word	0x0800503d
 80014b0:	08005049 	.word	0x08005049
 80014b4:	0800506a 	.word	0x0800506a
 80014b8:	0800507c 	.word	0x0800507c
 80014bc:	08005081 	.word	0x08005081
 80014c0:	0800508a 	.word	0x0800508a
 80014c4:	08005097 	.word	0x08005097

080014c8 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 80014c8:	b672      	cpsid	i
  while (1)
 80014ca:	e7fe      	b.n	80014ca <Error_Handler+0x2>

080014cc <rgb_update_buffer>:

// -------------------------------------------------------------------
// Fill the buffer PWM depending on the table "colors"
// -------------------------------------------------------------------
void rgb_update_buffer(uint16_t *pwm_data, uint8_t colors[][3])
{
 80014cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
        				 ((uint32_t)colors[led][0] << 8) |  // G
                         ((uint32_t)colors[led][2] << 0);  // R
        for(int i = 0; i < 24; i++)
        {
            if(color & (1 << (23-i)))
 80014ce:	230d      	movs	r3, #13
{
 80014d0:	2400      	movs	r4, #0
            if(color & (1 << (23-i)))
 80014d2:	469c      	mov	ip, r3
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80014d4:	2517      	movs	r5, #23
 80014d6:	784b      	ldrb	r3, [r1, #1]
        				 ((uint32_t)colors[led][0] << 8) |  // G
 80014d8:	780a      	ldrb	r2, [r1, #0]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80014da:	041b      	lsls	r3, r3, #16
        				 ((uint32_t)colors[led][0] << 8) |  // G
 80014dc:	0212      	lsls	r2, r2, #8
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80014de:	4313      	orrs	r3, r2
                         ((uint32_t)colors[led][2] << 0);  // R
 80014e0:	788a      	ldrb	r2, [r1, #2]
        uint32_t color = ((uint32_t)colors[led][1] << 16) |  // R
 80014e2:	4313      	orrs	r3, r2
        for(int i = 0; i < 24; i++)
 80014e4:	0062      	lsls	r2, r4, #1
 80014e6:	1882      	adds	r2, r0, r2
            if(color & (1 << (23-i)))
 80014e8:	2601      	movs	r6, #1
 80014ea:	40ae      	lsls	r6, r5
 80014ec:	271a      	movs	r7, #26
 80014ee:	4233      	tst	r3, r6
 80014f0:	d100      	bne.n	80014f4 <rgb_update_buffer+0x28>
 80014f2:	4667      	mov	r7, ip
            	pwm_data[led*24 + i] = HIGH_DUTY;
 80014f4:	8017      	strh	r7, [r2, #0]
        for(int i = 0; i < 24; i++)
 80014f6:	3202      	adds	r2, #2
 80014f8:	3d01      	subs	r5, #1
 80014fa:	d2f5      	bcs.n	80014e8 <rgb_update_buffer+0x1c>
    for(int led = 0; led < LED_NUMBER; led++)
 80014fc:	23c0      	movs	r3, #192	@ 0xc0
 80014fe:	3418      	adds	r4, #24
 8001500:	3103      	adds	r1, #3
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	429c      	cmp	r4, r3
 8001506:	d1e5      	bne.n	80014d4 <rgb_update_buffer+0x8>
    }

    // Ajoute les zéros pour le reset (>50µs)
    for(int i = 24*LED_NUMBER; i < LED_BUFFER_SIZE; i++)
    {
    	pwm_data[i] = 0;
 8001508:	23c0      	movs	r3, #192	@ 0xc0
 800150a:	011b      	lsls	r3, r3, #4
 800150c:	2264      	movs	r2, #100	@ 0x64
 800150e:	2100      	movs	r1, #0
 8001510:	18c0      	adds	r0, r0, r3
 8001512:	f003 f887 	bl	8004624 <memset>
    }
}
 8001516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001518 <HAL_MspInit>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
<<<<<<< HEAD
 800131c:	2101      	movs	r1, #1
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <HAL_MspInit+0x2c>)
{
 8001320:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001324:	430a      	orrs	r2, r1
 8001326:	641a      	str	r2, [r3, #64]	@ 0x40
 8001328:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800132a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 800132c:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132e:	9200      	str	r2, [sp, #0]
 8001330:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001334:	0549      	lsls	r1, r1, #21
 8001336:	430a      	orrs	r2, r1
 8001338:	63da      	str	r2, [r3, #60]	@ 0x3c
 800133a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800133c:	400b      	ands	r3, r1
 800133e:	9301      	str	r3, [sp, #4]
 8001340:	9b01      	ldr	r3, [sp, #4]
=======
<<<<<<< HEAD
 8000cee:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <HAL_MspInit+0x44>)
 8000cf0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <HAL_MspInit+0x44>)
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <HAL_MspInit+0x44>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4013      	ands	r3, r2
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <HAL_MspInit+0x44>)
 8000d08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d0a:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <HAL_MspInit+0x44>)
 8000d0c:	2180      	movs	r1, #128	@ 0x80
 8000d0e:	0549      	lsls	r1, r1, #21
 8000d10:	430a      	orrs	r2, r1
 8000d12:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d14:	4b05      	ldr	r3, [pc, #20]	@ (8000d2c <HAL_MspInit+0x44>)
 8000d16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d18:	2380      	movs	r3, #128	@ 0x80
 8000d1a:	055b      	lsls	r3, r3, #21
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]
=======
 8001518:	2101      	movs	r1, #1
 800151a:	4b0a      	ldr	r3, [pc, #40]	@ (8001544 <HAL_MspInit+0x2c>)
{
 800151c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001520:	430a      	orrs	r2, r1
 8001522:	641a      	str	r2, [r3, #64]	@ 0x40
 8001524:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001526:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8001528:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800152a:	9200      	str	r2, [sp, #0]
 800152c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001530:	0549      	lsls	r1, r1, #21
 8001532:	430a      	orrs	r2, r1
 8001534:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001538:	400b      	ands	r3, r1
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	9b01      	ldr	r3, [sp, #4]
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
<<<<<<< HEAD
 8001342:	b002      	add	sp, #8
 8001344:	4770      	bx	lr
 8001346:	46c0      	nop			@ (mov r8, r8)
 8001348:	40021000 	.word	0x40021000

0800134c <HAL_TIM_Base_MspInit>:
=======
<<<<<<< HEAD
 8000d22:	46c0      	nop			@ (mov r8, r8)
 8000d24:	46bd      	mov	sp, r7
 8000d26:	b002      	add	sp, #8
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	46c0      	nop			@ (mov r8, r8)
 8000d2c:	40021000 	.word	0x40021000

08000d30 <HAL_I2C_MspInit>:
=======
 800153e:	b002      	add	sp, #8
 8001540:	4770      	bx	lr
 8001542:	46c0      	nop			@ (mov r8, r8)
 8001544:	40021000 	.word	0x40021000

08001548 <HAL_I2C_MspInit>:
>>>>>>> 53-création-de-la-gui
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
<<<<<<< HEAD
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b091      	sub	sp, #68	@ 0x44
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	232c      	movs	r3, #44	@ 0x2c
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	0018      	movs	r0, r3
 8000d3e:	2314      	movs	r3, #20
 8000d40:	001a      	movs	r2, r3
 8000d42:	2100      	movs	r1, #0
 8000d44:	f003 fd3c 	bl	80047c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d48:	2414      	movs	r4, #20
 8000d4a:	193b      	adds	r3, r7, r4
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	2318      	movs	r3, #24
 8000d50:	001a      	movs	r2, r3
 8000d52:	2100      	movs	r1, #0
 8000d54:	f003 fd34 	bl	80047c0 <memset>
  if(hi2c->Instance==I2C1)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a22      	ldr	r2, [pc, #136]	@ (8000de8 <HAL_I2C_MspInit+0xb8>)
 8000d5e:	4293      	cmp	r3, r2
 8000d60:	d13e      	bne.n	8000de0 <HAL_I2C_MspInit+0xb0>
=======
 8001548:	b510      	push	{r4, lr}
 800154a:	0004      	movs	r4, r0
 800154c:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154e:	2214      	movs	r2, #20
 8001550:	2100      	movs	r1, #0
 8001552:	a803      	add	r0, sp, #12
 8001554:	f003 f866 	bl	8004624 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001558:	2218      	movs	r2, #24
 800155a:	2100      	movs	r1, #0
 800155c:	a808      	add	r0, sp, #32
 800155e:	f003 f861 	bl	8004624 <memset>
  if(hi2c->Instance==I2C1)
 8001562:	4b17      	ldr	r3, [pc, #92]	@ (80015c0 <HAL_I2C_MspInit+0x78>)
 8001564:	6822      	ldr	r2, [r4, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d128      	bne.n	80015bc <HAL_I2C_MspInit+0x74>
>>>>>>> 53-création-de-la-gui

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
<<<<<<< HEAD
 8000d62:	193b      	adds	r3, r7, r4
 8000d64:	2220      	movs	r2, #32
 8000d66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000d68:	193b      	adds	r3, r7, r4
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d6e:	193b      	adds	r3, r7, r4
 8000d70:	0018      	movs	r0, r3
 8000d72:	f001 fd81 	bl	8002878 <HAL_RCCEx_PeriphCLKConfig>
 8000d76:	1e03      	subs	r3, r0, #0
 8000d78:	d001      	beq.n	8000d7e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000d7a:	f7ff ff31 	bl	8000be0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d82:	4b1a      	ldr	r3, [pc, #104]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000d84:	2102      	movs	r1, #2
 8000d86:	430a      	orrs	r2, r1
 8000d88:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d8a:	4b18      	ldr	r3, [pc, #96]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000d8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d8e:	2202      	movs	r2, #2
 8000d90:	4013      	ands	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 8000d96:	212c      	movs	r1, #44	@ 0x2c
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	2290      	movs	r2, #144	@ 0x90
 8000d9c:	0092      	lsls	r2, r2, #2
 8000d9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2212      	movs	r2, #18
 8000da4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2200      	movs	r2, #0
 8000daa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2200      	movs	r2, #0
 8000db0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2206      	movs	r2, #6
 8000db6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <HAL_I2C_MspInit+0xc0>)
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	0010      	movs	r0, r2
 8000dc0:	f000 fd78 	bl	80018b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000dc4:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000dc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dc8:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000dca:	2180      	movs	r1, #128	@ 0x80
 8000dcc:	0389      	lsls	r1, r1, #14
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000dd2:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <HAL_I2C_MspInit+0xbc>)
 8000dd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000dd6:	2380      	movs	r3, #128	@ 0x80
 8000dd8:	039b      	lsls	r3, r3, #14
 8000dda:	4013      	ands	r3, r2
 8000ddc:	60fb      	str	r3, [r7, #12]
 8000dde:	68fb      	ldr	r3, [r7, #12]
=======
 800156a:	2320      	movs	r3, #32
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156c:	a808      	add	r0, sp, #32
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800156e:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001570:	f001 f824 	bl	80025bc <HAL_RCCEx_PeriphCLKConfig>
 8001574:	2800      	cmp	r0, #0
 8001576:	d001      	beq.n	800157c <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 8001578:	f7ff ffa6 	bl	80014c8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800157c:	2202      	movs	r2, #2
 800157e:	4c11      	ldr	r4, [pc, #68]	@ (80015c4 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001580:	4811      	ldr	r0, [pc, #68]	@ (80015c8 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001582:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001584:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001586:	4313      	orrs	r3, r2
 8001588:	6363      	str	r3, [r4, #52]	@ 0x34
 800158a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800158c:	4013      	ands	r3, r2
 800158e:	9301      	str	r3, [sp, #4]
 8001590:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_6;
 8001592:	2390      	movs	r3, #144	@ 0x90
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001598:	2312      	movs	r3, #18
 800159a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	2300      	movs	r3, #0
 800159e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80015a2:	3306      	adds	r3, #6
 80015a4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a6:	f000 fb59 	bl	8001c5c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015aa:	2280      	movs	r2, #128	@ 0x80
 80015ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80015ae:	0392      	lsls	r2, r2, #14
 80015b0:	4313      	orrs	r3, r2
 80015b2:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80015b4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80015b6:	4013      	ands	r3, r2
 80015b8:	9302      	str	r3, [sp, #8]
 80015ba:	9b02      	ldr	r3, [sp, #8]
>>>>>>> 53-création-de-la-gui

    /* USER CODE END I2C1_MspInit 1 */

  }

}
<<<<<<< HEAD
 8000de0:	46c0      	nop			@ (mov r8, r8)
 8000de2:	46bd      	mov	sp, r7
 8000de4:	b011      	add	sp, #68	@ 0x44
 8000de6:	bd90      	pop	{r4, r7, pc}
 8000de8:	40005400 	.word	0x40005400
 8000dec:	40021000 	.word	0x40021000
 8000df0:	50000400 	.word	0x50000400

08000df4 <HAL_TIM_Base_MspInit>:
=======
 80015bc:	b00e      	add	sp, #56	@ 0x38
 80015be:	bd10      	pop	{r4, pc}
 80015c0:	40005400 	.word	0x40005400
 80015c4:	40021000 	.word	0x40021000
 80015c8:	50000400 	.word	0x50000400

080015cc <HAL_TIM_Base_MspInit>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
<<<<<<< HEAD
 800134c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM17)
 800134e:	4b1a      	ldr	r3, [pc, #104]	@ (80013b8 <HAL_TIM_Base_MspInit+0x6c>)
 8001350:	6802      	ldr	r2, [r0, #0]
{
 8001352:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM17)
 8001354:	429a      	cmp	r2, r3
 8001356:	d12e      	bne.n	80013b6 <HAL_TIM_Base_MspInit+0x6a>
=======
<<<<<<< HEAD
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a24      	ldr	r2, [pc, #144]	@ (8000e94 <HAL_TIM_Base_MspInit+0xa0>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d141      	bne.n	8000e8a <HAL_TIM_Base_MspInit+0x96>
=======
 80015cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM17)
 80015ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <HAL_TIM_Base_MspInit+0x6c>)
 80015d0:	6802      	ldr	r2, [r0, #0]
{
 80015d2:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM17)
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d12e      	bne.n	8001636 <HAL_TIM_Base_MspInit+0x6a>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
<<<<<<< HEAD
 8001358:	2180      	movs	r1, #128	@ 0x80
 800135a:	4b18      	ldr	r3, [pc, #96]	@ (80013bc <HAL_TIM_Base_MspInit+0x70>)
 800135c:	02c9      	lsls	r1, r1, #11
 800135e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
=======
<<<<<<< HEAD
 8000e06:	4b24      	ldr	r3, [pc, #144]	@ (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e0a:	4b23      	ldr	r3, [pc, #140]	@ (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e0c:	2180      	movs	r1, #128	@ 0x80
 8000e0e:	02c9      	lsls	r1, r1, #11
 8000e10:	430a      	orrs	r2, r1
 8000e12:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e14:	4b20      	ldr	r3, [pc, #128]	@ (8000e98 <HAL_TIM_Base_MspInit+0xa4>)
 8000e16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e18:	2380      	movs	r3, #128	@ 0x80
 8000e1a:	02db      	lsls	r3, r3, #11
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
=======
 80015d8:	2180      	movs	r1, #128	@ 0x80
 80015da:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_TIM_Base_MspInit+0x70>)
 80015dc:	02c9      	lsls	r1, r1, #11
 80015de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
>>>>>>> 53-création-de-la-gui
>>>>>>> main

    /* TIM17 DMA Init */
    /* TIM17_CH1 Init */
    hdma_tim17_ch1.Instance = DMA1_Channel1;
<<<<<<< HEAD
 8001360:	4c17      	ldr	r4, [pc, #92]	@ (80013c0 <HAL_TIM_Base_MspInit+0x74>)
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001362:	430a      	orrs	r2, r1
 8001364:	641a      	str	r2, [r3, #64]	@ 0x40
 8001366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
=======
<<<<<<< HEAD
 8000e22:	4b1e      	ldr	r3, [pc, #120]	@ (8000e9c <HAL_TIM_Base_MspInit+0xa8>)
 8000e24:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea0 <HAL_TIM_Base_MspInit+0xac>)
 8000e26:	601a      	str	r2, [r3, #0]
>>>>>>> main
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001368:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM17_CLK_ENABLE();
 800136a:	400b      	ands	r3, r1
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	9b01      	ldr	r3, [sp, #4]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 8001370:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_TIM_Base_MspInit+0x78>)
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001372:	6122      	str	r2, [r4, #16]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 8001374:	6023      	str	r3, [r4, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 8001376:	232f      	movs	r3, #47	@ 0x2f
 8001378:	6063      	str	r3, [r4, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800137a:	3b1f      	subs	r3, #31
 800137c:	60a3      	str	r3, [r4, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800137e:	2300      	movs	r3, #0
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001380:	1892      	adds	r2, r2, r2
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001382:	60e3      	str	r3, [r4, #12]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001384:	6162      	str	r2, [r4, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8001386:	61e3      	str	r3, [r4, #28]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001388:	2280      	movs	r2, #128	@ 0x80
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800138a:	2380      	movs	r3, #128	@ 0x80
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800138c:	00d2      	lsls	r2, r2, #3
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800138e:	015b      	lsls	r3, r3, #5
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001390:	0020      	movs	r0, r4
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001392:	61a2      	str	r2, [r4, #24]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001394:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001396:	f000 f9c9 	bl	800172c <HAL_DMA_Init>
 800139a:	2800      	cmp	r0, #0
 800139c:	d001      	beq.n	80013a2 <HAL_TIM_Base_MspInit+0x56>
    {
      Error_Handler();
 800139e:	f7ff ff71 	bl	8001284 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2016      	movs	r0, #22
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 80013a6:	626c      	str	r4, [r5, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80013a8:	0011      	movs	r1, r2
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 80013aa:	62a5      	str	r5, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80013ac:	f000 f934 	bl	8001618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
<<<<<<< HEAD
 80013b0:	2016      	movs	r0, #22
 80013b2:	f000 f95b 	bl	800166c <HAL_NVIC_EnableIRQ>
=======
 8000e84:	2016      	movs	r0, #22
 8000e86:	f000 fa3c 	bl	8001302 <HAL_NVIC_EnableIRQ>
=======
 80015e0:	4c17      	ldr	r4, [pc, #92]	@ (8001640 <HAL_TIM_Base_MspInit+0x74>)
    __HAL_RCC_TIM17_CLK_ENABLE();
 80015e2:	430a      	orrs	r2, r1
 80015e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80015e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80015e8:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM17_CLK_ENABLE();
 80015ea:	400b      	ands	r3, r1
 80015ec:	9301      	str	r3, [sp, #4]
 80015ee:	9b01      	ldr	r3, [sp, #4]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 80015f0:	4b14      	ldr	r3, [pc, #80]	@ (8001644 <HAL_TIM_Base_MspInit+0x78>)
    hdma_tim17_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80015f2:	6122      	str	r2, [r4, #16]
    hdma_tim17_ch1.Instance = DMA1_Channel1;
 80015f4:	6023      	str	r3, [r4, #0]
    hdma_tim17_ch1.Init.Request = DMA_REQUEST_TIM17_CH1;
 80015f6:	232f      	movs	r3, #47	@ 0x2f
 80015f8:	6063      	str	r3, [r4, #4]
    hdma_tim17_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015fa:	3b1f      	subs	r3, #31
 80015fc:	60a3      	str	r3, [r4, #8]
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80015fe:	2300      	movs	r3, #0
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001600:	1892      	adds	r2, r2, r2
    hdma_tim17_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001602:	60e3      	str	r3, [r4, #12]
    hdma_tim17_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001604:	6162      	str	r2, [r4, #20]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim17_ch1.Init.Mode = DMA_NORMAL;
 8001606:	61e3      	str	r3, [r4, #28]
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001608:	2280      	movs	r2, #128	@ 0x80
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800160a:	2380      	movs	r3, #128	@ 0x80
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800160c:	00d2      	lsls	r2, r2, #3
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800160e:	015b      	lsls	r3, r3, #5
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001610:	0020      	movs	r0, r4
    hdma_tim17_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001612:	61a2      	str	r2, [r4, #24]
    hdma_tim17_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001614:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim17_ch1) != HAL_OK)
 8001616:	f000 f9b7 	bl	8001988 <HAL_DMA_Init>
 800161a:	2800      	cmp	r0, #0
 800161c:	d001      	beq.n	8001622 <HAL_TIM_Base_MspInit+0x56>
    {
      Error_Handler();
 800161e:	f7ff ff53 	bl	80014c8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001622:	2200      	movs	r2, #0
 8001624:	2016      	movs	r0, #22
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 8001626:	626c      	str	r4, [r5, #36]	@ 0x24
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 8001628:	0011      	movs	r1, r2
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim17_ch1);
 800162a:	62a5      	str	r5, [r4, #40]	@ 0x28
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 800162c:	f000 f922 	bl	8001874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 8001630:	2016      	movs	r0, #22
 8001632:	f000 f949 	bl	80018c8 <HAL_NVIC_EnableIRQ>
>>>>>>> 53-création-de-la-gui
>>>>>>> main

    /* USER CODE END TIM17_MspInit 1 */

  }

}
<<<<<<< HEAD
 80013b6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80013b8:	40014800 	.word	0x40014800
 80013bc:	40021000 	.word	0x40021000
 80013c0:	20000620 	.word	0x20000620
 80013c4:	40020008 	.word	0x40020008
=======
<<<<<<< HEAD
 8000e8a:	46c0      	nop			@ (mov r8, r8)
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	b004      	add	sp, #16
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	46c0      	nop			@ (mov r8, r8)
 8000e94:	40014800 	.word	0x40014800
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	200000cc 	.word	0x200000cc
 8000ea0:	40020008 	.word	0x40020008
>>>>>>> main

080013c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013c8:	b510      	push	{r4, lr}
 80013ca:	0004      	movs	r4, r0
 80013cc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ce:	2214      	movs	r2, #20
 80013d0:	2100      	movs	r1, #0
 80013d2:	a801      	add	r0, sp, #4
 80013d4:	f002 fd64 	bl	8003ea0 <memset>
  if(htim->Instance==TIM17)
<<<<<<< HEAD
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <HAL_TIM_MspPostInit+0x44>)
 80013da:	6822      	ldr	r2, [r4, #0]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d113      	bne.n	8001408 <HAL_TIM_MspPostInit+0x40>
=======
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a14      	ldr	r2, [pc, #80]	@ (8000f14 <HAL_TIM_MspPostInit+0x70>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d122      	bne.n	8000f0c <HAL_TIM_MspPostInit+0x68>
=======
 8001636:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8001638:	40014800 	.word	0x40014800
 800163c:	40021000 	.word	0x40021000
 8001640:	20000318 	.word	0x20000318
 8001644:	40020008 	.word	0x40020008

08001648 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001648:	b510      	push	{r4, lr}
 800164a:	0004      	movs	r4, r0
 800164c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164e:	2214      	movs	r2, #20
 8001650:	2100      	movs	r1, #0
 8001652:	a801      	add	r0, sp, #4
 8001654:	f002 ffe6 	bl	8004624 <memset>
  if(htim->Instance==TIM17)
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <HAL_TIM_MspPostInit+0x44>)
 800165a:	6822      	ldr	r2, [r4, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d113      	bne.n	8001688 <HAL_TIM_MspPostInit+0x40>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
<<<<<<< HEAD
 80013e0:	2101      	movs	r1, #1
 80013e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <HAL_TIM_MspPostInit+0x48>)
=======
<<<<<<< HEAD
 8000ec6:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <HAL_TIM_MspPostInit+0x74>)
 8000ec8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000eca:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <HAL_TIM_MspPostInit+0x74>)
 8000ecc:	2101      	movs	r1, #1
 8000ece:	430a      	orrs	r2, r1
 8000ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ed2:	4b11      	ldr	r3, [pc, #68]	@ (8000f18 <HAL_TIM_MspPostInit+0x74>)
 8000ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60bb      	str	r3, [r7, #8]
 8000edc:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
>>>>>>> main
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
<<<<<<< HEAD
 80013e4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013e8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	430a      	orrs	r2, r1
 80013ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80013ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013f0:	400b      	ands	r3, r1
 80013f2:	9300      	str	r3, [sp, #0]
 80013f4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013f6:	2380      	movs	r3, #128	@ 0x80
 80013f8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	3b7e      	subs	r3, #126	@ 0x7e
 80013fc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013fe:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8001400:	3303      	adds	r3, #3
 8001402:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001404:	f000 fafc 	bl	8001a00 <HAL_GPIO_Init>
=======
 8000efe:	187a      	adds	r2, r7, r1
 8000f00:	23a0      	movs	r3, #160	@ 0xa0
 8000f02:	05db      	lsls	r3, r3, #23
 8000f04:	0011      	movs	r1, r2
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fcd4 	bl	80018b4 <HAL_GPIO_Init>
=======
 8001660:	2101      	movs	r1, #1
 8001662:	4b0b      	ldr	r3, [pc, #44]	@ (8001690 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001664:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001668:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166a:	430a      	orrs	r2, r1
 800166c:	635a      	str	r2, [r3, #52]	@ 0x34
 800166e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001670:	400b      	ands	r3, r1
 8001672:	9300      	str	r3, [sp, #0]
 8001674:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001676:	2380      	movs	r3, #128	@ 0x80
 8001678:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	3b7e      	subs	r3, #126	@ 0x7e
 800167c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8001680:	3303      	adds	r3, #3
 8001682:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f000 faea 	bl	8001c5c <HAL_GPIO_Init>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
<<<<<<< HEAD
 8001408:	b006      	add	sp, #24
 800140a:	bd10      	pop	{r4, pc}
 800140c:	40014800 	.word	0x40014800
 8001410:	40021000 	.word	0x40021000

08001414 <HAL_UART_MspInit>:
=======
<<<<<<< HEAD
 8000f0c:	46c0      	nop			@ (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b009      	add	sp, #36	@ 0x24
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	40014800 	.word	0x40014800
 8000f18:	40021000 	.word	0x40021000

08000f1c <HAL_UART_MspInit>:
=======
 8001688:	b006      	add	sp, #24
 800168a:	bd10      	pop	{r4, pc}
 800168c:	40014800 	.word	0x40014800
 8001690:	40021000 	.word	0x40021000

08001694 <HAL_UART_MspInit>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
<<<<<<< HEAD
 8001414:	b510      	push	{r4, lr}
 8001416:	0004      	movs	r4, r0
 8001418:	b088      	sub	sp, #32
=======
<<<<<<< HEAD
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b08b      	sub	sp, #44	@ 0x2c
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
>>>>>>> main
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141a:	2214      	movs	r2, #20
 800141c:	2100      	movs	r1, #0
 800141e:	a803      	add	r0, sp, #12
 8001420:	f002 fd3e 	bl	8003ea0 <memset>
  if(huart->Instance==USART2)
<<<<<<< HEAD
 8001424:	4b14      	ldr	r3, [pc, #80]	@ (8001478 <HAL_UART_MspInit+0x64>)
 8001426:	6822      	ldr	r2, [r4, #0]
 8001428:	429a      	cmp	r2, r3
 800142a:	d123      	bne.n	8001474 <HAL_UART_MspInit+0x60>
=======
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a1b      	ldr	r2, [pc, #108]	@ (8000fa8 <HAL_UART_MspInit+0x8c>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d130      	bne.n	8000fa0 <HAL_UART_MspInit+0x84>
=======
 8001694:	b510      	push	{r4, lr}
 8001696:	0004      	movs	r4, r0
 8001698:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169a:	2214      	movs	r2, #20
 800169c:	2100      	movs	r1, #0
 800169e:	a803      	add	r0, sp, #12
 80016a0:	f002 ffc0 	bl	8004624 <memset>
  if(huart->Instance==USART2)
 80016a4:	4b14      	ldr	r3, [pc, #80]	@ (80016f8 <HAL_UART_MspInit+0x64>)
 80016a6:	6822      	ldr	r2, [r4, #0]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d123      	bne.n	80016f4 <HAL_UART_MspInit+0x60>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
<<<<<<< HEAD
 800142c:	2180      	movs	r1, #128	@ 0x80
 800142e:	4b13      	ldr	r3, [pc, #76]	@ (800147c <HAL_UART_MspInit+0x68>)
 8001430:	0289      	lsls	r1, r1, #10
 8001432:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
=======
<<<<<<< HEAD
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f42:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f44:	2180      	movs	r1, #128	@ 0x80
 8000f46:	0289      	lsls	r1, r1, #10
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f4c:	4b17      	ldr	r3, [pc, #92]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f50:	2380      	movs	r3, #128	@ 0x80
 8000f52:	029b      	lsls	r3, r3, #10
 8000f54:	4013      	ands	r3, r2
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	4b14      	ldr	r3, [pc, #80]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f5e:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f60:	2101      	movs	r1, #1
 8000f62:	430a      	orrs	r2, r1
 8000f64:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f66:	4b11      	ldr	r3, [pc, #68]	@ (8000fac <HAL_UART_MspInit+0x90>)
 8000f68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> USART2_CTS
    PA1     ------> USART2_RTS
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000f72:	0021      	movs	r1, r4
 8000f74:	187b      	adds	r3, r7, r1
 8000f76:	220f      	movs	r2, #15
 8000f78:	601a      	str	r2, [r3, #0]
>>>>>>> main
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
<<<<<<< HEAD
 8001434:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001436:	430a      	orrs	r2, r1
 8001438:	63da      	str	r2, [r3, #60]	@ 0x3c
 800143a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800143c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 800143e:	400a      	ands	r2, r1
 8001440:	9201      	str	r2, [sp, #4]
 8001442:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001444:	2201      	movs	r2, #1
 8001446:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001448:	4311      	orrs	r1, r2
 800144a:	6359      	str	r1, [r3, #52]	@ 0x34
 800144c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001450:	4013      	ands	r3, r2
 8001452:	9302      	str	r3, [sp, #8]
 8001454:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001456:	230c      	movs	r3, #12
 8001458:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	3b0a      	subs	r3, #10
 800145c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800145e:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f000 face 	bl	8001a00 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001464:	2200      	movs	r2, #0
 8001466:	201c      	movs	r0, #28
 8001468:	0011      	movs	r1, r2
 800146a:	f000 f8d5 	bl	8001618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800146e:	201c      	movs	r0, #28
 8001470:	f000 f8fc 	bl	800166c <HAL_NVIC_EnableIRQ>
=======
 8000f92:	187a      	adds	r2, r7, r1
 8000f94:	23a0      	movs	r3, #160	@ 0xa0
 8000f96:	05db      	lsls	r3, r3, #23
 8000f98:	0011      	movs	r1, r2
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f000 fc8a 	bl	80018b4 <HAL_GPIO_Init>
=======
 80016ac:	2180      	movs	r1, #128	@ 0x80
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_UART_MspInit+0x68>)
 80016b0:	0289      	lsls	r1, r1, #10
 80016b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b4:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 80016b6:	430a      	orrs	r2, r1
 80016b8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80016ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016bc:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 80016be:	400a      	ands	r2, r1
 80016c0:	9201      	str	r2, [sp, #4]
 80016c2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	2201      	movs	r2, #1
 80016c6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016c8:	4311      	orrs	r1, r2
 80016ca:	6359      	str	r1, [r3, #52]	@ 0x34
 80016cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ce:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d0:	4013      	ands	r3, r2
 80016d2:	9302      	str	r3, [sp, #8]
 80016d4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016d6:	230c      	movs	r3, #12
 80016d8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	3b0a      	subs	r3, #10
 80016dc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80016de:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e0:	f000 fabc 	bl	8001c5c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80016e4:	2200      	movs	r2, #0
 80016e6:	201c      	movs	r0, #28
 80016e8:	0011      	movs	r1, r2
 80016ea:	f000 f8c3 	bl	8001874 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016ee:	201c      	movs	r0, #28
 80016f0:	f000 f8ea 	bl	80018c8 <HAL_NVIC_EnableIRQ>
>>>>>>> 53-création-de-la-gui
>>>>>>> main

    /* USER CODE END USART2_MspInit 1 */

  }

}
<<<<<<< HEAD
 8001474:	b008      	add	sp, #32
 8001476:	bd10      	pop	{r4, pc}
 8001478:	40004400 	.word	0x40004400
 800147c:	40021000 	.word	0x40021000
=======
<<<<<<< HEAD
 8000fa0:	46c0      	nop			@ (mov r8, r8)
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b00b      	add	sp, #44	@ 0x2c
 8000fa6:	bd90      	pop	{r4, r7, pc}
 8000fa8:	40004400 	.word	0x40004400
 8000fac:	40021000 	.word	0x40021000
>>>>>>> main

08001480 <NMI_Handler>:
{
<<<<<<< HEAD
=======
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
=======
 80016f4:	b008      	add	sp, #32
 80016f6:	bd10      	pop	{r4, pc}
 80016f8:	40004400 	.word	0x40004400
 80016fc:	40021000 	.word	0x40021000

08001700 <NMI_Handler>:
{
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
<<<<<<< HEAD
 8001480:	e7fe      	b.n	8001480 <NMI_Handler>
=======
<<<<<<< HEAD
 8000fb4:	46c0      	nop			@ (mov r8, r8)
 8000fb6:	e7fd      	b.n	8000fb4 <NMI_Handler+0x4>
>>>>>>> main

08001482 <HardFault_Handler>:
void HardFault_Handler(void)
{
<<<<<<< HEAD
=======
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
=======
 8001700:	e7fe      	b.n	8001700 <NMI_Handler>

08001702 <HardFault_Handler>:
void HardFault_Handler(void)
{
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
<<<<<<< HEAD
 8001482:	e7fe      	b.n	8001482 <HardFault_Handler>

08001484 <SVC_Handler>:
=======
<<<<<<< HEAD
 8000fbc:	46c0      	nop			@ (mov r8, r8)
 8000fbe:	e7fd      	b.n	8000fbc <HardFault_Handler+0x4>

08000fc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
=======
 8001702:	e7fe      	b.n	8001702 <HardFault_Handler>

08001704 <SVC_Handler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
<<<<<<< HEAD
 8001484:	4770      	bx	lr

08001486 <PendSV_Handler>:
=======
<<<<<<< HEAD
 8000fc4:	46c0      	nop			@ (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}

08000fca <PendSV_Handler>:
=======
 8001704:	4770      	bx	lr

08001706 <PendSV_Handler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
<<<<<<< HEAD
 8001486:	4770      	bx	lr

08001488 <SysTick_Handler>:
=======
<<<<<<< HEAD
{
 8000fca:	b580      	push	{r7, lr}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <SysTick_Handler>:
=======
 8001706:	4770      	bx	lr

08001708 <SysTick_Handler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
<<<<<<< HEAD
 8001488:	b510      	push	{r4, lr}
=======
<<<<<<< HEAD
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
=======
 8001708:	b510      	push	{r4, lr}
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
<<<<<<< HEAD
 800148a:	f000 f8a1 	bl	80015d0 <HAL_IncTick>
=======
<<<<<<< HEAD
 8000fd8:	f000 f8b6 	bl	8001148 <HAL_IncTick>
=======
 800170a:	f000 f8a1 	bl	8001850 <HAL_IncTick>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
<<<<<<< HEAD
 800148e:	bd10      	pop	{r4, pc}

08001490 <DMA1_Channel1_IRQHandler>:
=======
<<<<<<< HEAD
 8000fdc:	46c0      	nop			@ (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <DMA1_Channel1_IRQHandler>:
=======
 800170e:	bd10      	pop	{r4, pc}

08001710 <DMA1_Channel1_IRQHandler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
<<<<<<< HEAD
 8001490:	b510      	push	{r4, lr}
=======
<<<<<<< HEAD
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
=======
 8001710:	b510      	push	{r4, lr}
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim17_ch1);
<<<<<<< HEAD
 8001492:	4802      	ldr	r0, [pc, #8]	@ (800149c <DMA1_Channel1_IRQHandler+0xc>)
 8001494:	f000 fa60 	bl	8001958 <HAL_DMA_IRQHandler>
=======
<<<<<<< HEAD
 8000fe8:	4b03      	ldr	r3, [pc, #12]	@ (8000ff8 <DMA1_Channel1_IRQHandler+0x14>)
 8000fea:	0018      	movs	r0, r3
 8000fec:	f000 fb20 	bl	8001630 <HAL_DMA_IRQHandler>
=======
 8001712:	4802      	ldr	r0, [pc, #8]	@ (800171c <DMA1_Channel1_IRQHandler+0xc>)
 8001714:	f000 fa4e 	bl	8001bb4 <HAL_DMA_IRQHandler>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
<<<<<<< HEAD
 8001498:	bd10      	pop	{r4, pc}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	20000620 	.word	0x20000620
=======
<<<<<<< HEAD
 8000ff0:	46c0      	nop			@ (mov r8, r8)
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	200000cc 	.word	0x200000cc
>>>>>>> main

080014a0 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80014a0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80014a2:	4802      	ldr	r0, [pc, #8]	@ (80014ac <TIM17_IRQHandler+0xc>)
 80014a4:	f001 f81e 	bl	80024e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80014a8:	bd10      	pop	{r4, pc}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	2000067c 	.word	0x2000067c

<<<<<<< HEAD
080014b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80014b0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014b2:	4802      	ldr	r0, [pc, #8]	@ (80014bc <USART2_IRQHandler+0xc>)
 80014b4:	f001 fc6e 	bl	8002d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014b8:	bd10      	pop	{r4, pc}
 80014ba:	46c0      	nop			@ (mov r8, r8)
 80014bc:	2000058c 	.word	0x2000058c

080014c0 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c0:	490b      	ldr	r1, [pc, #44]	@ (80014f0 <_sbrk+0x30>)
 80014c2:	4a0c      	ldr	r2, [pc, #48]	@ (80014f4 <_sbrk+0x34>)
{
 80014c4:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c6:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014c8:	490b      	ldr	r1, [pc, #44]	@ (80014f8 <_sbrk+0x38>)
{
 80014ca:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80014cc:	6808      	ldr	r0, [r1, #0]
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d101      	bne.n	80014d6 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80014d2:	480a      	ldr	r0, [pc, #40]	@ (80014fc <_sbrk+0x3c>)
 80014d4:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014d6:	6808      	ldr	r0, [r1, #0]
 80014d8:	18c3      	adds	r3, r0, r3
 80014da:	4293      	cmp	r3, r2
 80014dc:	d906      	bls.n	80014ec <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80014de:	f002 fd07 	bl	8003ef0 <__errno>
 80014e2:	230c      	movs	r3, #12
 80014e4:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80014e6:	2001      	movs	r0, #1
 80014e8:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80014ea:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80014ec:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 80014ee:	e7fc      	b.n	80014ea <_sbrk+0x2a>
 80014f0:	00000400 	.word	0x00000400
 80014f4:	20002000 	.word	0x20002000
 80014f8:	200006cc 	.word	0x200006cc
 80014fc:	20000820 	.word	0x20000820

08001500 <SystemInit>:
{
=======
08001014 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
=======
 8001718:	bd10      	pop	{r4, pc}
 800171a:	46c0      	nop			@ (mov r8, r8)
 800171c:	20000318 	.word	0x20000318

08001720 <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
>>>>>>> 53-création-de-la-gui
  */
void TIM17_IRQHandler(void)
{
 8001720:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001722:	4802      	ldr	r0, [pc, #8]	@ (800172c <TIM17_IRQHandler+0xc>)
 8001724:	f001 f95e 	bl	80029e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 8001728:	bd10      	pop	{r4, pc}
 800172a:	46c0      	nop			@ (mov r8, r8)
 800172c:	20000374 	.word	0x20000374

08001730 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001730:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001732:	4802      	ldr	r0, [pc, #8]	@ (800173c <USART2_IRQHandler+0xc>)
 8001734:	f001 fdae 	bl	8003294 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001738:	bd10      	pop	{r4, pc}
 800173a:	46c0      	nop			@ (mov r8, r8)
 800173c:	20000284 	.word	0x20000284

08001740 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001740:	490b      	ldr	r1, [pc, #44]	@ (8001770 <_sbrk+0x30>)
 8001742:	4a0c      	ldr	r2, [pc, #48]	@ (8001774 <_sbrk+0x34>)
{
 8001744:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001746:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001748:	490b      	ldr	r1, [pc, #44]	@ (8001778 <_sbrk+0x38>)
{
 800174a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800174c:	6808      	ldr	r0, [r1, #0]
 800174e:	2800      	cmp	r0, #0
 8001750:	d101      	bne.n	8001756 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8001752:	480a      	ldr	r0, [pc, #40]	@ (800177c <_sbrk+0x3c>)
 8001754:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001756:	6808      	ldr	r0, [r1, #0]
 8001758:	18c3      	adds	r3, r0, r3
 800175a:	4293      	cmp	r3, r2
 800175c:	d906      	bls.n	800176c <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800175e:	f002 ff97 	bl	8004690 <__errno>
 8001762:	230c      	movs	r3, #12
 8001764:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001766:	2001      	movs	r0, #1
 8001768:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800176a:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800176c:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 800176e:	e7fc      	b.n	800176a <_sbrk+0x2a>
 8001770:	00000400 	.word	0x00000400
 8001774:	20002000 	.word	0x20002000
 8001778:	20000418 	.word	0x20000418
 800177c:	20000568 	.word	0x20000568

08001780 <SystemInit>:
{
<<<<<<< HEAD
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
=======
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
<<<<<<< HEAD
 8001500:	4770      	bx	lr
	...

08001504 <Reset_Handler>:
=======
<<<<<<< HEAD
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <Reset_Handler>:
=======
 8001780:	4770      	bx	lr
	...

08001784 <Reset_Handler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
<<<<<<< HEAD
 8001504:	480d      	ldr	r0, [pc, #52]	@ (800153c <LoopForever+0x2>)
=======
<<<<<<< HEAD
 8001020:	480d      	ldr	r0, [pc, #52]	@ (8001058 <LoopForever+0x2>)
>>>>>>> main
  mov   sp, r0          /* set stack pointer */
 8001506:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001508:	f7ff fffa 	bl	8001500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800150c:	480c      	ldr	r0, [pc, #48]	@ (8001540 <LoopForever+0x6>)
  ldr r1, =_edata
 800150e:	490d      	ldr	r1, [pc, #52]	@ (8001544 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001510:	4a0d      	ldr	r2, [pc, #52]	@ (8001548 <LoopForever+0xe>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001514:	e002      	b.n	800151c <LoopCopyDataInit>

08001516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151a:	3304      	adds	r3, #4

0800151c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800151c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800151e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001520:	d3f9      	bcc.n	8001516 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001522:	4a0a      	ldr	r2, [pc, #40]	@ (800154c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001524:	4c0a      	ldr	r4, [pc, #40]	@ (8001550 <LoopForever+0x16>)
  movs r3, #0
 8001526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001528:	e001      	b.n	800152e <LoopFillZerobss>

0800152a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800152c:	3204      	adds	r2, #4

0800152e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800152e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001530:	d3fb      	bcc.n	800152a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001532:	f002 fce3 	bl	8003efc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001536:	f7ff fc85 	bl	8000e44 <main>

0800153a <LoopForever>:

LoopForever:
  b LoopForever
 800153a:	e7fe      	b.n	800153a <LoopForever>
  ldr   r0, =_estack
 800153c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001544:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001548:	08004a7c 	.word	0x08004a7c
  ldr r2, =_sbss
 800154c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001550:	2000081c 	.word	0x2000081c

<<<<<<< HEAD
08001554 <ADC1_IRQHandler>:
=======
08001070 <ADC1_IRQHandler>:
=======
 8001784:	480d      	ldr	r0, [pc, #52]	@ (80017bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001786:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001788:	f7ff fffa 	bl	8001780 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800178c:	480c      	ldr	r0, [pc, #48]	@ (80017c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800178e:	490d      	ldr	r1, [pc, #52]	@ (80017c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001790:	4a0d      	ldr	r2, [pc, #52]	@ (80017c8 <LoopForever+0xe>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001794:	e002      	b.n	800179c <LoopCopyDataInit>

08001796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179a:	3304      	adds	r3, #4

0800179c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a0:	d3f9      	bcc.n	8001796 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a2:	4a0a      	ldr	r2, [pc, #40]	@ (80017cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017a4:	4c0a      	ldr	r4, [pc, #40]	@ (80017d0 <LoopForever+0x16>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a8:	e001      	b.n	80017ae <LoopFillZerobss>

080017aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017ac:	3204      	adds	r2, #4

080017ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b0:	d3fb      	bcc.n	80017aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80017b2:	f002 ff73 	bl	800469c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80017b6:	f7ff fc49 	bl	800104c <main>

080017ba <LoopForever>:

LoopForever:
  b LoopForever
 80017ba:	e7fe      	b.n	80017ba <LoopForever>
  ldr   r0, =_estack
 80017bc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80017c8:	080052a4 	.word	0x080052a4
  ldr r2, =_sbss
 80017cc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80017d0:	20000568 	.word	0x20000568

080017d4 <ADC1_IRQHandler>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
<<<<<<< HEAD
 8001554:	e7fe      	b.n	8001554 <ADC1_IRQHandler>
	...

08001558 <HAL_InitTick>:
=======
<<<<<<< HEAD
 8001070:	e7fe      	b.n	8001070 <ADC1_IRQHandler>
	...

08001074 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800107a:	1dfb      	adds	r3, r7, #7
 800107c:	2200      	movs	r2, #0
 800107e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <HAL_Init+0x3c>)
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <HAL_Init+0x3c>)
 8001086:	2180      	movs	r1, #128	@ 0x80
 8001088:	0049      	lsls	r1, r1, #1
 800108a:	430a      	orrs	r2, r1
 800108c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800108e:	2003      	movs	r0, #3
 8001090:	f000 f810 	bl	80010b4 <HAL_InitTick>
 8001094:	1e03      	subs	r3, r0, #0
 8001096:	d003      	beq.n	80010a0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001098:	1dfb      	adds	r3, r7, #7
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	e001      	b.n	80010a4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80010a0:	f7ff fe22 	bl	8000ce8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010a4:	1dfb      	adds	r3, r7, #7
 80010a6:	781b      	ldrb	r3, [r3, #0]
}
 80010a8:	0018      	movs	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	b002      	add	sp, #8
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40022000 	.word	0x40022000

080010b4 <HAL_InitTick>:
=======
 80017d4:	e7fe      	b.n	80017d4 <ADC1_IRQHandler>
	...

080017d8 <HAL_InitTick>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< HEAD
 8001558:	b570      	push	{r4, r5, r6, lr}
=======
<<<<<<< HEAD
 80010b4:	b590      	push	{r4, r7, lr}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
>>>>>>> main
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800155a:	4b10      	ldr	r3, [pc, #64]	@ (800159c <HAL_InitTick+0x44>)
{
 800155c:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 800155e:	7819      	ldrb	r1, [r3, #0]
 8001560:	2900      	cmp	r1, #0
 8001562:	d101      	bne.n	8001568 <HAL_InitTick+0x10>
        status = HAL_ERROR;
<<<<<<< HEAD
=======
 8001110:	230f      	movs	r3, #15
 8001112:	18fb      	adds	r3, r7, r3
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
 8001118:	e008      	b.n	800112c <HAL_InitTick+0x78>
=======
 80017d8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80017da:	4b10      	ldr	r3, [pc, #64]	@ (800181c <HAL_InitTick+0x44>)
{
 80017dc:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 80017de:	7819      	ldrb	r1, [r3, #0]
 80017e0:	2900      	cmp	r1, #0
 80017e2:	d101      	bne.n	80017e8 <HAL_InitTick+0x10>
        status = HAL_ERROR;
>>>>>>> 53-création-de-la-gui
>>>>>>> main
      }
    }
    else
    {
      status = HAL_ERROR;
<<<<<<< HEAD
 8001564:	2001      	movs	r0, #1
    status = HAL_ERROR;
=======
<<<<<<< HEAD
 800111a:	230f      	movs	r3, #15
 800111c:	18fb      	adds	r3, r7, r3
 800111e:	2201      	movs	r2, #1
 8001120:	701a      	strb	r2, [r3, #0]
 8001122:	e003      	b.n	800112c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001124:	230f      	movs	r3, #15
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	2201      	movs	r2, #1
 800112a:	701a      	strb	r2, [r3, #0]
=======
 80017e4:	2001      	movs	r0, #1
    status = HAL_ERROR;
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* Return function status */
  return status;
<<<<<<< HEAD
=======
<<<<<<< HEAD
 800112c:	230f      	movs	r3, #15
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	781b      	ldrb	r3, [r3, #0]
>>>>>>> main
}
 8001566:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001568:	20fa      	movs	r0, #250	@ 0xfa
 800156a:	0080      	lsls	r0, r0, #2
 800156c:	f7fe fdf8 	bl	8000160 <__udivsi3>
 8001570:	4c0b      	ldr	r4, [pc, #44]	@ (80015a0 <HAL_InitTick+0x48>)
 8001572:	0001      	movs	r1, r0
 8001574:	6820      	ldr	r0, [r4, #0]
 8001576:	f7fe fdf3 	bl	8000160 <__udivsi3>
 800157a:	f000 f883 	bl	8001684 <HAL_SYSTICK_Config>
 800157e:	1e04      	subs	r4, r0, #0
 8001580:	d1f0      	bne.n	8001564 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001582:	2d03      	cmp	r5, #3
 8001584:	d8ee      	bhi.n	8001564 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001586:	0002      	movs	r2, r0
 8001588:	2001      	movs	r0, #1
 800158a:	0029      	movs	r1, r5
 800158c:	4240      	negs	r0, r0
 800158e:	f000 f843 	bl	8001618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001592:	4b04      	ldr	r3, [pc, #16]	@ (80015a4 <HAL_InitTick+0x4c>)
 8001594:	0020      	movs	r0, r4
 8001596:	601d      	str	r5, [r3, #0]
  return status;
 8001598:	e7e5      	b.n	8001566 <HAL_InitTick+0xe>
 800159a:	46c0      	nop			@ (mov r8, r8)
 800159c:	2000000c 	.word	0x2000000c
 80015a0:	20000008 	.word	0x20000008
 80015a4:	20000010 	.word	0x20000010

<<<<<<< HEAD
080015a8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015a8:	2380      	movs	r3, #128	@ 0x80
 80015aa:	4a08      	ldr	r2, [pc, #32]	@ (80015cc <HAL_Init+0x24>)
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	6811      	ldr	r1, [r2, #0]
{
 80015b0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b2:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015b4:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015b6:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015b8:	f7ff ffce 	bl	8001558 <HAL_InitTick>
 80015bc:	1e04      	subs	r4, r0, #0
 80015be:	d103      	bne.n	80015c8 <HAL_Init+0x20>
  HAL_MspInit();
 80015c0:	f7ff feac 	bl	800131c <HAL_MspInit>
}
 80015c4:	0020      	movs	r0, r4
 80015c6:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80015c8:	2401      	movs	r4, #1
 80015ca:	e7fb      	b.n	80015c4 <HAL_Init+0x1c>
 80015cc:	40022000 	.word	0x40022000

080015d0 <HAL_IncTick>:
=======
08001148 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
=======
}
 80017e6:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80017e8:	20fa      	movs	r0, #250	@ 0xfa
 80017ea:	0080      	lsls	r0, r0, #2
 80017ec:	f7fe fcae 	bl	800014c <__udivsi3>
 80017f0:	4c0b      	ldr	r4, [pc, #44]	@ (8001820 <HAL_InitTick+0x48>)
 80017f2:	0001      	movs	r1, r0
 80017f4:	6820      	ldr	r0, [r4, #0]
 80017f6:	f7fe fca9 	bl	800014c <__udivsi3>
 80017fa:	f000 f871 	bl	80018e0 <HAL_SYSTICK_Config>
 80017fe:	1e04      	subs	r4, r0, #0
 8001800:	d1f0      	bne.n	80017e4 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001802:	2d03      	cmp	r5, #3
 8001804:	d8ee      	bhi.n	80017e4 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001806:	0002      	movs	r2, r0
 8001808:	2001      	movs	r0, #1
 800180a:	0029      	movs	r1, r5
 800180c:	4240      	negs	r0, r0
 800180e:	f000 f831 	bl	8001874 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001812:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <HAL_InitTick+0x4c>)
 8001814:	0020      	movs	r0, r4
 8001816:	601d      	str	r5, [r3, #0]
  return status;
 8001818:	e7e5      	b.n	80017e6 <HAL_InitTick+0xe>
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	20000004 	.word	0x20000004
 8001820:	20000000 	.word	0x20000000
 8001824:	20000008 	.word	0x20000008

08001828 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001828:	2380      	movs	r3, #128	@ 0x80
 800182a:	4a08      	ldr	r2, [pc, #32]	@ (800184c <HAL_Init+0x24>)
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	6811      	ldr	r1, [r2, #0]
{
 8001830:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001832:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001834:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001836:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001838:	f7ff ffce 	bl	80017d8 <HAL_InitTick>
 800183c:	1e04      	subs	r4, r0, #0
 800183e:	d103      	bne.n	8001848 <HAL_Init+0x20>
  HAL_MspInit();
 8001840:	f7ff fe6a 	bl	8001518 <HAL_MspInit>
}
 8001844:	0020      	movs	r0, r4
 8001846:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001848:	2401      	movs	r4, #1
 800184a:	e7fb      	b.n	8001844 <HAL_Init+0x1c>
 800184c:	40022000 	.word	0x40022000

08001850 <HAL_IncTick>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< HEAD
=======
<<<<<<< HEAD
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
>>>>>>> main
  uwTick += (uint32_t)uwTickFreq;
 80015d0:	4a03      	ldr	r2, [pc, #12]	@ (80015e0 <HAL_IncTick+0x10>)
 80015d2:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <HAL_IncTick+0x14>)
 80015d4:	6811      	ldr	r1, [r2, #0]
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	185b      	adds	r3, r3, r1
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	4770      	bx	lr
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	200006d0 	.word	0x200006d0
 80015e4:	2000000c 	.word	0x2000000c

<<<<<<< HEAD
080015e8 <HAL_GetTick>:
=======
0800116c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
=======
  uwTick += (uint32_t)uwTickFreq;
 8001850:	4a03      	ldr	r2, [pc, #12]	@ (8001860 <HAL_IncTick+0x10>)
 8001852:	4b04      	ldr	r3, [pc, #16]	@ (8001864 <HAL_IncTick+0x14>)
 8001854:	6811      	ldr	r1, [r2, #0]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	185b      	adds	r3, r3, r1
 800185a:	6013      	str	r3, [r2, #0]
}
 800185c:	4770      	bx	lr
 800185e:	46c0      	nop			@ (mov r8, r8)
 8001860:	2000041c 	.word	0x2000041c
 8001864:	20000004 	.word	0x20000004

08001868 <HAL_GetTick>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< HEAD
=======
<<<<<<< HEAD
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
>>>>>>> main
  return uwTick;
 80015e8:	4b01      	ldr	r3, [pc, #4]	@ (80015f0 <HAL_GetTick+0x8>)
 80015ea:	6818      	ldr	r0, [r3, #0]
}
 80015ec:	4770      	bx	lr
 80015ee:	46c0      	nop			@ (mov r8, r8)
 80015f0:	200006d0 	.word	0x200006d0

080015f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015f4:	b570      	push	{r4, r5, r6, lr}
 80015f6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015f8:	f7ff fff6 	bl	80015e8 <HAL_GetTick>
 80015fc:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015fe:	1c63      	adds	r3, r4, #1
 8001600:	d002      	beq.n	8001608 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001602:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <HAL_Delay+0x20>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001608:	f7ff ffee 	bl	80015e8 <HAL_GetTick>
 800160c:	1b40      	subs	r0, r0, r5
 800160e:	42a0      	cmp	r0, r4
 8001610:	d3fa      	bcc.n	8001608 <HAL_Delay+0x14>
  {
  }
}
 8001612:	bd70      	pop	{r4, r5, r6, pc}
 8001614:	2000000c 	.word	0x2000000c

<<<<<<< HEAD
08001618 <HAL_NVIC_SetPriority>:
=======
080012d8 <HAL_NVIC_SetPriority>:
=======
  return uwTick;
 8001868:	4b01      	ldr	r3, [pc, #4]	@ (8001870 <HAL_GetTick+0x8>)
 800186a:	6818      	ldr	r0, [r3, #0]
}
 800186c:	4770      	bx	lr
 800186e:	46c0      	nop			@ (mov r8, r8)
 8001870:	2000041c 	.word	0x2000041c

08001874 <HAL_NVIC_SetPriority>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< HEAD
 8001618:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800161a:	24ff      	movs	r4, #255	@ 0xff
 800161c:	2203      	movs	r2, #3
 800161e:	000b      	movs	r3, r1
 8001620:	0021      	movs	r1, r4
 8001622:	4002      	ands	r2, r0
 8001624:	00d2      	lsls	r2, r2, #3
 8001626:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001628:	019b      	lsls	r3, r3, #6
 800162a:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800162c:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800162e:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8001630:	2800      	cmp	r0, #0
 8001632:	db0a      	blt.n	800164a <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001634:	24c0      	movs	r4, #192	@ 0xc0
 8001636:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <HAL_NVIC_SetPriority+0x4c>)
 8001638:	0880      	lsrs	r0, r0, #2
 800163a:	0080      	lsls	r0, r0, #2
 800163c:	1880      	adds	r0, r0, r2
 800163e:	00a4      	lsls	r4, r4, #2
 8001640:	5902      	ldr	r2, [r0, r4]
 8001642:	400a      	ands	r2, r1
 8001644:	4313      	orrs	r3, r2
 8001646:	5103      	str	r3, [r0, r4]
=======
<<<<<<< HEAD
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
 80012e2:	210f      	movs	r1, #15
 80012e4:	187b      	adds	r3, r7, r1
 80012e6:	1c02      	adds	r2, r0, #0
 80012e8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
=======
 8001874:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001876:	24ff      	movs	r4, #255	@ 0xff
 8001878:	2203      	movs	r2, #3
 800187a:	000b      	movs	r3, r1
 800187c:	0021      	movs	r1, r4
 800187e:	4002      	ands	r2, r0
 8001880:	00d2      	lsls	r2, r2, #3
 8001882:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001884:	019b      	lsls	r3, r3, #6
 8001886:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001888:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800188a:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 800188c:	2800      	cmp	r0, #0
 800188e:	db0a      	blt.n	80018a6 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001890:	24c0      	movs	r4, #192	@ 0xc0
 8001892:	4a0b      	ldr	r2, [pc, #44]	@ (80018c0 <HAL_NVIC_SetPriority+0x4c>)
 8001894:	0880      	lsrs	r0, r0, #2
 8001896:	0080      	lsls	r0, r0, #2
 8001898:	1880      	adds	r0, r0, r2
 800189a:	00a4      	lsls	r4, r4, #2
 800189c:	5902      	ldr	r2, [r0, r4]
 800189e:	400a      	ands	r2, r1
 80018a0:	4313      	orrs	r3, r2
 80018a2:	5103      	str	r3, [r0, r4]
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
<<<<<<< HEAD
=======
<<<<<<< HEAD
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b25b      	sxtb	r3, r3
 80012f2:	0011      	movs	r1, r2
 80012f4:	0018      	movs	r0, r3
 80012f6:	f7ff ff5d 	bl	80011b4 <__NVIC_SetPriority>
>>>>>>> main
}
 8001648:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800164a:	220f      	movs	r2, #15
 800164c:	4010      	ands	r0, r2
 800164e:	3808      	subs	r0, #8
 8001650:	4a05      	ldr	r2, [pc, #20]	@ (8001668 <HAL_NVIC_SetPriority+0x50>)
 8001652:	0880      	lsrs	r0, r0, #2
 8001654:	0080      	lsls	r0, r0, #2
 8001656:	1880      	adds	r0, r0, r2
 8001658:	69c2      	ldr	r2, [r0, #28]
 800165a:	4011      	ands	r1, r2
 800165c:	4319      	orrs	r1, r3
 800165e:	61c1      	str	r1, [r0, #28]
 8001660:	e7f2      	b.n	8001648 <HAL_NVIC_SetPriority+0x30>
 8001662:	46c0      	nop			@ (mov r8, r8)
 8001664:	e000e100 	.word	0xe000e100
 8001668:	e000ed00 	.word	0xe000ed00

<<<<<<< HEAD
0800166c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800166c:	2800      	cmp	r0, #0
 800166e:	db05      	blt.n	800167c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001670:	231f      	movs	r3, #31
 8001672:	4018      	ands	r0, r3
 8001674:	3b1e      	subs	r3, #30
 8001676:	4083      	lsls	r3, r0
 8001678:	4a01      	ldr	r2, [pc, #4]	@ (8001680 <HAL_NVIC_EnableIRQ+0x14>)
 800167a:	6013      	str	r3, [r2, #0]
=======
08001302 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	0002      	movs	r2, r0
 800130a:	1dfb      	adds	r3, r7, #7
 800130c:	701a      	strb	r2, [r3, #0]
=======
}
 80018a4:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018a6:	220f      	movs	r2, #15
 80018a8:	4010      	ands	r0, r2
 80018aa:	3808      	subs	r0, #8
 80018ac:	4a05      	ldr	r2, [pc, #20]	@ (80018c4 <HAL_NVIC_SetPriority+0x50>)
 80018ae:	0880      	lsrs	r0, r0, #2
 80018b0:	0080      	lsls	r0, r0, #2
 80018b2:	1880      	adds	r0, r0, r2
 80018b4:	69c2      	ldr	r2, [r0, #28]
 80018b6:	4011      	ands	r1, r2
 80018b8:	4319      	orrs	r1, r3
 80018ba:	61c1      	str	r1, [r0, #28]
 80018bc:	e7f2      	b.n	80018a4 <HAL_NVIC_SetPriority+0x30>
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	e000e100 	.word	0xe000e100
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80018c8:	2800      	cmp	r0, #0
 80018ca:	db05      	blt.n	80018d8 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018cc:	231f      	movs	r3, #31
 80018ce:	4018      	ands	r0, r3
 80018d0:	3b1e      	subs	r3, #30
 80018d2:	4083      	lsls	r3, r0
 80018d4:	4a01      	ldr	r2, [pc, #4]	@ (80018dc <HAL_NVIC_EnableIRQ+0x14>)
 80018d6:	6013      	str	r3, [r2, #0]
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< HEAD
=======
<<<<<<< HEAD
 800130e:	1dfb      	adds	r3, r7, #7
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b25b      	sxtb	r3, r3
 8001314:	0018      	movs	r0, r3
 8001316:	f7ff ff33 	bl	8001180 <__NVIC_EnableIRQ>
>>>>>>> main
}
 800167c:	4770      	bx	lr
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	e000e100 	.word	0xe000e100

<<<<<<< HEAD
08001684 <HAL_SYSTICK_Config>:
=======
08001322 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
=======
}
 80018d8:	4770      	bx	lr
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	e000e100 	.word	0xe000e100

080018e0 <HAL_SYSTICK_Config>:
>>>>>>> main
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
<<<<<<< HEAD
 8001684:	2280      	movs	r2, #128	@ 0x80
 8001686:	1e43      	subs	r3, r0, #1
 8001688:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800168a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800168c:	4293      	cmp	r3, r2
 800168e:	d20d      	bcs.n	80016ac <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001690:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001692:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001694:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001696:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001698:	6a03      	ldr	r3, [r0, #32]
 800169a:	0609      	lsls	r1, r1, #24
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	0a1b      	lsrs	r3, r3, #8
 80016a0:	430b      	orrs	r3, r1
 80016a2:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a4:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a6:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016a8:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016aa:	6013      	str	r3, [r2, #0]
=======
 80018e0:	2280      	movs	r2, #128	@ 0x80
 80018e2:	1e43      	subs	r3, r0, #1
 80018e4:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80018e6:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d20d      	bcs.n	8001908 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018ec:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ee:	4a07      	ldr	r2, [pc, #28]	@ (800190c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018f0:	4807      	ldr	r0, [pc, #28]	@ (8001910 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f2:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018f4:	6a03      	ldr	r3, [r0, #32]
 80018f6:	0609      	lsls	r1, r1, #24
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	0a1b      	lsrs	r3, r3, #8
 80018fc:	430b      	orrs	r3, r1
 80018fe:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001900:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001902:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001904:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001906:	6013      	str	r3, [r2, #0]
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
<<<<<<< HEAD
=======
<<<<<<< HEAD
 8001322:	b580      	push	{r7, lr}
 8001324:	b082      	sub	sp, #8
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
>>>>>>> main
  return SysTick_Config(TicksNumb);
}
 80016ac:	4770      	bx	lr
 80016ae:	46c0      	nop			@ (mov r8, r8)
 80016b0:	e000e010 	.word	0xe000e010
 80016b4:	e000ed00 	.word	0xe000ed00

<<<<<<< HEAD
080016b8 <DMA_SetConfig>:
=======
0800133c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
=======
  return SysTick_Config(TicksNumb);
}
 8001908:	4770      	bx	lr
 800190a:	46c0      	nop			@ (mov r8, r8)
 800190c:	e000e010 	.word	0xe000e010
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
>>>>>>> 53-création-de-la-gui
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
<<<<<<< HEAD
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d101      	bne.n	800134e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e077      	b.n	800143e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a3d      	ldr	r2, [pc, #244]	@ (8001448 <HAL_DMA_Init+0x10c>)
 8001354:	4694      	mov	ip, r2
 8001356:	4463      	add	r3, ip
 8001358:	2114      	movs	r1, #20
 800135a:	0018      	movs	r0, r3
 800135c:	f7fe fed0 	bl	8000100 <__udivsi3>
 8001360:	0003      	movs	r3, r0
 8001362:	009a      	lsls	r2, r3, #2
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2225      	movs	r2, #37	@ 0x25
 800136c:	2102      	movs	r1, #2
 800136e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4934      	ldr	r1, [pc, #208]	@ (800144c <HAL_DMA_Init+0x110>)
 800137c:	400a      	ands	r2, r1
 800137e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	6819      	ldr	r1, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689a      	ldr	r2, [r3, #8]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	431a      	orrs	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	691b      	ldr	r3, [r3, #16]
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	431a      	orrs	r2, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	431a      	orrs	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	431a      	orrs	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	430a      	orrs	r2, r1
 80013b4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	0018      	movs	r0, r3
 80013ba:	f000 fa2b 	bl	8001814 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	2380      	movs	r3, #128	@ 0x80
 80013c4:	01db      	lsls	r3, r3, #7
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d102      	bne.n	80013d0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	685a      	ldr	r2, [r3, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d8:	213f      	movs	r1, #63	@ 0x3f
 80013da:	400a      	ands	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80013e6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d011      	beq.n	8001414 <HAL_DMA_Init+0xd8>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d80d      	bhi.n	8001414 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	0018      	movs	r0, r3
 80013fc:	f000 fa36 	bl	800186c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001410:	605a      	str	r2, [r3, #4]
 8001412:	e008      	b.n	8001426 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2200      	movs	r2, #0
 8001418:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2200      	movs	r2, #0
 8001424:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2225      	movs	r2, #37	@ 0x25
 8001430:	2101      	movs	r1, #1
 8001432:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2224      	movs	r2, #36	@ 0x24
 8001438:	2100      	movs	r1, #0
 800143a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800143c:	2300      	movs	r3, #0
}
 800143e:	0018      	movs	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	b002      	add	sp, #8
 8001444:	bd80      	pop	{r7, pc}
 8001446:	46c0      	nop			@ (mov r8, r8)
 8001448:	bffdfff8 	.word	0xbffdfff8
 800144c:	ffff800f 	.word	0xffff800f

08001450 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
 800145c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800145e:	2317      	movs	r3, #23
 8001460:	18fb      	adds	r3, r7, r3
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2224      	movs	r2, #36	@ 0x24
 800146a:	5c9b      	ldrb	r3, [r3, r2]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <HAL_DMA_Start_IT+0x24>
 8001470:	2302      	movs	r3, #2
 8001472:	e06f      	b.n	8001554 <HAL_DMA_Start_IT+0x104>
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2224      	movs	r2, #36	@ 0x24
 8001478:	2101      	movs	r1, #1
 800147a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2225      	movs	r2, #37	@ 0x25
 8001480:	5c9b      	ldrb	r3, [r3, r2]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	2b01      	cmp	r3, #1
 8001486:	d157      	bne.n	8001538 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	2225      	movs	r2, #37	@ 0x25
 800148c:	2102      	movs	r1, #2
 800148e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	2200      	movs	r2, #0
 8001494:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2101      	movs	r1, #1
 80014a2:	438a      	bics	r2, r1
 80014a4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	68b9      	ldr	r1, [r7, #8]
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f000 f971 	bl	8001794 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d008      	beq.n	80014cc <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	210e      	movs	r1, #14
 80014c6:	430a      	orrs	r2, r1
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	e00f      	b.n	80014ec <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2104      	movs	r1, #4
 80014d8:	438a      	bics	r2, r1
 80014da:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	210a      	movs	r1, #10
 80014e8:	430a      	orrs	r2, r1
 80014ea:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	025b      	lsls	r3, r3, #9
 80014f6:	4013      	ands	r3, r2
 80014f8:	d008      	beq.n	800150c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001504:	2180      	movs	r1, #128	@ 0x80
 8001506:	0049      	lsls	r1, r1, #1
 8001508:	430a      	orrs	r2, r1
 800150a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001510:	2b00      	cmp	r3, #0
 8001512:	d008      	beq.n	8001526 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800151e:	2180      	movs	r1, #128	@ 0x80
 8001520:	0049      	lsls	r1, r1, #1
 8001522:	430a      	orrs	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2101      	movs	r1, #1
 8001532:	430a      	orrs	r2, r1
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	e00a      	b.n	800154e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2280      	movs	r2, #128	@ 0x80
 800153c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2224      	movs	r2, #36	@ 0x24
 8001542:	2100      	movs	r1, #0
 8001544:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8001546:	2317      	movs	r3, #23
 8001548:	18fb      	adds	r3, r7, r3
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800154e:	2317      	movs	r3, #23
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	781b      	ldrb	r3, [r3, #0]
}
 8001554:	0018      	movs	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	b006      	add	sp, #24
 800155a:	bd80      	pop	{r7, pc}

0800155c <HAL_DMA_Abort_IT>:
=======
 8001914:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001916:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8001918:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 800191a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800191c:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 800191e:	2c00      	cmp	r4, #0
 8001920:	d002      	beq.n	8001928 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001922:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8001924:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001926:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001928:	241c      	movs	r4, #28
 800192a:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 800192c:	4e08      	ldr	r6, [pc, #32]	@ (8001950 <DMA_SetConfig+0x3c>)
 800192e:	4025      	ands	r5, r4
 8001930:	3c1b      	subs	r4, #27
 8001932:	40ac      	lsls	r4, r5
 8001934:	6877      	ldr	r7, [r6, #4]
 8001936:	433c      	orrs	r4, r7
 8001938:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800193a:	6804      	ldr	r4, [r0, #0]
 800193c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800193e:	6883      	ldr	r3, [r0, #8]
 8001940:	2b10      	cmp	r3, #16
 8001942:	d102      	bne.n	800194a <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001944:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001946:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001948:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800194a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 800194c:	60e2      	str	r2, [r4, #12]
}
 800194e:	e7fb      	b.n	8001948 <DMA_SetConfig+0x34>
 8001950:	40020000 	.word	0x40020000

08001954 <DMA_CalcDMAMUXChannelBaseAndMask>:
>>>>>>> 53-création-de-la-gui
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
<<<<<<< HEAD
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001564:	210f      	movs	r1, #15
 8001566:	187b      	adds	r3, r7, r1
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2225      	movs	r2, #37	@ 0x25
 8001570:	5c9b      	ldrb	r3, [r3, r2]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d006      	beq.n	8001586 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2204      	movs	r2, #4
 800157c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800157e:	187b      	adds	r3, r7, r1
 8001580:	2201      	movs	r2, #1
 8001582:	701a      	strb	r2, [r3, #0]
 8001584:	e049      	b.n	800161a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	210e      	movs	r1, #14
 8001592:	438a      	bics	r2, r1
 8001594:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	2101      	movs	r1, #1
 80015a2:	438a      	bics	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015b0:	491d      	ldr	r1, [pc, #116]	@ (8001628 <HAL_DMA_Abort_IT+0xcc>)
 80015b2:	400a      	ands	r2, r1
 80015b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80015b6:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <HAL_DMA_Abort_IT+0xd0>)
 80015b8:	6859      	ldr	r1, [r3, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015be:	221c      	movs	r2, #28
 80015c0:	4013      	ands	r3, r2
 80015c2:	2201      	movs	r2, #1
 80015c4:	409a      	lsls	r2, r3
 80015c6:	4b19      	ldr	r3, [pc, #100]	@ (800162c <HAL_DMA_Abort_IT+0xd0>)
 80015c8:	430a      	orrs	r2, r1
 80015ca:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80015d4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d00c      	beq.n	80015f8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80015e8:	490f      	ldr	r1, [pc, #60]	@ (8001628 <HAL_DMA_Abort_IT+0xcc>)
 80015ea:	400a      	ands	r2, r1
 80015ec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015f2:	687a      	ldr	r2, [r7, #4]
 80015f4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80015f6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2225      	movs	r2, #37	@ 0x25
 80015fc:	2101      	movs	r1, #1
 80015fe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2224      	movs	r2, #36	@ 0x24
 8001604:	2100      	movs	r1, #0
 8001606:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800160c:	2b00      	cmp	r3, #0
 800160e:	d004      	beq.n	800161a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	0010      	movs	r0, r2
 8001618:	4798      	blx	r3
    }
  }
  return status;
 800161a:	230f      	movs	r3, #15
 800161c:	18fb      	adds	r3, r7, r3
 800161e:	781b      	ldrb	r3, [r3, #0]
}
 8001620:	0018      	movs	r0, r3
 8001622:	46bd      	mov	sp, r7
 8001624:	b004      	add	sp, #16
 8001626:	bd80      	pop	{r7, pc}
 8001628:	fffffeff 	.word	0xfffffeff
 800162c:	40020000 	.word	0x40020000

08001630 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001638:	4b55      	ldr	r3, [pc, #340]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800164a:	221c      	movs	r2, #28
 800164c:	4013      	ands	r3, r2
 800164e:	2204      	movs	r2, #4
 8001650:	409a      	lsls	r2, r3
 8001652:	0013      	movs	r3, r2
 8001654:	68fa      	ldr	r2, [r7, #12]
 8001656:	4013      	ands	r3, r2
 8001658:	d027      	beq.n	80016aa <HAL_DMA_IRQHandler+0x7a>
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2204      	movs	r2, #4
 800165e:	4013      	ands	r3, r2
 8001660:	d023      	beq.n	80016aa <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2220      	movs	r2, #32
 800166a:	4013      	ands	r3, r2
 800166c:	d107      	bne.n	800167e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2104      	movs	r1, #4
 800167a:	438a      	bics	r2, r1
 800167c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800167e:	4b44      	ldr	r3, [pc, #272]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 8001680:	6859      	ldr	r1, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	221c      	movs	r2, #28
 8001688:	4013      	ands	r3, r2
 800168a:	2204      	movs	r2, #4
 800168c:	409a      	lsls	r2, r3
 800168e:	4b40      	ldr	r3, [pc, #256]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 8001690:	430a      	orrs	r2, r1
 8001692:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001698:	2b00      	cmp	r3, #0
 800169a:	d100      	bne.n	800169e <HAL_DMA_IRQHandler+0x6e>
 800169c:	e073      	b.n	8001786 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	0010      	movs	r0, r2
 80016a6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80016a8:	e06d      	b.n	8001786 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	221c      	movs	r2, #28
 80016b0:	4013      	ands	r3, r2
 80016b2:	2202      	movs	r2, #2
 80016b4:	409a      	lsls	r2, r3
 80016b6:	0013      	movs	r3, r2
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	4013      	ands	r3, r2
 80016bc:	d02e      	beq.n	800171c <HAL_DMA_IRQHandler+0xec>
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	2202      	movs	r2, #2
 80016c2:	4013      	ands	r3, r2
 80016c4:	d02a      	beq.n	800171c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2220      	movs	r2, #32
 80016ce:	4013      	ands	r3, r2
 80016d0:	d10b      	bne.n	80016ea <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	210a      	movs	r1, #10
 80016de:	438a      	bics	r2, r1
 80016e0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2225      	movs	r2, #37	@ 0x25
 80016e6:	2101      	movs	r1, #1
 80016e8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80016ea:	4b29      	ldr	r3, [pc, #164]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 80016ec:	6859      	ldr	r1, [r3, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f2:	221c      	movs	r2, #28
 80016f4:	4013      	ands	r3, r2
 80016f6:	2202      	movs	r2, #2
 80016f8:	409a      	lsls	r2, r3
 80016fa:	4b25      	ldr	r3, [pc, #148]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 80016fc:	430a      	orrs	r2, r1
 80016fe:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2224      	movs	r2, #36	@ 0x24
 8001704:	2100      	movs	r1, #0
 8001706:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800170c:	2b00      	cmp	r3, #0
 800170e:	d03a      	beq.n	8001786 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001714:	687a      	ldr	r2, [r7, #4]
 8001716:	0010      	movs	r0, r2
 8001718:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800171a:	e034      	b.n	8001786 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001720:	221c      	movs	r2, #28
 8001722:	4013      	ands	r3, r2
 8001724:	2208      	movs	r2, #8
 8001726:	409a      	lsls	r2, r3
 8001728:	0013      	movs	r3, r2
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	4013      	ands	r3, r2
 800172e:	d02b      	beq.n	8001788 <HAL_DMA_IRQHandler+0x158>
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2208      	movs	r2, #8
 8001734:	4013      	ands	r3, r2
 8001736:	d027      	beq.n	8001788 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	210e      	movs	r1, #14
 8001744:	438a      	bics	r2, r1
 8001746:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 800174a:	6859      	ldr	r1, [r3, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	221c      	movs	r2, #28
 8001752:	4013      	ands	r3, r2
 8001754:	2201      	movs	r2, #1
 8001756:	409a      	lsls	r2, r3
 8001758:	4b0d      	ldr	r3, [pc, #52]	@ (8001790 <HAL_DMA_IRQHandler+0x160>)
 800175a:	430a      	orrs	r2, r1
 800175c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2201      	movs	r2, #1
 8001762:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2225      	movs	r2, #37	@ 0x25
 8001768:	2101      	movs	r1, #1
 800176a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2224      	movs	r2, #36	@ 0x24
 8001770:	2100      	movs	r1, #0
 8001772:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001778:	2b00      	cmp	r3, #0
 800177a:	d005      	beq.n	8001788 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	0010      	movs	r0, r2
 8001784:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001786:	46c0      	nop			@ (mov r8, r8)
 8001788:	46c0      	nop			@ (mov r8, r8)
}
 800178a:	46bd      	mov	sp, r7
 800178c:	b004      	add	sp, #16
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40020000 	.word	0x40020000

08001794 <DMA_SetConfig>:
>>>>>>> main
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80016b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016ba:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 80016bc:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 80016be:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80016c0:	6d04      	ldr	r4, [r0, #80]	@ 0x50
 80016c2:	2c00      	cmp	r4, #0
 80016c4:	d002      	beq.n	80016cc <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016c6:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 80016c8:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 80016ca:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80016cc:	241c      	movs	r4, #28
 80016ce:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 80016d0:	4e08      	ldr	r6, [pc, #32]	@ (80016f4 <DMA_SetConfig+0x3c>)
 80016d2:	4025      	ands	r5, r4
 80016d4:	3c1b      	subs	r4, #27
 80016d6:	40ac      	lsls	r4, r5
 80016d8:	6877      	ldr	r7, [r6, #4]
 80016da:	433c      	orrs	r4, r7
 80016dc:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016de:	6804      	ldr	r4, [r0, #0]
 80016e0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016e2:	6883      	ldr	r3, [r0, #8]
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d102      	bne.n	80016ee <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016e8:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016ea:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 80016ee:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 80016f0:	60e2      	str	r2, [r4, #12]
}
 80016f2:	e7fb      	b.n	80016ec <DMA_SetConfig+0x34>
 80016f4:	40020000 	.word	0x40020000

080016f8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016f8:	b510      	push	{r4, lr}
 80016fa:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80016fc:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80016fe:	4a09      	ldr	r2, [pc, #36]	@ (8001724 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 8001700:	089b      	lsrs	r3, r3, #2
 8001702:	189b      	adds	r3, r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001708:	6800      	ldr	r0, [r0, #0]
 800170a:	2114      	movs	r1, #20
 800170c:	b2c0      	uxtb	r0, r0
 800170e:	3808      	subs	r0, #8
 8001710:	f7fe fd26 	bl	8000160 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001716:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001718:	231f      	movs	r3, #31
 800171a:	4018      	ands	r0, r3
 800171c:	3b1e      	subs	r3, #30
 800171e:	4083      	lsls	r3, r0
 8001720:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 8001722:	bd10      	pop	{r4, pc}
 8001724:	10008200 	.word	0x10008200
 8001728:	40020880 	.word	0x40020880

0800172c <HAL_DMA_Init>:
{
 800172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800172e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001730:	2001      	movs	r0, #1
  if (hdma == NULL)
 8001732:	2c00      	cmp	r4, #0
 8001734:	d046      	beq.n	80017c4 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001736:	6825      	ldr	r5, [r4, #0]
 8001738:	4b25      	ldr	r3, [pc, #148]	@ (80017d0 <HAL_DMA_Init+0xa4>)
 800173a:	2114      	movs	r1, #20
 800173c:	18e8      	adds	r0, r5, r3
 800173e:	f7fe fd0f 	bl	8000160 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 8001742:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001744:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 8001746:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001748:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 800174a:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800174c:	682b      	ldr	r3, [r5, #0]
 800174e:	4a21      	ldr	r2, [pc, #132]	@ (80017d4 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001750:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001752:	4013      	ands	r3, r2
 8001754:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001756:	68e3      	ldr	r3, [r4, #12]
 8001758:	6921      	ldr	r1, [r4, #16]
 800175a:	433b      	orrs	r3, r7
 800175c:	430b      	orrs	r3, r1
 800175e:	6961      	ldr	r1, [r4, #20]
 8001760:	682a      	ldr	r2, [r5, #0]
 8001762:	430b      	orrs	r3, r1
 8001764:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001766:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001768:	430b      	orrs	r3, r1
 800176a:	69e1      	ldr	r1, [r4, #28]
 800176c:	430b      	orrs	r3, r1
 800176e:	6a21      	ldr	r1, [r4, #32]
 8001770:	430b      	orrs	r3, r1
 8001772:	4313      	orrs	r3, r2
 8001774:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001776:	f7ff ffbf 	bl	80016f8 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800177a:	2380      	movs	r3, #128	@ 0x80
 800177c:	01db      	lsls	r3, r3, #7
 800177e:	429f      	cmp	r7, r3
 8001780:	d101      	bne.n	8001786 <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001782:	2300      	movs	r3, #0
 8001784:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001786:	233f      	movs	r3, #63	@ 0x3f
 8001788:	6862      	ldr	r2, [r4, #4]
 800178a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800178c:	4013      	ands	r3, r2
 800178e:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001790:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8001792:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001794:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001796:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001798:	2a03      	cmp	r2, #3
 800179a:	d814      	bhi.n	80017c6 <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800179c:	4a0e      	ldr	r2, [pc, #56]	@ (80017d8 <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800179e:	480f      	ldr	r0, [pc, #60]	@ (80017dc <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80017a0:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80017a2:	2201      	movs	r2, #1
 80017a4:	3b01      	subs	r3, #1
 80017a6:	409a      	lsls	r2, r3
 80017a8:	65a2      	str	r2, [r4, #88]	@ 0x58
 80017aa:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80017ac:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80017ae:	0089      	lsls	r1, r1, #2
 80017b0:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80017b2:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80017b4:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80017b6:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017b8:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80017ba:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017bc:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 80017be:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 80017c0:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 80017c2:	77e0      	strb	r0, [r4, #31]
}
 80017c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 80017c6:	2300      	movs	r3, #0
 80017c8:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80017ca:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80017cc:	65a3      	str	r3, [r4, #88]	@ 0x58
 80017ce:	e7f3      	b.n	80017b8 <HAL_DMA_Init+0x8c>
 80017d0:	bffdfff8 	.word	0xbffdfff8
 80017d4:	ffff800f 	.word	0xffff800f
 80017d8:	1000823f 	.word	0x1000823f
 80017dc:	40020940 	.word	0x40020940

080017e0 <HAL_DMA_Start_IT>:
{
 80017e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80017e2:	1d45      	adds	r5, r0, #5
{
 80017e4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80017e6:	7fee      	ldrb	r6, [r5, #31]
{
 80017e8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80017ea:	2002      	movs	r0, #2
 80017ec:	2e01      	cmp	r6, #1
 80017ee:	d033      	beq.n	8001858 <HAL_DMA_Start_IT+0x78>
 80017f0:	3801      	subs	r0, #1
 80017f2:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 80017f4:	1da7      	adds	r7, r4, #6
 80017f6:	7ffe      	ldrb	r6, [r7, #31]
 80017f8:	46b4      	mov	ip, r6
 80017fa:	4663      	mov	r3, ip
 80017fc:	b2f6      	uxtb	r6, r6
 80017fe:	9600      	str	r6, [sp, #0]
 8001800:	2600      	movs	r6, #0
 8001802:	4283      	cmp	r3, r0
 8001804:	d130      	bne.n	8001868 <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001806:	3001      	adds	r0, #1
 8001808:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 800180a:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800180c:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 800180e:	6828      	ldr	r0, [r5, #0]
 8001810:	9b00      	ldr	r3, [sp, #0]
 8001812:	4398      	bics	r0, r3
 8001814:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001816:	9b01      	ldr	r3, [sp, #4]
 8001818:	0020      	movs	r0, r4
 800181a:	f7ff ff4d 	bl	80016b8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 800181e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001820:	42b3      	cmp	r3, r6
 8001822:	d01a      	beq.n	800185a <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001824:	230e      	movs	r3, #14
 8001826:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001828:	4313      	orrs	r3, r2
 800182a:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800182c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	03d2      	lsls	r2, r2, #15
 8001832:	d504      	bpl.n	800183e <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001834:	2280      	movs	r2, #128	@ 0x80
 8001836:	6819      	ldr	r1, [r3, #0]
 8001838:	0052      	lsls	r2, r2, #1
 800183a:	430a      	orrs	r2, r1
 800183c:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 800183e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001840:	2b00      	cmp	r3, #0
 8001842:	d004      	beq.n	800184e <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001844:	2280      	movs	r2, #128	@ 0x80
 8001846:	6819      	ldr	r1, [r3, #0]
 8001848:	0052      	lsls	r2, r2, #1
 800184a:	430a      	orrs	r2, r1
 800184c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 800184e:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001850:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001852:	682a      	ldr	r2, [r5, #0]
 8001854:	4313      	orrs	r3, r2
 8001856:	602b      	str	r3, [r5, #0]
}
 8001858:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800185a:	2204      	movs	r2, #4
 800185c:	682b      	ldr	r3, [r5, #0]
 800185e:	4393      	bics	r3, r2
 8001860:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001862:	682a      	ldr	r2, [r5, #0]
 8001864:	230a      	movs	r3, #10
 8001866:	e7df      	b.n	8001828 <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 800186c:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 800186e:	e7f3      	b.n	8001858 <HAL_DMA_Start_IT+0x78>

08001870 <HAL_DMA_Abort>:
{
 8001870:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (NULL == hdma)
 8001872:	2800      	cmp	r0, #0
 8001874:	d008      	beq.n	8001888 <HAL_DMA_Abort+0x18>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001876:	1d84      	adds	r4, r0, #6
 8001878:	7fe3      	ldrb	r3, [r4, #31]
 800187a:	1d41      	adds	r1, r0, #5
 800187c:	2b02      	cmp	r3, #2
 800187e:	d005      	beq.n	800188c <HAL_DMA_Abort+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001880:	2304      	movs	r3, #4
 8001882:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001884:	2300      	movs	r3, #0
 8001886:	77cb      	strb	r3, [r1, #31]
    return HAL_ERROR;
 8001888:	2001      	movs	r0, #1
}
 800188a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188c:	250e      	movs	r5, #14
 800188e:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001890:	6c46      	ldr	r6, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001892:	6813      	ldr	r3, [r2, #0]
 8001894:	43ab      	bics	r3, r5
 8001896:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001898:	6833      	ldr	r3, [r6, #0]
 800189a:	4d10      	ldr	r5, [pc, #64]	@ (80018dc <HAL_DMA_Abort+0x6c>)
 800189c:	402b      	ands	r3, r5
 800189e:	6033      	str	r3, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 80018a0:	2301      	movs	r3, #1
 80018a2:	6816      	ldr	r6, [r2, #0]
 80018a4:	439e      	bics	r6, r3
 80018a6:	6016      	str	r6, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 80018a8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80018aa:	331b      	adds	r3, #27
 80018ac:	401a      	ands	r2, r3
 80018ae:	3b1b      	subs	r3, #27
 80018b0:	4093      	lsls	r3, r2
 80018b2:	4e0b      	ldr	r6, [pc, #44]	@ (80018e0 <HAL_DMA_Abort+0x70>)
 80018b4:	6877      	ldr	r7, [r6, #4]
 80018b6:	433b      	orrs	r3, r7
 80018b8:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018ba:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 80018bc:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 80018be:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80018c0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d005      	beq.n	80018d2 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018c6:	681a      	ldr	r2, [r3, #0]
 80018c8:	402a      	ands	r2, r5
 80018ca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018cc:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 80018ce:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 80018d0:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80018d2:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80018d4:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 80018d6:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 80018d8:	77c8      	strb	r0, [r1, #31]
  return HAL_OK;
 80018da:	e7d6      	b.n	800188a <HAL_DMA_Abort+0x1a>
 80018dc:	fffffeff 	.word	0xfffffeff
 80018e0:	40020000 	.word	0x40020000

080018e4 <HAL_DMA_Abort_IT>:
{
 80018e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80018e6:	1d81      	adds	r1, r0, #6
 80018e8:	7fcb      	ldrb	r3, [r1, #31]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d003      	beq.n	80018f6 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018ee:	2304      	movs	r3, #4
 80018f0:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 80018f2:	2001      	movs	r0, #1
}
 80018f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018f6:	240e      	movs	r4, #14
 80018f8:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80018fa:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018fc:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80018fe:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001900:	43a3      	bics	r3, r4
 8001902:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001904:	2301      	movs	r3, #1
 8001906:	6814      	ldr	r4, [r2, #0]
 8001908:	439c      	bics	r4, r3
 800190a:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800190c:	682a      	ldr	r2, [r5, #0]
 800190e:	4c10      	ldr	r4, [pc, #64]	@ (8001950 <HAL_DMA_Abort_IT+0x6c>)
 8001910:	4022      	ands	r2, r4
 8001912:	602a      	str	r2, [r5, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001914:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001916:	4d0f      	ldr	r5, [pc, #60]	@ (8001954 <HAL_DMA_Abort_IT+0x70>)
 8001918:	403a      	ands	r2, r7
 800191a:	4093      	lsls	r3, r2
 800191c:	686e      	ldr	r6, [r5, #4]
 800191e:	4333      	orrs	r3, r6
 8001920:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001922:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8001924:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001926:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001928:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	4022      	ands	r2, r4
 8001932:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001934:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001936:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001938:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800193a:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 800193c:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 800193e:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 8001940:	1d43      	adds	r3, r0, #5
 8001942:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8001944:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001946:	4293      	cmp	r3, r2
 8001948:	d000      	beq.n	800194c <HAL_DMA_Abort_IT+0x68>
      hdma->XferAbortCallback(hdma);
 800194a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800194c:	2000      	movs	r0, #0
 800194e:	e7d1      	b.n	80018f4 <HAL_DMA_Abort_IT+0x10>
 8001950:	fffffeff 	.word	0xfffffeff
 8001954:	40020000 	.word	0x40020000

08001958 <HAL_DMA_IRQHandler>:
{
 8001958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800195a:	241c      	movs	r4, #28
 800195c:	2704      	movs	r7, #4
 800195e:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 8001960:	4a26      	ldr	r2, [pc, #152]	@ (80019fc <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001962:	4021      	ands	r1, r4
 8001964:	003c      	movs	r4, r7
 8001966:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 8001968:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800196a:	6803      	ldr	r3, [r0, #0]
 800196c:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800196e:	4226      	tst	r6, r4
 8001970:	d00f      	beq.n	8001992 <HAL_DMA_IRQHandler+0x3a>
 8001972:	423d      	tst	r5, r7
 8001974:	d00d      	beq.n	8001992 <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001976:	6819      	ldr	r1, [r3, #0]
 8001978:	0689      	lsls	r1, r1, #26
 800197a:	d402      	bmi.n	8001982 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800197c:	6819      	ldr	r1, [r3, #0]
 800197e:	43b9      	bics	r1, r7
 8001980:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001982:	6853      	ldr	r3, [r2, #4]
 8001984:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001986:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001988:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800198a:	2b00      	cmp	r3, #0
 800198c:	d01b      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 800198e:	4798      	blx	r3
  return;
 8001990:	e019      	b.n	80019c6 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001992:	2702      	movs	r7, #2
 8001994:	003c      	movs	r4, r7
 8001996:	408c      	lsls	r4, r1
 8001998:	4226      	tst	r6, r4
 800199a:	d015      	beq.n	80019c8 <HAL_DMA_IRQHandler+0x70>
 800199c:	423d      	tst	r5, r7
 800199e:	d013      	beq.n	80019c8 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019a0:	6819      	ldr	r1, [r3, #0]
 80019a2:	0689      	lsls	r1, r1, #26
 80019a4:	d406      	bmi.n	80019b4 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80019a6:	250a      	movs	r5, #10
 80019a8:	6819      	ldr	r1, [r3, #0]
 80019aa:	43a9      	bics	r1, r5
 80019ac:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 80019ae:	2101      	movs	r1, #1
 80019b0:	1d83      	adds	r3, r0, #6
 80019b2:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80019b4:	6853      	ldr	r3, [r2, #4]
 80019b6:	431c      	orrs	r4, r3
 80019b8:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 80019ba:	2200      	movs	r2, #0
 80019bc:	1d43      	adds	r3, r0, #5
 80019be:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 80019c0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d1e3      	bne.n	800198e <HAL_DMA_IRQHandler+0x36>
}
 80019c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80019c8:	2408      	movs	r4, #8
 80019ca:	0027      	movs	r7, r4
 80019cc:	408f      	lsls	r7, r1
 80019ce:	423e      	tst	r6, r7
 80019d0:	d0f9      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x6e>
 80019d2:	4225      	tst	r5, r4
 80019d4:	d0f7      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019d6:	250e      	movs	r5, #14
 80019d8:	681c      	ldr	r4, [r3, #0]
 80019da:	43ac      	bics	r4, r5
 80019dc:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80019de:	2301      	movs	r3, #1
 80019e0:	001d      	movs	r5, r3
 80019e2:	408d      	lsls	r5, r1
 80019e4:	0029      	movs	r1, r5
 80019e6:	6854      	ldr	r4, [r2, #4]
 80019e8:	4321      	orrs	r1, r4
 80019ea:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80019ec:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80019ee:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80019f0:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 80019f2:	2200      	movs	r2, #0
 80019f4:	1d43      	adds	r3, r0, #5
 80019f6:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 80019f8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80019fa:	e7e2      	b.n	80019c2 <HAL_DMA_IRQHandler+0x6a>
 80019fc:	40020000 	.word	0x40020000

08001a00 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8001a00:	2300      	movs	r3, #0
{
 8001a02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a04:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a06:	680a      	ldr	r2, [r1, #0]
 8001a08:	0014      	movs	r4, r2
 8001a0a:	40dc      	lsrs	r4, r3
 8001a0c:	d101      	bne.n	8001a12 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8001a0e:	b005      	add	sp, #20
 8001a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a12:	2501      	movs	r5, #1
 8001a14:	0014      	movs	r4, r2
 8001a16:	409d      	lsls	r5, r3
 8001a18:	402c      	ands	r4, r5
 8001a1a:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8001a1c:	422a      	tst	r2, r5
 8001a1e:	d100      	bne.n	8001a22 <HAL_GPIO_Init+0x22>
 8001a20:	e091      	b.n	8001b46 <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a22:	684a      	ldr	r2, [r1, #4]
 8001a24:	005f      	lsls	r7, r3, #1
 8001a26:	4694      	mov	ip, r2
 8001a28:	2203      	movs	r2, #3
 8001a2a:	4664      	mov	r4, ip
 8001a2c:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a2e:	2403      	movs	r4, #3
 8001a30:	40bc      	lsls	r4, r7
 8001a32:	43e4      	mvns	r4, r4
 8001a34:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a36:	1e54      	subs	r4, r2, #1
 8001a38:	2c01      	cmp	r4, #1
 8001a3a:	d82e      	bhi.n	8001a9a <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8001a3c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a3e:	9c01      	ldr	r4, [sp, #4]
 8001a40:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a42:	68cc      	ldr	r4, [r1, #12]
 8001a44:	40bc      	lsls	r4, r7
 8001a46:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001a48:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a4a:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a4c:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a4e:	43ac      	bics	r4, r5
 8001a50:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a52:	4664      	mov	r4, ip
 8001a54:	0924      	lsrs	r4, r4, #4
 8001a56:	4034      	ands	r4, r6
 8001a58:	409c      	lsls	r4, r3
 8001a5a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001a5c:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001a5e:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a60:	9c01      	ldr	r4, [sp, #4]
 8001a62:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a64:	688c      	ldr	r4, [r1, #8]
 8001a66:	40bc      	lsls	r4, r7
 8001a68:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001a6a:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a6c:	2a02      	cmp	r2, #2
 8001a6e:	d116      	bne.n	8001a9e <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a70:	2507      	movs	r5, #7
 8001a72:	260f      	movs	r6, #15
 8001a74:	401d      	ands	r5, r3
 8001a76:	00ad      	lsls	r5, r5, #2
 8001a78:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8001a7a:	08dc      	lsrs	r4, r3, #3
 8001a7c:	00a4      	lsls	r4, r4, #2
 8001a7e:	1904      	adds	r4, r0, r4
 8001a80:	9402      	str	r4, [sp, #8]
 8001a82:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a84:	9603      	str	r6, [sp, #12]
 8001a86:	0026      	movs	r6, r4
 8001a88:	9c03      	ldr	r4, [sp, #12]
 8001a8a:	43a6      	bics	r6, r4
 8001a8c:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a8e:	690e      	ldr	r6, [r1, #16]
 8001a90:	40ae      	lsls	r6, r5
 8001a92:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001a94:	9c02      	ldr	r4, [sp, #8]
 8001a96:	6226      	str	r6, [r4, #32]
 8001a98:	e001      	b.n	8001a9e <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a9a:	2a03      	cmp	r2, #3
 8001a9c:	d1df      	bne.n	8001a5e <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a9e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8001aa0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001aa2:	9d01      	ldr	r5, [sp, #4]
 8001aa4:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001aa6:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aa8:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8001aaa:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aac:	4662      	mov	r2, ip
 8001aae:	02a4      	lsls	r4, r4, #10
 8001ab0:	4222      	tst	r2, r4
 8001ab2:	d048      	beq.n	8001b46 <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8001ab4:	4a25      	ldr	r2, [pc, #148]	@ (8001b4c <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001ab6:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8001ab8:	089c      	lsrs	r4, r3, #2
 8001aba:	00a4      	lsls	r4, r4, #2
 8001abc:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001abe:	220f      	movs	r2, #15
 8001ac0:	401d      	ands	r5, r3
 8001ac2:	00ed      	lsls	r5, r5, #3
 8001ac4:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001ac6:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8001ac8:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001aca:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001acc:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001ace:	2200      	movs	r2, #0
 8001ad0:	42b8      	cmp	r0, r7
 8001ad2:	d00c      	beq.n	8001aee <HAL_GPIO_Init+0xee>
 8001ad4:	4f1e      	ldr	r7, [pc, #120]	@ (8001b50 <HAL_GPIO_Init+0x150>)
 8001ad6:	3201      	adds	r2, #1
 8001ad8:	42b8      	cmp	r0, r7
 8001ada:	d008      	beq.n	8001aee <HAL_GPIO_Init+0xee>
 8001adc:	4f1d      	ldr	r7, [pc, #116]	@ (8001b54 <HAL_GPIO_Init+0x154>)
 8001ade:	3201      	adds	r2, #1
 8001ae0:	42b8      	cmp	r0, r7
 8001ae2:	d004      	beq.n	8001aee <HAL_GPIO_Init+0xee>
 8001ae4:	4f1c      	ldr	r7, [pc, #112]	@ (8001b58 <HAL_GPIO_Init+0x158>)
 8001ae6:	3203      	adds	r2, #3
 8001ae8:	42b8      	cmp	r0, r7
 8001aea:	d100      	bne.n	8001aee <HAL_GPIO_Init+0xee>
 8001aec:	3a02      	subs	r2, #2
 8001aee:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001af0:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001af2:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8001af4:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8001af6:	4c15      	ldr	r4, [pc, #84]	@ (8001b4c <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 8001af8:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 8001afa:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8001afc:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8001afe:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 8001b00:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b02:	02ff      	lsls	r7, r7, #11
 8001b04:	d401      	bmi.n	8001b0a <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 8001b06:	0035      	movs	r5, r6
 8001b08:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b0a:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8001b0c:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8001b0e:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 8001b10:	9d00      	ldr	r5, [sp, #0]
 8001b12:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b14:	02bf      	lsls	r7, r7, #10
 8001b16:	d401      	bmi.n	8001b1c <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8001b18:	0035      	movs	r5, r6
 8001b1a:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b1c:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 8001b1e:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 8001b20:	4c0e      	ldr	r4, [pc, #56]	@ (8001b5c <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 8001b22:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 8001b24:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8001b26:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b28:	03bf      	lsls	r7, r7, #14
 8001b2a:	d401      	bmi.n	8001b30 <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8001b2c:	0035      	movs	r5, r6
 8001b2e:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b30:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8001b32:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 8001b34:	4c0a      	ldr	r4, [pc, #40]	@ (8001b60 <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 8001b36:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 8001b38:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8001b3a:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b3c:	03ff      	lsls	r7, r7, #15
 8001b3e:	d401      	bmi.n	8001b44 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8001b40:	4015      	ands	r5, r2
 8001b42:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8001b44:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 8001b46:	3301      	adds	r3, #1
 8001b48:	e75d      	b.n	8001a06 <HAL_GPIO_Init+0x6>
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	40021800 	.word	0x40021800
 8001b50:	50000400 	.word	0x50000400
 8001b54:	50000800 	.word	0x50000800
 8001b58:	50000c00 	.word	0x50000c00
 8001b5c:	40021808 	.word	0x40021808
 8001b60:	40021804 	.word	0x40021804

08001b64 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001b64:	6900      	ldr	r0, [r0, #16]
 8001b66:	4008      	ands	r0, r1
 8001b68:	1e43      	subs	r3, r0, #1
 8001b6a:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001b6c:	b2c0      	uxtb	r0, r0
}
 8001b6e:	4770      	bx	lr

08001b70 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b70:	2a00      	cmp	r2, #0
 8001b72:	d001      	beq.n	8001b78 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b74:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b76:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b78:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001b7a:	e7fc      	b.n	8001b76 <HAL_GPIO_WritePin+0x6>

<<<<<<< HEAD
08001b7c <HAL_PWREx_ControlVoltageScaling>:
=======
08001bf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e08f      	b.n	8001d22 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2241      	movs	r2, #65	@ 0x41
 8001c06:	5c9b      	ldrb	r3, [r3, r2]
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d107      	bne.n	8001c1e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2240      	movs	r2, #64	@ 0x40
 8001c12:	2100      	movs	r1, #0
 8001c14:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f7ff f889 	bl	8000d30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2241      	movs	r2, #65	@ 0x41
 8001c22:	2124      	movs	r1, #36	@ 0x24
 8001c24:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2101      	movs	r1, #1
 8001c32:	438a      	bics	r2, r1
 8001c34:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	493b      	ldr	r1, [pc, #236]	@ (8001d2c <HAL_I2C_Init+0x13c>)
 8001c40:	400a      	ands	r2, r1
 8001c42:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	689a      	ldr	r2, [r3, #8]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4938      	ldr	r1, [pc, #224]	@ (8001d30 <HAL_I2C_Init+0x140>)
 8001c50:	400a      	ands	r2, r1
 8001c52:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	2b01      	cmp	r3, #1
 8001c5a:	d108      	bne.n	8001c6e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689a      	ldr	r2, [r3, #8]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	2180      	movs	r1, #128	@ 0x80
 8001c66:	0209      	lsls	r1, r1, #8
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	e007      	b.n	8001c7e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2184      	movs	r1, #132	@ 0x84
 8001c78:	0209      	lsls	r1, r1, #8
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d109      	bne.n	8001c9a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	685a      	ldr	r2, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	0109      	lsls	r1, r1, #4
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	e007      	b.n	8001caa <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	685a      	ldr	r2, [r3, #4]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4923      	ldr	r1, [pc, #140]	@ (8001d34 <HAL_I2C_Init+0x144>)
 8001ca6:	400a      	ands	r2, r1
 8001ca8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4920      	ldr	r1, [pc, #128]	@ (8001d38 <HAL_I2C_Init+0x148>)
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	491a      	ldr	r1, [pc, #104]	@ (8001d30 <HAL_I2C_Init+0x140>)
 8001cc6:	400a      	ands	r2, r1
 8001cc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691a      	ldr	r2, [r3, #16]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69d9      	ldr	r1, [r3, #28]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a1a      	ldr	r2, [r3, #32]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2101      	movs	r1, #1
 8001d00:	430a      	orrs	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2200      	movs	r2, #0
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2241      	movs	r2, #65	@ 0x41
 8001d0e:	2120      	movs	r1, #32
 8001d10:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2242      	movs	r2, #66	@ 0x42
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	0018      	movs	r0, r3
 8001d24:	46bd      	mov	sp, r7
 8001d26:	b002      	add	sp, #8
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	46c0      	nop			@ (mov r8, r8)
 8001d2c:	f0ffffff 	.word	0xf0ffffff
 8001d30:	ffff7fff 	.word	0xffff7fff
 8001d34:	fffff7ff 	.word	0xfffff7ff
 8001d38:	02008000 	.word	0x02008000

08001d3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2241      	movs	r2, #65	@ 0x41
 8001d4a:	5c9b      	ldrb	r3, [r3, r2]
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b20      	cmp	r3, #32
 8001d50:	d138      	bne.n	8001dc4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2240      	movs	r2, #64	@ 0x40
 8001d56:	5c9b      	ldrb	r3, [r3, r2]
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e032      	b.n	8001dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2240      	movs	r2, #64	@ 0x40
 8001d64:	2101      	movs	r1, #1
 8001d66:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2241      	movs	r2, #65	@ 0x41
 8001d6c:	2124      	movs	r1, #36	@ 0x24
 8001d6e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2101      	movs	r1, #1
 8001d7c:	438a      	bics	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4911      	ldr	r1, [pc, #68]	@ (8001dd0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001d8c:	400a      	ands	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	6819      	ldr	r1, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	683a      	ldr	r2, [r7, #0]
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2101      	movs	r1, #1
 8001dac:	430a      	orrs	r2, r1
 8001dae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2241      	movs	r2, #65	@ 0x41
 8001db4:	2120      	movs	r1, #32
 8001db6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2240      	movs	r2, #64	@ 0x40
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	e000      	b.n	8001dc6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
=======
 8001954:	b510      	push	{r4, lr}
 8001956:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001958:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800195a:	4a09      	ldr	r2, [pc, #36]	@ (8001980 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 800195c:	089b      	lsrs	r3, r3, #2
 800195e:	189b      	adds	r3, r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001964:	6800      	ldr	r0, [r0, #0]
 8001966:	2114      	movs	r1, #20
 8001968:	b2c0      	uxtb	r0, r0
 800196a:	3808      	subs	r0, #8
 800196c:	f7fe fbee 	bl	800014c <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001970:	4b04      	ldr	r3, [pc, #16]	@ (8001984 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001972:	64a3      	str	r3, [r4, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001974:	231f      	movs	r3, #31
 8001976:	4018      	ands	r0, r3
 8001978:	3b1e      	subs	r3, #30
 800197a:	4083      	lsls	r3, r0
 800197c:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 800197e:	bd10      	pop	{r4, pc}
 8001980:	10008200 	.word	0x10008200
 8001984:	40020880 	.word	0x40020880

08001988 <HAL_DMA_Init>:
{
 8001988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800198a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800198c:	2001      	movs	r0, #1
  if (hdma == NULL)
 800198e:	2c00      	cmp	r4, #0
 8001990:	d046      	beq.n	8001a20 <HAL_DMA_Init+0x98>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001992:	6825      	ldr	r5, [r4, #0]
 8001994:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <HAL_DMA_Init+0xa4>)
 8001996:	2114      	movs	r1, #20
 8001998:	18e8      	adds	r0, r5, r3
 800199a:	f7fe fbd7 	bl	800014c <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 800199e:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019a0:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80019a2:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019a4:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80019a6:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019a8:	682b      	ldr	r3, [r5, #0]
 80019aa:	4a21      	ldr	r2, [pc, #132]	@ (8001a30 <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80019ac:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80019ae:	4013      	ands	r3, r2
 80019b0:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80019b2:	68e3      	ldr	r3, [r4, #12]
 80019b4:	6921      	ldr	r1, [r4, #16]
 80019b6:	433b      	orrs	r3, r7
 80019b8:	430b      	orrs	r3, r1
 80019ba:	6961      	ldr	r1, [r4, #20]
 80019bc:	682a      	ldr	r2, [r5, #0]
 80019be:	430b      	orrs	r3, r1
 80019c0:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80019c2:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80019c4:	430b      	orrs	r3, r1
 80019c6:	69e1      	ldr	r1, [r4, #28]
 80019c8:	430b      	orrs	r3, r1
 80019ca:	6a21      	ldr	r1, [r4, #32]
 80019cc:	430b      	orrs	r3, r1
 80019ce:	4313      	orrs	r3, r2
 80019d0:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80019d2:	f7ff ffbf 	bl	8001954 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80019d6:	2380      	movs	r3, #128	@ 0x80
 80019d8:	01db      	lsls	r3, r3, #7
 80019da:	429f      	cmp	r7, r3
 80019dc:	d101      	bne.n	80019e2 <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80019de:	2300      	movs	r3, #0
 80019e0:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80019e2:	233f      	movs	r3, #63	@ 0x3f
 80019e4:	6862      	ldr	r2, [r4, #4]
 80019e6:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80019e8:	4013      	ands	r3, r2
 80019ea:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019ec:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 80019ee:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80019f0:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80019f2:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80019f4:	2a03      	cmp	r2, #3
 80019f6:	d814      	bhi.n	8001a22 <HAL_DMA_Init+0x9a>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80019f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001a34 <HAL_DMA_Init+0xac>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80019fa:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80019fc:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80019fe:	2201      	movs	r2, #1
 8001a00:	3b01      	subs	r3, #1
 8001a02:	409a      	lsls	r2, r3
 8001a04:	65a2      	str	r2, [r4, #88]	@ 0x58
 8001a06:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a08:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001a0a:	0089      	lsls	r1, r1, #2
 8001a0c:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001a0e:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a10:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a12:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a14:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001a16:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a18:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 8001a1a:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8001a1c:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8001a1e:	77e0      	strb	r0, [r4, #31]
}
 8001a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a26:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a28:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001a2a:	e7f3      	b.n	8001a14 <HAL_DMA_Init+0x8c>
 8001a2c:	bffdfff8 	.word	0xbffdfff8
 8001a30:	ffff800f 	.word	0xffff800f
 8001a34:	1000823f 	.word	0x1000823f
 8001a38:	40020940 	.word	0x40020940

08001a3c <HAL_DMA_Start_IT>:
{
 8001a3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001a3e:	1d45      	adds	r5, r0, #5
{
 8001a40:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8001a42:	7fee      	ldrb	r6, [r5, #31]
{
 8001a44:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001a46:	2002      	movs	r0, #2
 8001a48:	2e01      	cmp	r6, #1
 8001a4a:	d033      	beq.n	8001ab4 <HAL_DMA_Start_IT+0x78>
 8001a4c:	3801      	subs	r0, #1
 8001a4e:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 8001a50:	1da7      	adds	r7, r4, #6
 8001a52:	7ffe      	ldrb	r6, [r7, #31]
 8001a54:	46b4      	mov	ip, r6
 8001a56:	4663      	mov	r3, ip
 8001a58:	b2f6      	uxtb	r6, r6
 8001a5a:	9600      	str	r6, [sp, #0]
 8001a5c:	2600      	movs	r6, #0
 8001a5e:	4283      	cmp	r3, r0
 8001a60:	d130      	bne.n	8001ac4 <HAL_DMA_Start_IT+0x88>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a62:	3001      	adds	r0, #1
 8001a64:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 8001a66:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a68:	63e6      	str	r6, [r4, #60]	@ 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001a6a:	6828      	ldr	r0, [r5, #0]
 8001a6c:	9b00      	ldr	r3, [sp, #0]
 8001a6e:	4398      	bics	r0, r3
 8001a70:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a72:	9b01      	ldr	r3, [sp, #4]
 8001a74:	0020      	movs	r0, r4
 8001a76:	f7ff ff4d 	bl	8001914 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001a7a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001a7c:	42b3      	cmp	r3, r6
 8001a7e:	d01a      	beq.n	8001ab6 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a80:	230e      	movs	r3, #14
 8001a82:	682a      	ldr	r2, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a84:	4313      	orrs	r3, r2
 8001a86:	602b      	str	r3, [r5, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a88:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	03d2      	lsls	r2, r2, #15
 8001a8e:	d504      	bpl.n	8001a9a <HAL_DMA_Start_IT+0x5e>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a90:	2280      	movs	r2, #128	@ 0x80
 8001a92:	6819      	ldr	r1, [r3, #0]
 8001a94:	0052      	lsls	r2, r2, #1
 8001a96:	430a      	orrs	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8001a9a:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d004      	beq.n	8001aaa <HAL_DMA_Start_IT+0x6e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001aa0:	2280      	movs	r2, #128	@ 0x80
 8001aa2:	6819      	ldr	r1, [r3, #0]
 8001aa4:	0052      	lsls	r2, r2, #1
 8001aa6:	430a      	orrs	r2, r1
 8001aa8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001aaa:	2301      	movs	r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001aac:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001aae:	682a      	ldr	r2, [r5, #0]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	602b      	str	r3, [r5, #0]
}
 8001ab4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ab6:	2204      	movs	r2, #4
 8001ab8:	682b      	ldr	r3, [r5, #0]
 8001aba:	4393      	bics	r3, r2
 8001abc:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001abe:	682a      	ldr	r2, [r5, #0]
 8001ac0:	230a      	movs	r3, #10
 8001ac2:	e7df      	b.n	8001a84 <HAL_DMA_Start_IT+0x48>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001ac4:	2380      	movs	r3, #128	@ 0x80
 8001ac6:	63e3      	str	r3, [r4, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001ac8:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 8001aca:	e7f3      	b.n	8001ab4 <HAL_DMA_Start_IT+0x78>

08001acc <HAL_DMA_Abort>:
{
 8001acc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (NULL == hdma)
 8001ace:	2800      	cmp	r0, #0
 8001ad0:	d008      	beq.n	8001ae4 <HAL_DMA_Abort+0x18>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001ad2:	1d84      	adds	r4, r0, #6
 8001ad4:	7fe3      	ldrb	r3, [r4, #31]
 8001ad6:	1d41      	adds	r1, r0, #5
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d005      	beq.n	8001ae8 <HAL_DMA_Abort+0x1c>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001adc:	2304      	movs	r3, #4
 8001ade:	63c3      	str	r3, [r0, #60]	@ 0x3c
    __HAL_UNLOCK(hdma);
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	77cb      	strb	r3, [r1, #31]
    return HAL_ERROR;
 8001ae4:	2001      	movs	r0, #1
}
 8001ae6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ae8:	250e      	movs	r5, #14
 8001aea:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001aec:	6c46      	ldr	r6, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aee:	6813      	ldr	r3, [r2, #0]
 8001af0:	43ab      	bics	r3, r5
 8001af2:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001af4:	6833      	ldr	r3, [r6, #0]
 8001af6:	4d10      	ldr	r5, [pc, #64]	@ (8001b38 <HAL_DMA_Abort+0x6c>)
 8001af8:	402b      	ands	r3, r5
 8001afa:	6033      	str	r3, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 8001afc:	2301      	movs	r3, #1
 8001afe:	6816      	ldr	r6, [r2, #0]
 8001b00:	439e      	bics	r6, r3
 8001b02:	6016      	str	r6, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001b04:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001b06:	331b      	adds	r3, #27
 8001b08:	401a      	ands	r2, r3
 8001b0a:	3b1b      	subs	r3, #27
 8001b0c:	4093      	lsls	r3, r2
 8001b0e:	4e0b      	ldr	r6, [pc, #44]	@ (8001b3c <HAL_DMA_Abort+0x70>)
 8001b10:	6877      	ldr	r7, [r6, #4]
 8001b12:	433b      	orrs	r3, r7
 8001b14:	6073      	str	r3, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b16:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8001b18:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001b1a:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001b1c:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	402a      	ands	r2, r5
 8001b26:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b28:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001b2a:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001b2c:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001b2e:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001b30:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001b32:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001b34:	77c8      	strb	r0, [r1, #31]
  return HAL_OK;
 8001b36:	e7d6      	b.n	8001ae6 <HAL_DMA_Abort+0x1a>
 8001b38:	fffffeff 	.word	0xfffffeff
 8001b3c:	40020000 	.word	0x40020000

08001b40 <HAL_DMA_Abort_IT>:
{
 8001b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001b42:	1d81      	adds	r1, r0, #6
 8001b44:	7fcb      	ldrb	r3, [r1, #31]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d003      	beq.n	8001b52 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b4a:	2304      	movs	r3, #4
 8001b4c:	63c3      	str	r3, [r0, #60]	@ 0x3c
    status = HAL_ERROR;
 8001b4e:	2001      	movs	r0, #1
}
 8001b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b52:	240e      	movs	r4, #14
 8001b54:	6802      	ldr	r2, [r0, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001b56:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b58:	6813      	ldr	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b5a:	6c45      	ldr	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b5c:	43a3      	bics	r3, r4
 8001b5e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001b60:	2301      	movs	r3, #1
 8001b62:	6814      	ldr	r4, [r2, #0]
 8001b64:	439c      	bics	r4, r3
 8001b66:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001b68:	682a      	ldr	r2, [r5, #0]
 8001b6a:	4c10      	ldr	r4, [pc, #64]	@ (8001bac <HAL_DMA_Abort_IT+0x6c>)
 8001b6c:	4022      	ands	r2, r4
 8001b6e:	602a      	str	r2, [r5, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001b70:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001b72:	4d0f      	ldr	r5, [pc, #60]	@ (8001bb0 <HAL_DMA_Abort_IT+0x70>)
 8001b74:	403a      	ands	r2, r7
 8001b76:	4093      	lsls	r3, r2
 8001b78:	686e      	ldr	r6, [r5, #4]
 8001b7a:	4333      	orrs	r3, r6
 8001b7c:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b7e:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8001b80:	6c83      	ldr	r3, [r0, #72]	@ 0x48
 8001b82:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8001b84:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d005      	beq.n	8001b96 <HAL_DMA_Abort_IT+0x56>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4022      	ands	r2, r4
 8001b8e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b90:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001b92:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8001b94:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001b96:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 8001b98:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001b9a:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 8001b9c:	1d43      	adds	r3, r0, #5
 8001b9e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8001ba0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d000      	beq.n	8001ba8 <HAL_DMA_Abort_IT+0x68>
      hdma->XferAbortCallback(hdma);
 8001ba6:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001ba8:	2000      	movs	r0, #0
 8001baa:	e7d1      	b.n	8001b50 <HAL_DMA_Abort_IT+0x10>
 8001bac:	fffffeff 	.word	0xfffffeff
 8001bb0:	40020000 	.word	0x40020000

08001bb4 <HAL_DMA_IRQHandler>:
{
 8001bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001bb6:	241c      	movs	r4, #28
 8001bb8:	2704      	movs	r7, #4
 8001bba:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 8001bbc:	4a26      	ldr	r2, [pc, #152]	@ (8001c58 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001bbe:	4021      	ands	r1, r4
 8001bc0:	003c      	movs	r4, r7
 8001bc2:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 8001bc4:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001bc6:	6803      	ldr	r3, [r0, #0]
 8001bc8:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001bca:	4226      	tst	r6, r4
 8001bcc:	d00f      	beq.n	8001bee <HAL_DMA_IRQHandler+0x3a>
 8001bce:	423d      	tst	r5, r7
 8001bd0:	d00d      	beq.n	8001bee <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bd2:	6819      	ldr	r1, [r3, #0]
 8001bd4:	0689      	lsls	r1, r1, #26
 8001bd6:	d402      	bmi.n	8001bde <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bd8:	6819      	ldr	r1, [r3, #0]
 8001bda:	43b9      	bics	r1, r7
 8001bdc:	6019      	str	r1, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001bde:	6853      	ldr	r3, [r2, #4]
 8001be0:	431c      	orrs	r4, r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001be2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001be4:	6054      	str	r4, [r2, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d01b      	beq.n	8001c22 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8001bea:	4798      	blx	r3
  return;
 8001bec:	e019      	b.n	8001c22 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001bee:	2702      	movs	r7, #2
 8001bf0:	003c      	movs	r4, r7
 8001bf2:	408c      	lsls	r4, r1
 8001bf4:	4226      	tst	r6, r4
 8001bf6:	d015      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x70>
 8001bf8:	423d      	tst	r5, r7
 8001bfa:	d013      	beq.n	8001c24 <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bfc:	6819      	ldr	r1, [r3, #0]
 8001bfe:	0689      	lsls	r1, r1, #26
 8001c00:	d406      	bmi.n	8001c10 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001c02:	250a      	movs	r5, #10
 8001c04:	6819      	ldr	r1, [r3, #0]
 8001c06:	43a9      	bics	r1, r5
 8001c08:	6019      	str	r1, [r3, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8001c0a:	2101      	movs	r1, #1
 8001c0c:	1d83      	adds	r3, r0, #6
 8001c0e:	77d9      	strb	r1, [r3, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001c10:	6853      	ldr	r3, [r2, #4]
 8001c12:	431c      	orrs	r4, r3
 8001c14:	6054      	str	r4, [r2, #4]
      __HAL_UNLOCK(hdma);
 8001c16:	2200      	movs	r2, #0
 8001c18:	1d43      	adds	r3, r0, #5
 8001c1a:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8001c1c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d1e3      	bne.n	8001bea <HAL_DMA_IRQHandler+0x36>
}
 8001c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001c24:	2408      	movs	r4, #8
 8001c26:	0027      	movs	r7, r4
 8001c28:	408f      	lsls	r7, r1
 8001c2a:	423e      	tst	r6, r7
 8001c2c:	d0f9      	beq.n	8001c22 <HAL_DMA_IRQHandler+0x6e>
 8001c2e:	4225      	tst	r5, r4
 8001c30:	d0f7      	beq.n	8001c22 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c32:	250e      	movs	r5, #14
 8001c34:	681c      	ldr	r4, [r3, #0]
 8001c36:	43ac      	bics	r4, r5
 8001c38:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	001d      	movs	r5, r3
 8001c3e:	408d      	lsls	r5, r1
 8001c40:	0029      	movs	r1, r5
 8001c42:	6854      	ldr	r4, [r2, #4]
 8001c44:	4321      	orrs	r1, r4
 8001c46:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001c48:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001c4a:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001c4c:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	1d43      	adds	r3, r0, #5
 8001c52:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001c54:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8001c56:	e7e2      	b.n	8001c1e <HAL_DMA_IRQHandler+0x6a>
 8001c58:	40020000 	.word	0x40020000

08001c5c <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8001c5c:	2300      	movs	r3, #0
{
 8001c5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c60:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c62:	680a      	ldr	r2, [r1, #0]
 8001c64:	0014      	movs	r4, r2
 8001c66:	40dc      	lsrs	r4, r3
 8001c68:	d101      	bne.n	8001c6e <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 8001c6a:	b005      	add	sp, #20
 8001c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c6e:	2501      	movs	r5, #1
 8001c70:	0014      	movs	r4, r2
 8001c72:	409d      	lsls	r5, r3
 8001c74:	402c      	ands	r4, r5
 8001c76:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8001c78:	422a      	tst	r2, r5
 8001c7a:	d100      	bne.n	8001c7e <HAL_GPIO_Init+0x22>
 8001c7c:	e091      	b.n	8001da2 <HAL_GPIO_Init+0x146>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c7e:	684a      	ldr	r2, [r1, #4]
 8001c80:	005f      	lsls	r7, r3, #1
 8001c82:	4694      	mov	ip, r2
 8001c84:	2203      	movs	r2, #3
 8001c86:	4664      	mov	r4, ip
 8001c88:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c8a:	2403      	movs	r4, #3
 8001c8c:	40bc      	lsls	r4, r7
 8001c8e:	43e4      	mvns	r4, r4
 8001c90:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c92:	1e54      	subs	r4, r2, #1
 8001c94:	2c01      	cmp	r4, #1
 8001c96:	d82e      	bhi.n	8001cf6 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8001c98:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c9a:	9c01      	ldr	r4, [sp, #4]
 8001c9c:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c9e:	68cc      	ldr	r4, [r1, #12]
 8001ca0:	40bc      	lsls	r4, r7
 8001ca2:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001ca4:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001ca6:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ca8:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001caa:	43ac      	bics	r4, r5
 8001cac:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cae:	4664      	mov	r4, ip
 8001cb0:	0924      	lsrs	r4, r4, #4
 8001cb2:	4034      	ands	r4, r6
 8001cb4:	409c      	lsls	r4, r3
 8001cb6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001cb8:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8001cba:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cbc:	9c01      	ldr	r4, [sp, #4]
 8001cbe:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cc0:	688c      	ldr	r4, [r1, #8]
 8001cc2:	40bc      	lsls	r4, r7
 8001cc4:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001cc6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cc8:	2a02      	cmp	r2, #2
 8001cca:	d116      	bne.n	8001cfa <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ccc:	2507      	movs	r5, #7
 8001cce:	260f      	movs	r6, #15
 8001cd0:	401d      	ands	r5, r3
 8001cd2:	00ad      	lsls	r5, r5, #2
 8001cd4:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8001cd6:	08dc      	lsrs	r4, r3, #3
 8001cd8:	00a4      	lsls	r4, r4, #2
 8001cda:	1904      	adds	r4, r0, r4
 8001cdc:	9402      	str	r4, [sp, #8]
 8001cde:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ce0:	9603      	str	r6, [sp, #12]
 8001ce2:	0026      	movs	r6, r4
 8001ce4:	9c03      	ldr	r4, [sp, #12]
 8001ce6:	43a6      	bics	r6, r4
 8001ce8:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cea:	690e      	ldr	r6, [r1, #16]
 8001cec:	40ae      	lsls	r6, r5
 8001cee:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001cf0:	9c02      	ldr	r4, [sp, #8]
 8001cf2:	6226      	str	r6, [r4, #32]
 8001cf4:	e001      	b.n	8001cfa <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf6:	2a03      	cmp	r2, #3
 8001cf8:	d1df      	bne.n	8001cba <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cfa:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8001cfc:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001cfe:	9d01      	ldr	r5, [sp, #4]
 8001d00:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d02:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d04:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8001d06:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d08:	4662      	mov	r2, ip
 8001d0a:	02a4      	lsls	r4, r4, #10
 8001d0c:	4222      	tst	r2, r4
 8001d0e:	d048      	beq.n	8001da2 <HAL_GPIO_Init+0x146>
        temp = EXTI->EXTICR[position >> 2u];
 8001d10:	4a25      	ldr	r2, [pc, #148]	@ (8001da8 <HAL_GPIO_Init+0x14c>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d12:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8001d14:	089c      	lsrs	r4, r3, #2
 8001d16:	00a4      	lsls	r4, r4, #2
 8001d18:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	401d      	ands	r5, r3
 8001d1e:	00ed      	lsls	r5, r5, #3
 8001d20:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d22:	27a0      	movs	r7, #160	@ 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8001d24:	6e26      	ldr	r6, [r4, #96]	@ 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d26:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d28:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	42b8      	cmp	r0, r7
 8001d2e:	d00c      	beq.n	8001d4a <HAL_GPIO_Init+0xee>
 8001d30:	4f1e      	ldr	r7, [pc, #120]	@ (8001dac <HAL_GPIO_Init+0x150>)
 8001d32:	3201      	adds	r2, #1
 8001d34:	42b8      	cmp	r0, r7
 8001d36:	d008      	beq.n	8001d4a <HAL_GPIO_Init+0xee>
 8001d38:	4f1d      	ldr	r7, [pc, #116]	@ (8001db0 <HAL_GPIO_Init+0x154>)
 8001d3a:	3201      	adds	r2, #1
 8001d3c:	42b8      	cmp	r0, r7
 8001d3e:	d004      	beq.n	8001d4a <HAL_GPIO_Init+0xee>
 8001d40:	4f1c      	ldr	r7, [pc, #112]	@ (8001db4 <HAL_GPIO_Init+0x158>)
 8001d42:	3203      	adds	r2, #3
 8001d44:	42b8      	cmp	r0, r7
 8001d46:	d100      	bne.n	8001d4a <HAL_GPIO_Init+0xee>
 8001d48:	3a02      	subs	r2, #2
 8001d4a:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d4c:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001d4e:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8001d50:	6622      	str	r2, [r4, #96]	@ 0x60
        temp = EXTI->RTSR1;
 8001d52:	4c15      	ldr	r4, [pc, #84]	@ (8001da8 <HAL_GPIO_Init+0x14c>)
        temp &= ~(iocurrent);
 8001d54:	9a00      	ldr	r2, [sp, #0]
        temp = EXTI->RTSR1;
 8001d56:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8001d58:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8001d5a:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 8001d5c:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d5e:	02ff      	lsls	r7, r7, #11
 8001d60:	d401      	bmi.n	8001d66 <HAL_GPIO_Init+0x10a>
        temp &= ~(iocurrent);
 8001d62:	0035      	movs	r5, r6
 8001d64:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d66:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8001d68:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 8001d6a:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 8001d6c:	9d00      	ldr	r5, [sp, #0]
 8001d6e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d70:	02bf      	lsls	r7, r7, #10
 8001d72:	d401      	bmi.n	8001d78 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8001d74:	0035      	movs	r5, r6
 8001d76:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d78:	4667      	mov	r7, ip
        EXTI->FTSR1 = temp;
 8001d7a:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 8001d7c:	4c0e      	ldr	r4, [pc, #56]	@ (8001db8 <HAL_GPIO_Init+0x15c>)
          temp |= iocurrent;
 8001d7e:	9d00      	ldr	r5, [sp, #0]
        temp = EXTI->EMR1;
 8001d80:	6fe6      	ldr	r6, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8001d82:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d84:	03bf      	lsls	r7, r7, #14
 8001d86:	d401      	bmi.n	8001d8c <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 8001d88:	0035      	movs	r5, r6
 8001d8a:	4015      	ands	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d8c:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8001d8e:	67e5      	str	r5, [r4, #124]	@ 0x7c
        temp = EXTI->IMR1;
 8001d90:	4c0a      	ldr	r4, [pc, #40]	@ (8001dbc <HAL_GPIO_Init+0x160>)
          temp |= iocurrent;
 8001d92:	9e00      	ldr	r6, [sp, #0]
        temp = EXTI->IMR1;
 8001d94:	6fe5      	ldr	r5, [r4, #124]	@ 0x7c
          temp |= iocurrent;
 8001d96:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d98:	03ff      	lsls	r7, r7, #15
 8001d9a:	d401      	bmi.n	8001da0 <HAL_GPIO_Init+0x144>
        temp &= ~(iocurrent);
 8001d9c:	4015      	ands	r5, r2
 8001d9e:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 8001da0:	67e6      	str	r6, [r4, #124]	@ 0x7c
    position++;
 8001da2:	3301      	adds	r3, #1
 8001da4:	e75d      	b.n	8001c62 <HAL_GPIO_Init+0x6>
 8001da6:	46c0      	nop			@ (mov r8, r8)
 8001da8:	40021800 	.word	0x40021800
 8001dac:	50000400 	.word	0x50000400
 8001db0:	50000800 	.word	0x50000800
 8001db4:	50000c00 	.word	0x50000c00
 8001db8:	40021808 	.word	0x40021808
 8001dbc:	40021804 	.word	0x40021804

08001dc0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001dc0:	6900      	ldr	r0, [r0, #16]
 8001dc2:	4008      	ands	r0, r1
 8001dc4:	1e43      	subs	r3, r0, #1
 8001dc6:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001dc8:	b2c0      	uxtb	r0, r0
}
 8001dca:	4770      	bx	lr

08001dcc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dcc:	2a00      	cmp	r2, #0
 8001dce:	d001      	beq.n	8001dd4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dd0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dd2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dd4:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001dd6:	e7fc      	b.n	8001dd2 <HAL_GPIO_WritePin+0x6>

08001dd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001dd8:	b570      	push	{r4, r5, r6, lr}
 8001dda:	0004      	movs	r4, r0
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
  {
    return HAL_ERROR;
 8001ddc:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d04e      	beq.n	8001e80 <HAL_I2C_Init+0xa8>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001de2:	0025      	movs	r5, r4
 8001de4:	3541      	adds	r5, #65	@ 0x41
 8001de6:	782b      	ldrb	r3, [r5, #0]
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d105      	bne.n	8001dfa <HAL_I2C_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dee:	0023      	movs	r3, r4
 8001df0:	3340      	adds	r3, #64	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001df2:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001df4:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001df6:	f7ff fba7 	bl	8001548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dfa:	2324      	movs	r3, #36	@ 0x24

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001dfc:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001dfe:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001e00:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e02:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001e04:	681a      	ldr	r2, [r3, #0]
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e06:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001e08:	438a      	bics	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e0c:	491d      	ldr	r1, [pc, #116]	@ (8001e84 <HAL_I2C_Init+0xac>)
 8001e0e:	6862      	ldr	r2, [r4, #4]
 8001e10:	400a      	ands	r2, r1
 8001e12:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e14:	689a      	ldr	r2, [r3, #8]
 8001e16:	491c      	ldr	r1, [pc, #112]	@ (8001e88 <HAL_I2C_Init+0xb0>)
 8001e18:	400a      	ands	r2, r1
 8001e1a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e1c:	2801      	cmp	r0, #1
 8001e1e:	d107      	bne.n	8001e30 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e20:	2280      	movs	r2, #128	@ 0x80
 8001e22:	0212      	lsls	r2, r2, #8
 8001e24:	4332      	orrs	r2, r6
 8001e26:	609a      	str	r2, [r3, #8]
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4818      	ldr	r0, [pc, #96]	@ (8001e8c <HAL_I2C_Init+0xb4>)
 8001e2c:	4002      	ands	r2, r0
 8001e2e:	e009      	b.n	8001e44 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e30:	2284      	movs	r2, #132	@ 0x84
 8001e32:	0212      	lsls	r2, r2, #8
 8001e34:	4332      	orrs	r2, r6
 8001e36:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e38:	2802      	cmp	r0, #2
 8001e3a:	d1f5      	bne.n	8001e28 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e3c:	2280      	movs	r2, #128	@ 0x80
 8001e3e:	6858      	ldr	r0, [r3, #4]
 8001e40:	0112      	lsls	r2, r2, #4
 8001e42:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001e46:	6858      	ldr	r0, [r3, #4]
 8001e48:	4a11      	ldr	r2, [pc, #68]	@ (8001e90 <HAL_I2C_Init+0xb8>)
 8001e4a:	4302      	orrs	r2, r0
 8001e4c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e4e:	68da      	ldr	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e50:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e52:	400a      	ands	r2, r1
 8001e54:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e56:	6961      	ldr	r1, [r4, #20]
 8001e58:	6922      	ldr	r2, [r4, #16]
 8001e5a:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e5c:	69a1      	ldr	r1, [r4, #24]
 8001e5e:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e60:	430a      	orrs	r2, r1
 8001e62:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e64:	6a21      	ldr	r1, [r4, #32]
 8001e66:	69e2      	ldr	r2, [r4, #28]
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	6819      	ldr	r1, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001e74:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e76:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e78:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e7a:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e7c:	3442      	adds	r4, #66	@ 0x42
 8001e7e:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8001e80:	bd70      	pop	{r4, r5, r6, pc}
 8001e82:	46c0      	nop			@ (mov r8, r8)
 8001e84:	f0ffffff 	.word	0xf0ffffff
 8001e88:	ffff7fff 	.word	0xffff7fff
 8001e8c:	fffff7ff 	.word	0xfffff7ff
 8001e90:	02008000 	.word	0x02008000

08001e94 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001e94:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e96:	0004      	movs	r4, r0
 8001e98:	3441      	adds	r4, #65	@ 0x41
 8001e9a:	7822      	ldrb	r2, [r4, #0]
{
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ea0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ea2:	b2d6      	uxtb	r6, r2
 8001ea4:	2a20      	cmp	r2, #32
 8001ea6:	d118      	bne.n	8001eda <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8001ea8:	001d      	movs	r5, r3
 8001eaa:	3540      	adds	r5, #64	@ 0x40
 8001eac:	782a      	ldrb	r2, [r5, #0]
 8001eae:	2a01      	cmp	r2, #1
 8001eb0:	d013      	beq.n	8001eda <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001eb2:	2224      	movs	r2, #36	@ 0x24
 8001eb4:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	3a23      	subs	r2, #35	@ 0x23
 8001eba:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ebc:	4807      	ldr	r0, [pc, #28]	@ (8001edc <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8001ebe:	4391      	bics	r1, r2
 8001ec0:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ec2:	6819      	ldr	r1, [r3, #0]
 8001ec4:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ec6:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001ec8:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8001eca:	6819      	ldr	r1, [r3, #0]
 8001ecc:	4339      	orrs	r1, r7
 8001ece:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8001ed0:	6819      	ldr	r1, [r3, #0]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ed6:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8001ed8:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001eda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001edc:	ffffefff 	.word	0xffffefff

08001ee0 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ee0:	0002      	movs	r2, r0
{
 8001ee2:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ee4:	3241      	adds	r2, #65	@ 0x41
 8001ee6:	7814      	ldrb	r4, [r2, #0]
{
 8001ee8:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eea:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eec:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eee:	2c20      	cmp	r4, #32
 8001ef0:	d117      	bne.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8001ef2:	001c      	movs	r4, r3
 8001ef4:	3440      	adds	r4, #64	@ 0x40
 8001ef6:	7826      	ldrb	r6, [r4, #0]
 8001ef8:	2e01      	cmp	r6, #1
 8001efa:	d012      	beq.n	8001f22 <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001efc:	3022      	adds	r0, #34	@ 0x22
 8001efe:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	3823      	subs	r0, #35	@ 0x23
 8001f04:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001f06:	4f07      	ldr	r7, [pc, #28]	@ (8001f24 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8001f08:	4386      	bics	r6, r0
 8001f0a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8001f0c:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001f0e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8001f10:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8001f12:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001f14:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001f16:	6819      	ldr	r1, [r3, #0]
 8001f18:	4308      	orrs	r0, r1
 8001f1a:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f1c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001f1e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001f20:	7020      	strb	r0, [r4, #0]
>>>>>>> 53-création-de-la-gui
  }
  else
  {
    return HAL_BUSY;
<<<<<<< HEAD
 8001dc4:	2302      	movs	r3, #2
  }
}
 8001dc6:	0018      	movs	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	46c0      	nop			@ (mov r8, r8)
 8001dd0:	ffffefff 	.word	0xffffefff

08001dd4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2241      	movs	r2, #65	@ 0x41
 8001de2:	5c9b      	ldrb	r3, [r3, r2]
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b20      	cmp	r3, #32
 8001de8:	d139      	bne.n	8001e5e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2240      	movs	r2, #64	@ 0x40
 8001dee:	5c9b      	ldrb	r3, [r3, r2]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d101      	bne.n	8001df8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001df4:	2302      	movs	r3, #2
 8001df6:	e033      	b.n	8001e60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2240      	movs	r2, #64	@ 0x40
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2241      	movs	r2, #65	@ 0x41
 8001e04:	2124      	movs	r1, #36	@ 0x24
 8001e06:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2101      	movs	r1, #1
 8001e14:	438a      	bics	r2, r1
 8001e16:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4a11      	ldr	r2, [pc, #68]	@ (8001e68 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	68fa      	ldr	r2, [r7, #12]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2101      	movs	r1, #1
 8001e46:	430a      	orrs	r2, r1
 8001e48:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2241      	movs	r2, #65	@ 0x41
 8001e4e:	2120      	movs	r1, #32
 8001e50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2240      	movs	r2, #64	@ 0x40
 8001e56:	2100      	movs	r1, #0
 8001e58:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	e000      	b.n	8001e60 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001e5e:	2302      	movs	r3, #2
  }
}
 8001e60:	0018      	movs	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	b004      	add	sp, #16
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	fffff0ff 	.word	0xfffff0ff

08001e6c <HAL_PWREx_ControlVoltageScaling>:
=======
  }
}
 8001f22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f24:	fffff0ff 	.word	0xfffff0ff

08001f28 <HAL_PWREx_ControlVoltageScaling>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
<<<<<<< HEAD
 8001b7c:	b510      	push	{r4, lr}
=======
<<<<<<< HEAD
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
=======
 8001f28:	b510      	push	{r4, lr}
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
<<<<<<< HEAD
 8001b7e:	4c11      	ldr	r4, [pc, #68]	@ (8001bc4 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001b80:	4911      	ldr	r1, [pc, #68]	@ (8001bc8 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001b82:	6823      	ldr	r3, [r4, #0]
{
 8001b84:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b86:	400b      	ands	r3, r1
 8001b88:	4303      	orrs	r3, r0
 8001b8a:	6023      	str	r3, [r4, #0]
=======
<<<<<<< HEAD
 8001e74:	4b19      	ldr	r3, [pc, #100]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a19      	ldr	r2, [pc, #100]	@ (8001ee0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	4b17      	ldr	r3, [pc, #92]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	601a      	str	r2, [r3, #0]
>>>>>>> main

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b8c:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
<<<<<<< HEAD
=======
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e009      	b.n	8001ed2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ebe:	4b07      	ldr	r3, [pc, #28]	@ (8001edc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001ec0:	695a      	ldr	r2, [r3, #20]
 8001ec2:	2380      	movs	r3, #128	@ 0x80
 8001ec4:	00db      	lsls	r3, r3, #3
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d0ed      	beq.n	8001eac <HAL_PWREx_ControlVoltageScaling+0x40>
=======
 8001f2a:	4c11      	ldr	r4, [pc, #68]	@ (8001f70 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001f2c:	4911      	ldr	r1, [pc, #68]	@ (8001f74 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001f2e:	6823      	ldr	r3, [r4, #0]
{
 8001f30:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001f32:	400b      	ands	r3, r1
 8001f34:	4303      	orrs	r3, r0
 8001f36:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f38:	2380      	movs	r3, #128	@ 0x80
        return HAL_TIMEOUT;
>>>>>>> 53-création-de-la-gui
>>>>>>> main
      }
    }
  }

  return HAL_OK;
<<<<<<< HEAD
 8001b8e:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d10e      	bne.n	8001bb4 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b96:	4b0d      	ldr	r3, [pc, #52]	@ (8001bcc <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001b98:	490d      	ldr	r1, [pc, #52]	@ (8001bd0 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8001b9a:	6818      	ldr	r0, [r3, #0]
 8001b9c:	2306      	movs	r3, #6
 8001b9e:	4358      	muls	r0, r3
 8001ba0:	f7fe fade 	bl	8000160 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ba4:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001ba6:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ba8:	00d2      	lsls	r2, r2, #3
 8001baa:	6961      	ldr	r1, [r4, #20]
 8001bac:	0008      	movs	r0, r1
 8001bae:	4010      	ands	r0, r2
 8001bb0:	4211      	tst	r1, r2
 8001bb2:	d100      	bne.n	8001bb6 <HAL_PWREx_ControlVoltageScaling+0x3a>
=======
<<<<<<< HEAD
 8001ed0:	2300      	movs	r3, #0
>>>>>>> main
}
 8001bb4:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	e7f5      	b.n	8001baa <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8001bbe:	2003      	movs	r0, #3
 8001bc0:	e7f8      	b.n	8001bb4 <HAL_PWREx_ControlVoltageScaling+0x38>
 8001bc2:	46c0      	nop			@ (mov r8, r8)
 8001bc4:	40007000 	.word	0x40007000
 8001bc8:	fffff9ff 	.word	0xfffff9ff
 8001bcc:	20000008 	.word	0x20000008
 8001bd0:	000f4240 	.word	0x000f4240

<<<<<<< HEAD
08001bd4 <HAL_RCC_OscConfig>:
=======
08001eec <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	23e0      	movs	r3, #224	@ 0xe0
 8001ef6:	01db      	lsls	r3, r3, #7
 8001ef8:	4013      	ands	r3, r2
}
 8001efa:	0018      	movs	r0, r3
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_RCC_OscConfig>:
=======
 8001f3a:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d10e      	bne.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f42:	4b0d      	ldr	r3, [pc, #52]	@ (8001f78 <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001f44:	490d      	ldr	r1, [pc, #52]	@ (8001f7c <HAL_PWREx_ControlVoltageScaling+0x54>)
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	2306      	movs	r3, #6
 8001f4a:	4358      	muls	r0, r3
 8001f4c:	f7fe f8fe 	bl	800014c <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f50:	2280      	movs	r2, #128	@ 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f52:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f54:	00d2      	lsls	r2, r2, #3
 8001f56:	6961      	ldr	r1, [r4, #20]
 8001f58:	0008      	movs	r0, r1
 8001f5a:	4010      	ands	r0, r2
 8001f5c:	4211      	tst	r1, r2
 8001f5e:	d100      	bne.n	8001f62 <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8001f60:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8001f66:	3b01      	subs	r3, #1
 8001f68:	e7f5      	b.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8001f6a:	2003      	movs	r0, #3
 8001f6c:	e7f8      	b.n	8001f60 <HAL_PWREx_ControlVoltageScaling+0x38>
 8001f6e:	46c0      	nop			@ (mov r8, r8)
 8001f70:	40007000 	.word	0x40007000
 8001f74:	fffff9ff 	.word	0xfffff9ff
 8001f78:	20000000 	.word	0x20000000
 8001f7c:	000f4240 	.word	0x000f4240

08001f80 <HAL_RCC_OscConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< HEAD
 8001bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bd6:	0004      	movs	r4, r0
 8001bd8:	b085      	sub	sp, #20
=======
<<<<<<< HEAD
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b088      	sub	sp, #32
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
=======
 8001f80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f82:	0004      	movs	r4, r0
 8001f84:	b085      	sub	sp, #20
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
<<<<<<< HEAD
 8001bda:	2800      	cmp	r0, #0
 8001bdc:	d102      	bne.n	8001be4 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001bde:	2001      	movs	r0, #1
=======
<<<<<<< HEAD
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e2f3      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d100      	bne.n	8001f22 <HAL_RCC_OscConfig+0x1e>
 8001f20:	e07c      	b.n	800201c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f22:	4bc3      	ldr	r3, [pc, #780]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	2238      	movs	r2, #56	@ 0x38
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f2c:	4bc0      	ldr	r3, [pc, #768]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	2203      	movs	r2, #3
 8001f32:	4013      	ands	r3, r2
 8001f34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	2b10      	cmp	r3, #16
 8001f3a:	d102      	bne.n	8001f42 <HAL_RCC_OscConfig+0x3e>
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	2b03      	cmp	r3, #3
 8001f40:	d002      	beq.n	8001f48 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	2b08      	cmp	r3, #8
 8001f46:	d10b      	bne.n	8001f60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f48:	4bb9      	ldr	r3, [pc, #740]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	029b      	lsls	r3, r3, #10
 8001f50:	4013      	ands	r3, r2
 8001f52:	d062      	beq.n	800201a <HAL_RCC_OscConfig+0x116>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d15e      	bne.n	800201a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e2ce      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	025b      	lsls	r3, r3, #9
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d107      	bne.n	8001f7c <HAL_RCC_OscConfig+0x78>
 8001f6c:	4bb0      	ldr	r3, [pc, #704]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4baf      	ldr	r3, [pc, #700]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f72:	2180      	movs	r1, #128	@ 0x80
 8001f74:	0249      	lsls	r1, r1, #9
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	e020      	b.n	8001fbe <HAL_RCC_OscConfig+0xba>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685a      	ldr	r2, [r3, #4]
 8001f80:	23a0      	movs	r3, #160	@ 0xa0
 8001f82:	02db      	lsls	r3, r3, #11
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d10e      	bne.n	8001fa6 <HAL_RCC_OscConfig+0xa2>
 8001f88:	4ba9      	ldr	r3, [pc, #676]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	4ba8      	ldr	r3, [pc, #672]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f8e:	2180      	movs	r1, #128	@ 0x80
 8001f90:	02c9      	lsls	r1, r1, #11
 8001f92:	430a      	orrs	r2, r1
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	4ba6      	ldr	r3, [pc, #664]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	4ba5      	ldr	r3, [pc, #660]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001f9c:	2180      	movs	r1, #128	@ 0x80
 8001f9e:	0249      	lsls	r1, r1, #9
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	e00b      	b.n	8001fbe <HAL_RCC_OscConfig+0xba>
 8001fa6:	4ba2      	ldr	r3, [pc, #648]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	4ba1      	ldr	r3, [pc, #644]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fac:	49a1      	ldr	r1, [pc, #644]	@ (8002234 <HAL_RCC_OscConfig+0x330>)
 8001fae:	400a      	ands	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	4b9f      	ldr	r3, [pc, #636]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	4b9e      	ldr	r3, [pc, #632]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fb8:	499f      	ldr	r1, [pc, #636]	@ (8002238 <HAL_RCC_OscConfig+0x334>)
 8001fba:	400a      	ands	r2, r1
 8001fbc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d014      	beq.n	8001ff0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc6:	f7ff f8d1 	bl	800116c <HAL_GetTick>
 8001fca:	0003      	movs	r3, r0
 8001fcc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd0:	f7ff f8cc 	bl	800116c <HAL_GetTick>
 8001fd4:	0002      	movs	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b64      	cmp	r3, #100	@ 0x64
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e28d      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fe2:	4b93      	ldr	r3, [pc, #588]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	029b      	lsls	r3, r3, #10
 8001fea:	4013      	ands	r3, r2
 8001fec:	d0f0      	beq.n	8001fd0 <HAL_RCC_OscConfig+0xcc>
 8001fee:	e015      	b.n	800201c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ff0:	f7ff f8bc 	bl	800116c <HAL_GetTick>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ff8:	e008      	b.n	800200c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ffa:	f7ff f8b7 	bl	800116c <HAL_GetTick>
 8001ffe:	0002      	movs	r2, r0
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	2b64      	cmp	r3, #100	@ 0x64
 8002006:	d901      	bls.n	800200c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002008:	2303      	movs	r3, #3
 800200a:	e278      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800200c:	4b88      	ldr	r3, [pc, #544]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	2380      	movs	r3, #128	@ 0x80
 8002012:	029b      	lsls	r3, r3, #10
 8002014:	4013      	ands	r3, r2
 8002016:	d1f0      	bne.n	8001ffa <HAL_RCC_OscConfig+0xf6>
 8002018:	e000      	b.n	800201c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800201a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2202      	movs	r2, #2
 8002022:	4013      	ands	r3, r2
 8002024:	d100      	bne.n	8002028 <HAL_RCC_OscConfig+0x124>
 8002026:	e099      	b.n	800215c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002028:	4b81      	ldr	r3, [pc, #516]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2238      	movs	r2, #56	@ 0x38
 800202e:	4013      	ands	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002032:	4b7f      	ldr	r3, [pc, #508]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2203      	movs	r2, #3
 8002038:	4013      	ands	r3, r2
 800203a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	2b10      	cmp	r3, #16
 8002040:	d102      	bne.n	8002048 <HAL_RCC_OscConfig+0x144>
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	2b02      	cmp	r3, #2
 8002046:	d002      	beq.n	800204e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d135      	bne.n	80020ba <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800204e:	4b78      	ldr	r3, [pc, #480]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	00db      	lsls	r3, r3, #3
 8002056:	4013      	ands	r3, r2
 8002058:	d005      	beq.n	8002066 <HAL_RCC_OscConfig+0x162>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68db      	ldr	r3, [r3, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e24b      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002066:	4b72      	ldr	r3, [pc, #456]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002068:	685b      	ldr	r3, [r3, #4]
 800206a:	4a74      	ldr	r2, [pc, #464]	@ (800223c <HAL_RCC_OscConfig+0x338>)
 800206c:	4013      	ands	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	695b      	ldr	r3, [r3, #20]
 8002074:	021a      	lsls	r2, r3, #8
 8002076:	4b6e      	ldr	r3, [pc, #440]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002078:	430a      	orrs	r2, r1
 800207a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d112      	bne.n	80020a8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002082:	4b6b      	ldr	r3, [pc, #428]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a6e      	ldr	r2, [pc, #440]	@ (8002240 <HAL_RCC_OscConfig+0x33c>)
 8002088:	4013      	ands	r3, r2
 800208a:	0019      	movs	r1, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	691a      	ldr	r2, [r3, #16]
 8002090:	4b67      	ldr	r3, [pc, #412]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002092:	430a      	orrs	r2, r1
 8002094:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002096:	4b66      	ldr	r3, [pc, #408]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	0adb      	lsrs	r3, r3, #11
 800209c:	2207      	movs	r2, #7
 800209e:	4013      	ands	r3, r2
 80020a0:	4a68      	ldr	r2, [pc, #416]	@ (8002244 <HAL_RCC_OscConfig+0x340>)
 80020a2:	40da      	lsrs	r2, r3
 80020a4:	4b68      	ldr	r3, [pc, #416]	@ (8002248 <HAL_RCC_OscConfig+0x344>)
 80020a6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020a8:	4b68      	ldr	r3, [pc, #416]	@ (800224c <HAL_RCC_OscConfig+0x348>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	0018      	movs	r0, r3
 80020ae:	f7ff f801 	bl	80010b4 <HAL_InitTick>
 80020b2:	1e03      	subs	r3, r0, #0
 80020b4:	d051      	beq.n	800215a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e221      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	68db      	ldr	r3, [r3, #12]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d030      	beq.n	8002124 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020c2:	4b5b      	ldr	r3, [pc, #364]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a5e      	ldr	r2, [pc, #376]	@ (8002240 <HAL_RCC_OscConfig+0x33c>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	0019      	movs	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	691a      	ldr	r2, [r3, #16]
 80020d0:	4b57      	ldr	r3, [pc, #348]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80020d6:	4b56      	ldr	r3, [pc, #344]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	4b55      	ldr	r3, [pc, #340]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80020dc:	2180      	movs	r1, #128	@ 0x80
 80020de:	0049      	lsls	r1, r1, #1
 80020e0:	430a      	orrs	r2, r1
 80020e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e4:	f7ff f842 	bl	800116c <HAL_GetTick>
 80020e8:	0003      	movs	r3, r0
 80020ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ec:	e008      	b.n	8002100 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020ee:	f7ff f83d 	bl	800116c <HAL_GetTick>
 80020f2:	0002      	movs	r2, r0
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	1ad3      	subs	r3, r2, r3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d901      	bls.n	8002100 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
 80020fe:	e1fe      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002100:	4b4b      	ldr	r3, [pc, #300]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	4013      	ands	r3, r2
 800210a:	d0f0      	beq.n	80020ee <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210c:	4b48      	ldr	r3, [pc, #288]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a4a      	ldr	r2, [pc, #296]	@ (800223c <HAL_RCC_OscConfig+0x338>)
 8002112:	4013      	ands	r3, r2
 8002114:	0019      	movs	r1, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	021a      	lsls	r2, r3, #8
 800211c:	4b44      	ldr	r3, [pc, #272]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800211e:	430a      	orrs	r2, r1
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	e01b      	b.n	800215c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002124:	4b42      	ldr	r3, [pc, #264]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002126:	681a      	ldr	r2, [r3, #0]
 8002128:	4b41      	ldr	r3, [pc, #260]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800212a:	4949      	ldr	r1, [pc, #292]	@ (8002250 <HAL_RCC_OscConfig+0x34c>)
 800212c:	400a      	ands	r2, r1
 800212e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7ff f81c 	bl	800116c <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800213a:	f7ff f817 	bl	800116c <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e1d8      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800214c:	4b38      	ldr	r3, [pc, #224]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	2380      	movs	r3, #128	@ 0x80
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4013      	ands	r3, r2
 8002156:	d1f0      	bne.n	800213a <HAL_RCC_OscConfig+0x236>
 8002158:	e000      	b.n	800215c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800215a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2208      	movs	r2, #8
 8002162:	4013      	ands	r3, r2
 8002164:	d047      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002166:	4b32      	ldr	r3, [pc, #200]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2238      	movs	r2, #56	@ 0x38
 800216c:	4013      	ands	r3, r2
 800216e:	2b18      	cmp	r3, #24
 8002170:	d10a      	bne.n	8002188 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002172:	4b2f      	ldr	r3, [pc, #188]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002176:	2202      	movs	r2, #2
 8002178:	4013      	ands	r3, r2
 800217a:	d03c      	beq.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d138      	bne.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	e1ba      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d019      	beq.n	80021c4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002190:	4b27      	ldr	r3, [pc, #156]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002192:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002194:	4b26      	ldr	r3, [pc, #152]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002196:	2101      	movs	r1, #1
 8002198:	430a      	orrs	r2, r1
 800219a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219c:	f7fe ffe6 	bl	800116c <HAL_GetTick>
 80021a0:	0003      	movs	r3, r0
 80021a2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021a4:	e008      	b.n	80021b8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021a6:	f7fe ffe1 	bl	800116c <HAL_GetTick>
 80021aa:	0002      	movs	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	2b02      	cmp	r3, #2
 80021b2:	d901      	bls.n	80021b8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80021b4:	2303      	movs	r3, #3
 80021b6:	e1a2      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021bc:	2202      	movs	r2, #2
 80021be:	4013      	ands	r3, r2
 80021c0:	d0f1      	beq.n	80021a6 <HAL_RCC_OscConfig+0x2a2>
 80021c2:	e018      	b.n	80021f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80021c4:	4b1a      	ldr	r3, [pc, #104]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021c6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021c8:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ca:	2101      	movs	r1, #1
 80021cc:	438a      	bics	r2, r1
 80021ce:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d0:	f7fe ffcc 	bl	800116c <HAL_GetTick>
 80021d4:	0003      	movs	r3, r0
 80021d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021da:	f7fe ffc7 	bl	800116c <HAL_GetTick>
 80021de:	0002      	movs	r2, r0
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e188      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80021ec:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 80021ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021f0:	2202      	movs	r2, #2
 80021f2:	4013      	ands	r3, r2
 80021f4:	d1f1      	bne.n	80021da <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2204      	movs	r2, #4
 80021fc:	4013      	ands	r3, r2
 80021fe:	d100      	bne.n	8002202 <HAL_RCC_OscConfig+0x2fe>
 8002200:	e0c6      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002202:	231f      	movs	r3, #31
 8002204:	18fb      	adds	r3, r7, r3
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800220a:	4b09      	ldr	r3, [pc, #36]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2238      	movs	r2, #56	@ 0x38
 8002210:	4013      	ands	r3, r2
 8002212:	2b20      	cmp	r3, #32
 8002214:	d11e      	bne.n	8002254 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002216:	4b06      	ldr	r3, [pc, #24]	@ (8002230 <HAL_RCC_OscConfig+0x32c>)
 8002218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800221a:	2202      	movs	r2, #2
 800221c:	4013      	ands	r3, r2
 800221e:	d100      	bne.n	8002222 <HAL_RCC_OscConfig+0x31e>
 8002220:	e0b6      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d000      	beq.n	800222c <HAL_RCC_OscConfig+0x328>
 800222a:	e0b1      	b.n	8002390 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e166      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
 8002230:	40021000 	.word	0x40021000
 8002234:	fffeffff 	.word	0xfffeffff
 8002238:	fffbffff 	.word	0xfffbffff
 800223c:	ffff80ff 	.word	0xffff80ff
 8002240:	ffffc7ff 	.word	0xffffc7ff
 8002244:	00f42400 	.word	0x00f42400
 8002248:	20000000 	.word	0x20000000
 800224c:	20000004 	.word	0x20000004
 8002250:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002254:	4bac      	ldr	r3, [pc, #688]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	055b      	lsls	r3, r3, #21
 800225c:	4013      	ands	r3, r2
 800225e:	d101      	bne.n	8002264 <HAL_RCC_OscConfig+0x360>
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x362>
 8002264:	2300      	movs	r3, #0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d011      	beq.n	800228e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800226a:	4ba7      	ldr	r3, [pc, #668]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800226c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800226e:	4ba6      	ldr	r3, [pc, #664]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002270:	2180      	movs	r1, #128	@ 0x80
 8002272:	0549      	lsls	r1, r1, #21
 8002274:	430a      	orrs	r2, r1
 8002276:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002278:	4ba3      	ldr	r3, [pc, #652]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800227a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800227c:	2380      	movs	r3, #128	@ 0x80
 800227e:	055b      	lsls	r3, r3, #21
 8002280:	4013      	ands	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002286:	231f      	movs	r3, #31
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800228e:	4b9f      	ldr	r3, [pc, #636]	@ (800250c <HAL_RCC_OscConfig+0x608>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	2380      	movs	r3, #128	@ 0x80
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	4013      	ands	r3, r2
 8002298:	d11a      	bne.n	80022d0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800229a:	4b9c      	ldr	r3, [pc, #624]	@ (800250c <HAL_RCC_OscConfig+0x608>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	4b9b      	ldr	r3, [pc, #620]	@ (800250c <HAL_RCC_OscConfig+0x608>)
 80022a0:	2180      	movs	r1, #128	@ 0x80
 80022a2:	0049      	lsls	r1, r1, #1
 80022a4:	430a      	orrs	r2, r1
 80022a6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80022a8:	f7fe ff60 	bl	800116c <HAL_GetTick>
 80022ac:	0003      	movs	r3, r0
 80022ae:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b2:	f7fe ff5b 	bl	800116c <HAL_GetTick>
 80022b6:	0002      	movs	r2, r0
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e11c      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c4:	4b91      	ldr	r3, [pc, #580]	@ (800250c <HAL_RCC_OscConfig+0x608>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	4013      	ands	r3, r2
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x3e2>
 80022d8:	4b8b      	ldr	r3, [pc, #556]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80022da:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022dc:	4b8a      	ldr	r3, [pc, #552]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80022de:	2101      	movs	r1, #1
 80022e0:	430a      	orrs	r2, r1
 80022e2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022e4:	e01c      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	2b05      	cmp	r3, #5
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x404>
 80022ee:	4b86      	ldr	r3, [pc, #536]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80022f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022f2:	4b85      	ldr	r3, [pc, #532]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80022f4:	2104      	movs	r1, #4
 80022f6:	430a      	orrs	r2, r1
 80022f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80022fa:	4b83      	ldr	r3, [pc, #524]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80022fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80022fe:	4b82      	ldr	r3, [pc, #520]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002300:	2101      	movs	r1, #1
 8002302:	430a      	orrs	r2, r1
 8002304:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002306:	e00b      	b.n	8002320 <HAL_RCC_OscConfig+0x41c>
 8002308:	4b7f      	ldr	r3, [pc, #508]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800230a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800230c:	4b7e      	ldr	r3, [pc, #504]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800230e:	2101      	movs	r1, #1
 8002310:	438a      	bics	r2, r1
 8002312:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002314:	4b7c      	ldr	r3, [pc, #496]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002318:	4b7b      	ldr	r3, [pc, #492]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800231a:	2104      	movs	r1, #4
 800231c:	438a      	bics	r2, r1
 800231e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d014      	beq.n	8002352 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002328:	f7fe ff20 	bl	800116c <HAL_GetTick>
 800232c:	0003      	movs	r3, r0
 800232e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002330:	e009      	b.n	8002346 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002332:	f7fe ff1b 	bl	800116c <HAL_GetTick>
 8002336:	0002      	movs	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	4a74      	ldr	r2, [pc, #464]	@ (8002510 <HAL_RCC_OscConfig+0x60c>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d901      	bls.n	8002346 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002342:	2303      	movs	r3, #3
 8002344:	e0db      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002346:	4b70      	ldr	r3, [pc, #448]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800234a:	2202      	movs	r2, #2
 800234c:	4013      	ands	r3, r2
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x42e>
 8002350:	e013      	b.n	800237a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002352:	f7fe ff0b 	bl	800116c <HAL_GetTick>
 8002356:	0003      	movs	r3, r0
 8002358:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800235a:	e009      	b.n	8002370 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800235c:	f7fe ff06 	bl	800116c <HAL_GetTick>
 8002360:	0002      	movs	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	4a6a      	ldr	r2, [pc, #424]	@ (8002510 <HAL_RCC_OscConfig+0x60c>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e0c6      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002370:	4b65      	ldr	r3, [pc, #404]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002374:	2202      	movs	r2, #2
 8002376:	4013      	ands	r3, r2
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800237a:	231f      	movs	r3, #31
 800237c:	18fb      	adds	r3, r7, r3
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d105      	bne.n	8002390 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002384:	4b60      	ldr	r3, [pc, #384]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002386:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002388:	4b5f      	ldr	r3, [pc, #380]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800238a:	4962      	ldr	r1, [pc, #392]	@ (8002514 <HAL_RCC_OscConfig+0x610>)
 800238c:	400a      	ands	r2, r1
 800238e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69db      	ldr	r3, [r3, #28]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d100      	bne.n	800239a <HAL_RCC_OscConfig+0x496>
 8002398:	e0b0      	b.n	80024fc <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800239a:	4b5b      	ldr	r3, [pc, #364]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	2238      	movs	r2, #56	@ 0x38
 80023a0:	4013      	ands	r3, r2
 80023a2:	2b10      	cmp	r3, #16
 80023a4:	d100      	bne.n	80023a8 <HAL_RCC_OscConfig+0x4a4>
 80023a6:	e078      	b.n	800249a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69db      	ldr	r3, [r3, #28]
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d153      	bne.n	8002458 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b0:	4b55      	ldr	r3, [pc, #340]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b54      	ldr	r3, [pc, #336]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80023b6:	4958      	ldr	r1, [pc, #352]	@ (8002518 <HAL_RCC_OscConfig+0x614>)
 80023b8:	400a      	ands	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7fe fed6 	bl	800116c <HAL_GetTick>
 80023c0:	0003      	movs	r3, r0
 80023c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023c4:	e008      	b.n	80023d8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c6:	f7fe fed1 	bl	800116c <HAL_GetTick>
 80023ca:	0002      	movs	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d901      	bls.n	80023d8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e092      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	2380      	movs	r3, #128	@ 0x80
 80023de:	049b      	lsls	r3, r3, #18
 80023e0:	4013      	ands	r3, r2
 80023e2:	d1f0      	bne.n	80023c6 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023e4:	4b48      	ldr	r3, [pc, #288]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	4a4c      	ldr	r2, [pc, #304]	@ (800251c <HAL_RCC_OscConfig+0x618>)
 80023ea:	4013      	ands	r3, r2
 80023ec:	0019      	movs	r1, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6a1a      	ldr	r2, [r3, #32]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	431a      	orrs	r2, r3
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023fc:	021b      	lsls	r3, r3, #8
 80023fe:	431a      	orrs	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002404:	431a      	orrs	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240a:	431a      	orrs	r2, r3
 800240c:	4b3e      	ldr	r3, [pc, #248]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800240e:	430a      	orrs	r2, r1
 8002410:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002412:	4b3d      	ldr	r3, [pc, #244]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	4b3c      	ldr	r3, [pc, #240]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002418:	2180      	movs	r1, #128	@ 0x80
 800241a:	0449      	lsls	r1, r1, #17
 800241c:	430a      	orrs	r2, r1
 800241e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002420:	4b39      	ldr	r3, [pc, #228]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	4b38      	ldr	r3, [pc, #224]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002426:	2180      	movs	r1, #128	@ 0x80
 8002428:	0549      	lsls	r1, r1, #21
 800242a:	430a      	orrs	r2, r1
 800242c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242e:	f7fe fe9d 	bl	800116c <HAL_GetTick>
 8002432:	0003      	movs	r3, r0
 8002434:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002438:	f7fe fe98 	bl	800116c <HAL_GetTick>
 800243c:	0002      	movs	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e059      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244a:	4b2f      	ldr	r3, [pc, #188]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	049b      	lsls	r3, r3, #18
 8002452:	4013      	ands	r3, r2
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x534>
 8002456:	e051      	b.n	80024fc <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002458:	4b2b      	ldr	r3, [pc, #172]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4b2a      	ldr	r3, [pc, #168]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800245e:	492e      	ldr	r1, [pc, #184]	@ (8002518 <HAL_RCC_OscConfig+0x614>)
 8002460:	400a      	ands	r2, r1
 8002462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002464:	f7fe fe82 	bl	800116c <HAL_GetTick>
 8002468:	0003      	movs	r3, r0
 800246a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800246c:	e008      	b.n	8002480 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800246e:	f7fe fe7d 	bl	800116c <HAL_GetTick>
 8002472:	0002      	movs	r2, r0
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d901      	bls.n	8002480 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 800247c:	2303      	movs	r3, #3
 800247e:	e03e      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002480:	4b21      	ldr	r3, [pc, #132]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	2380      	movs	r3, #128	@ 0x80
 8002486:	049b      	lsls	r3, r3, #18
 8002488:	4013      	ands	r3, r2
 800248a:	d1f0      	bne.n	800246e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800248c:	4b1e      	ldr	r3, [pc, #120]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	4b1d      	ldr	r3, [pc, #116]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 8002492:	4923      	ldr	r1, [pc, #140]	@ (8002520 <HAL_RCC_OscConfig+0x61c>)
 8002494:	400a      	ands	r2, r1
 8002496:	60da      	str	r2, [r3, #12]
 8002498:	e030      	b.n	80024fc <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d101      	bne.n	80024a6 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e02b      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80024a6:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <HAL_RCC_OscConfig+0x604>)
 80024a8:	68db      	ldr	r3, [r3, #12]
 80024aa:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	2203      	movs	r2, #3
 80024b0:	401a      	ands	r2, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d11e      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	2270      	movs	r2, #112	@ 0x70
 80024be:	401a      	ands	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d117      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	23fe      	movs	r3, #254	@ 0xfe
 80024cc:	01db      	lsls	r3, r3, #7
 80024ce:	401a      	ands	r2, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024d6:	429a      	cmp	r2, r3
 80024d8:	d10e      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	23f8      	movs	r3, #248	@ 0xf8
 80024de:	039b      	lsls	r3, r3, #14
 80024e0:	401a      	ands	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d106      	bne.n	80024f8 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	0f5b      	lsrs	r3, r3, #29
 80024ee:	075a      	lsls	r2, r3, #29
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d001      	beq.n	80024fc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e000      	b.n	80024fe <HAL_RCC_OscConfig+0x5fa>
=======
 8001f86:	2800      	cmp	r0, #0
 8001f88:	d102      	bne.n	8001f90 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8001f8a:	2001      	movs	r0, #1
>>>>>>> 53-création-de-la-gui
>>>>>>> main
        }
      }
    }
  }
  return HAL_OK;
<<<<<<< HEAD
=======
<<<<<<< HEAD
 80024fc:	2300      	movs	r3, #0
>>>>>>> main
}
 8001be0:	b005      	add	sp, #20
 8001be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001be4:	6803      	ldr	r3, [r0, #0]
 8001be6:	07db      	lsls	r3, r3, #31
 8001be8:	d410      	bmi.n	8001c0c <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bea:	6823      	ldr	r3, [r4, #0]
 8001bec:	079b      	lsls	r3, r3, #30
 8001bee:	d45c      	bmi.n	8001caa <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bf0:	6823      	ldr	r3, [r4, #0]
 8001bf2:	071b      	lsls	r3, r3, #28
 8001bf4:	d500      	bpl.n	8001bf8 <HAL_RCC_OscConfig+0x24>
 8001bf6:	e0c1      	b.n	8001d7c <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bf8:	6823      	ldr	r3, [r4, #0]
 8001bfa:	075b      	lsls	r3, r3, #29
 8001bfc:	d500      	bpl.n	8001c00 <HAL_RCC_OscConfig+0x2c>
 8001bfe:	e0f2      	b.n	8001de6 <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c00:	69e3      	ldr	r3, [r4, #28]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d000      	beq.n	8001c08 <HAL_RCC_OscConfig+0x34>
 8001c06:	e179      	b.n	8001efc <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 8001c08:	2000      	movs	r0, #0
 8001c0a:	e7e9      	b.n	8001be0 <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c0c:	2238      	movs	r2, #56	@ 0x38
 8001c0e:	4daf      	ldr	r5, [pc, #700]	@ (8001ecc <HAL_RCC_OscConfig+0x2f8>)
 8001c10:	68ab      	ldr	r3, [r5, #8]
 8001c12:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c14:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c16:	2b10      	cmp	r3, #16
 8001c18:	d109      	bne.n	8001c2e <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c1a:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001c1c:	079b      	lsls	r3, r3, #30
 8001c1e:	d108      	bne.n	8001c32 <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c20:	682b      	ldr	r3, [r5, #0]
 8001c22:	039b      	lsls	r3, r3, #14
 8001c24:	d5e1      	bpl.n	8001bea <HAL_RCC_OscConfig+0x16>
 8001c26:	6863      	ldr	r3, [r4, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1de      	bne.n	8001bea <HAL_RCC_OscConfig+0x16>
 8001c2c:	e7d7      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001c2e:	2b08      	cmp	r3, #8
 8001c30:	d0f6      	beq.n	8001c20 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c32:	2280      	movs	r2, #128	@ 0x80
 8001c34:	6863      	ldr	r3, [r4, #4]
 8001c36:	0252      	lsls	r2, r2, #9
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d111      	bne.n	8001c60 <HAL_RCC_OscConfig+0x8c>
 8001c3c:	682a      	ldr	r2, [r5, #0]
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001c42:	f7ff fcd1 	bl	80015e8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c46:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c48:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c4a:	02bf      	lsls	r7, r7, #10
 8001c4c:	682b      	ldr	r3, [r5, #0]
 8001c4e:	423b      	tst	r3, r7
 8001c50:	d1cb      	bne.n	8001bea <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c52:	f7ff fcc9 	bl	80015e8 <HAL_GetTick>
 8001c56:	1b80      	subs	r0, r0, r6
 8001c58:	2864      	cmp	r0, #100	@ 0x64
 8001c5a:	d9f7      	bls.n	8001c4c <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8001c5c:	2003      	movs	r0, #3
 8001c5e:	e7bf      	b.n	8001be0 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c60:	21a0      	movs	r1, #160	@ 0xa0
 8001c62:	02c9      	lsls	r1, r1, #11
 8001c64:	428b      	cmp	r3, r1
 8001c66:	d108      	bne.n	8001c7a <HAL_RCC_OscConfig+0xa6>
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	6829      	ldr	r1, [r5, #0]
 8001c6c:	02db      	lsls	r3, r3, #11
 8001c6e:	430b      	orrs	r3, r1
 8001c70:	602b      	str	r3, [r5, #0]
 8001c72:	682b      	ldr	r3, [r5, #0]
 8001c74:	431a      	orrs	r2, r3
 8001c76:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c78:	e7e3      	b.n	8001c42 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c7a:	682a      	ldr	r2, [r5, #0]
 8001c7c:	4994      	ldr	r1, [pc, #592]	@ (8001ed0 <HAL_RCC_OscConfig+0x2fc>)
 8001c7e:	400a      	ands	r2, r1
 8001c80:	602a      	str	r2, [r5, #0]
 8001c82:	682a      	ldr	r2, [r5, #0]
 8001c84:	4993      	ldr	r1, [pc, #588]	@ (8001ed4 <HAL_RCC_OscConfig+0x300>)
 8001c86:	400a      	ands	r2, r1
 8001c88:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d1d9      	bne.n	8001c42 <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 8001c8e:	f7ff fcab 	bl	80015e8 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c92:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001c94:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c96:	02bf      	lsls	r7, r7, #10
 8001c98:	682b      	ldr	r3, [r5, #0]
 8001c9a:	423b      	tst	r3, r7
 8001c9c:	d0a5      	beq.n	8001bea <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c9e:	f7ff fca3 	bl	80015e8 <HAL_GetTick>
 8001ca2:	1b80      	subs	r0, r0, r6
 8001ca4:	2864      	cmp	r0, #100	@ 0x64
 8001ca6:	d9f7      	bls.n	8001c98 <HAL_RCC_OscConfig+0xc4>
 8001ca8:	e7d8      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001caa:	2238      	movs	r2, #56	@ 0x38
 8001cac:	4d87      	ldr	r5, [pc, #540]	@ (8001ecc <HAL_RCC_OscConfig+0x2f8>)
 8001cae:	68ab      	ldr	r3, [r5, #8]
 8001cb0:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cb2:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001cb4:	2b10      	cmp	r3, #16
 8001cb6:	d128      	bne.n	8001d0a <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001cb8:	2103      	movs	r1, #3
 8001cba:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001cbc:	2a02      	cmp	r2, #2
 8001cbe:	d126      	bne.n	8001d0e <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cc0:	682a      	ldr	r2, [r5, #0]
 8001cc2:	0552      	lsls	r2, r2, #21
 8001cc4:	d503      	bpl.n	8001cce <HAL_RCC_OscConfig+0xfa>
 8001cc6:	68e2      	ldr	r2, [r4, #12]
 8001cc8:	2a00      	cmp	r2, #0
 8001cca:	d100      	bne.n	8001cce <HAL_RCC_OscConfig+0xfa>
 8001ccc:	e787      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cce:	6869      	ldr	r1, [r5, #4]
 8001cd0:	6962      	ldr	r2, [r4, #20]
 8001cd2:	4881      	ldr	r0, [pc, #516]	@ (8001ed8 <HAL_RCC_OscConfig+0x304>)
 8001cd4:	0212      	lsls	r2, r2, #8
 8001cd6:	4001      	ands	r1, r0
 8001cd8:	430a      	orrs	r2, r1
 8001cda:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d10c      	bne.n	8001cfa <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ce0:	682b      	ldr	r3, [r5, #0]
 8001ce2:	4a7e      	ldr	r2, [pc, #504]	@ (8001edc <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001ce4:	497e      	ldr	r1, [pc, #504]	@ (8001ee0 <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	6922      	ldr	r2, [r4, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001cee:	682b      	ldr	r3, [r5, #0]
 8001cf0:	4a7c      	ldr	r2, [pc, #496]	@ (8001ee4 <HAL_RCC_OscConfig+0x310>)
 8001cf2:	049b      	lsls	r3, r3, #18
 8001cf4:	0f5b      	lsrs	r3, r3, #29
 8001cf6:	40da      	lsrs	r2, r3
 8001cf8:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8001ee8 <HAL_RCC_OscConfig+0x314>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	f7ff fc2b 	bl	8001558 <HAL_InitTick>
 8001d02:	2800      	cmp	r0, #0
 8001d04:	d100      	bne.n	8001d08 <HAL_RCC_OscConfig+0x134>
 8001d06:	e773      	b.n	8001bf0 <HAL_RCC_OscConfig+0x1c>
 8001d08:	e769      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0d8      	beq.n	8001cc0 <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d0e:	68e3      	ldr	r3, [r4, #12]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d020      	beq.n	8001d56 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d14:	682b      	ldr	r3, [r5, #0]
 8001d16:	4a71      	ldr	r2, [pc, #452]	@ (8001edc <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d18:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d1e:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001d20:	4313      	orrs	r3, r2
 8001d22:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8001d24:	2380      	movs	r3, #128	@ 0x80
 8001d26:	682a      	ldr	r2, [r5, #0]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d2e:	f7ff fc5b 	bl	80015e8 <HAL_GetTick>
 8001d32:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d34:	682b      	ldr	r3, [r5, #0]
 8001d36:	423b      	tst	r3, r7
 8001d38:	d007      	beq.n	8001d4a <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d3a:	686a      	ldr	r2, [r5, #4]
 8001d3c:	6963      	ldr	r3, [r4, #20]
 8001d3e:	4966      	ldr	r1, [pc, #408]	@ (8001ed8 <HAL_RCC_OscConfig+0x304>)
 8001d40:	021b      	lsls	r3, r3, #8
 8001d42:	400a      	ands	r2, r1
 8001d44:	4313      	orrs	r3, r2
 8001d46:	606b      	str	r3, [r5, #4]
 8001d48:	e752      	b.n	8001bf0 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d4a:	f7ff fc4d 	bl	80015e8 <HAL_GetTick>
 8001d4e:	1b80      	subs	r0, r0, r6
 8001d50:	2802      	cmp	r0, #2
 8001d52:	d9ef      	bls.n	8001d34 <HAL_RCC_OscConfig+0x160>
 8001d54:	e782      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8001d56:	682b      	ldr	r3, [r5, #0]
 8001d58:	4a64      	ldr	r2, [pc, #400]	@ (8001eec <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d5a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001d60:	f7ff fc42 	bl	80015e8 <HAL_GetTick>
 8001d64:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d66:	00ff      	lsls	r7, r7, #3
 8001d68:	682b      	ldr	r3, [r5, #0]
 8001d6a:	423b      	tst	r3, r7
 8001d6c:	d100      	bne.n	8001d70 <HAL_RCC_OscConfig+0x19c>
 8001d6e:	e73f      	b.n	8001bf0 <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d70:	f7ff fc3a 	bl	80015e8 <HAL_GetTick>
 8001d74:	1b80      	subs	r0, r0, r6
 8001d76:	2802      	cmp	r0, #2
 8001d78:	d9f6      	bls.n	8001d68 <HAL_RCC_OscConfig+0x194>
 8001d7a:	e76f      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001d7c:	2238      	movs	r2, #56	@ 0x38
 8001d7e:	4d53      	ldr	r5, [pc, #332]	@ (8001ecc <HAL_RCC_OscConfig+0x2f8>)
 8001d80:	68ab      	ldr	r3, [r5, #8]
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b18      	cmp	r3, #24
 8001d86:	d108      	bne.n	8001d9a <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d88:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001d8a:	079b      	lsls	r3, r3, #30
 8001d8c:	d400      	bmi.n	8001d90 <HAL_RCC_OscConfig+0x1bc>
 8001d8e:	e733      	b.n	8001bf8 <HAL_RCC_OscConfig+0x24>
 8001d90:	69a3      	ldr	r3, [r4, #24]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d000      	beq.n	8001d98 <HAL_RCC_OscConfig+0x1c4>
 8001d96:	e72f      	b.n	8001bf8 <HAL_RCC_OscConfig+0x24>
 8001d98:	e721      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d9a:	69a2      	ldr	r2, [r4, #24]
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	2a00      	cmp	r2, #0
 8001da0:	d010      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8001da2:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001da4:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001da6:	4313      	orrs	r3, r2
 8001da8:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001daa:	f7ff fc1d 	bl	80015e8 <HAL_GetTick>
 8001dae:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001db0:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001db2:	423b      	tst	r3, r7
 8001db4:	d000      	beq.n	8001db8 <HAL_RCC_OscConfig+0x1e4>
 8001db6:	e71f      	b.n	8001bf8 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001db8:	f7ff fc16 	bl	80015e8 <HAL_GetTick>
 8001dbc:	1b80      	subs	r0, r0, r6
 8001dbe:	2802      	cmp	r0, #2
 8001dc0:	d9f6      	bls.n	8001db0 <HAL_RCC_OscConfig+0x1dc>
 8001dc2:	e74b      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 8001dc4:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dc6:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001dc8:	439a      	bics	r2, r3
 8001dca:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001dcc:	f7ff fc0c 	bl	80015e8 <HAL_GetTick>
 8001dd0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001dd2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8001dd4:	423b      	tst	r3, r7
 8001dd6:	d100      	bne.n	8001dda <HAL_RCC_OscConfig+0x206>
 8001dd8:	e70e      	b.n	8001bf8 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dda:	f7ff fc05 	bl	80015e8 <HAL_GetTick>
 8001dde:	1b80      	subs	r0, r0, r6
 8001de0:	2802      	cmp	r0, #2
 8001de2:	d9f6      	bls.n	8001dd2 <HAL_RCC_OscConfig+0x1fe>
 8001de4:	e73a      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001de6:	2238      	movs	r2, #56	@ 0x38
 8001de8:	4d38      	ldr	r5, [pc, #224]	@ (8001ecc <HAL_RCC_OscConfig+0x2f8>)
 8001dea:	68ab      	ldr	r3, [r5, #8]
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b20      	cmp	r3, #32
 8001df0:	d108      	bne.n	8001e04 <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001df2:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001df4:	079b      	lsls	r3, r3, #30
 8001df6:	d400      	bmi.n	8001dfa <HAL_RCC_OscConfig+0x226>
 8001df8:	e702      	b.n	8001c00 <HAL_RCC_OscConfig+0x2c>
 8001dfa:	68a3      	ldr	r3, [r4, #8]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d000      	beq.n	8001e02 <HAL_RCC_OscConfig+0x22e>
 8001e00:	e6fe      	b.n	8001c00 <HAL_RCC_OscConfig+0x2c>
 8001e02:	e6ec      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e04:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001e06:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e08:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e0a:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8001e0c:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e0e:	4213      	tst	r3, r2
 8001e10:	d108      	bne.n	8001e24 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 8001e12:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e14:	4313      	orrs	r3, r2
 8001e16:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8001e18:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	9303      	str	r3, [sp, #12]
 8001e1e:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8001e20:	2301      	movs	r3, #1
 8001e22:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e24:	2780      	movs	r7, #128	@ 0x80
 8001e26:	4e32      	ldr	r6, [pc, #200]	@ (8001ef0 <HAL_RCC_OscConfig+0x31c>)
 8001e28:	007f      	lsls	r7, r7, #1
 8001e2a:	6833      	ldr	r3, [r6, #0]
 8001e2c:	423b      	tst	r3, r7
 8001e2e:	d015      	beq.n	8001e5c <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e30:	68a3      	ldr	r3, [r4, #8]
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d122      	bne.n	8001e7c <HAL_RCC_OscConfig+0x2a8>
 8001e36:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8001e3c:	f7ff fbd4 	bl	80015e8 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e40:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001e42:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e44:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001e46:	423b      	tst	r3, r7
 8001e48:	d038      	beq.n	8001ebc <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 8001e4a:	9b00      	ldr	r3, [sp, #0]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d000      	beq.n	8001e52 <HAL_RCC_OscConfig+0x27e>
 8001e50:	e6d6      	b.n	8001c00 <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001e52:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8001e54:	4a27      	ldr	r2, [pc, #156]	@ (8001ef4 <HAL_RCC_OscConfig+0x320>)
 8001e56:	4013      	ands	r3, r2
 8001e58:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8001e5a:	e6d1      	b.n	8001c00 <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e5c:	6833      	ldr	r3, [r6, #0]
 8001e5e:	433b      	orrs	r3, r7
 8001e60:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001e62:	f7ff fbc1 	bl	80015e8 <HAL_GetTick>
 8001e66:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e68:	6833      	ldr	r3, [r6, #0]
 8001e6a:	423b      	tst	r3, r7
 8001e6c:	d1e0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e6e:	f7ff fbbb 	bl	80015e8 <HAL_GetTick>
 8001e72:	9b01      	ldr	r3, [sp, #4]
 8001e74:	1ac0      	subs	r0, r0, r3
 8001e76:	2802      	cmp	r0, #2
 8001e78:	d9f6      	bls.n	8001e68 <HAL_RCC_OscConfig+0x294>
 8001e7a:	e6ef      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e7c:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e7e:	2b05      	cmp	r3, #5
 8001e80:	d105      	bne.n	8001e8e <HAL_RCC_OscConfig+0x2ba>
 8001e82:	3b01      	subs	r3, #1
 8001e84:	4313      	orrs	r3, r2
 8001e86:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8001e88:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e7d4      	b.n	8001e38 <HAL_RCC_OscConfig+0x264>
 8001e8e:	2101      	movs	r1, #1
 8001e90:	438a      	bics	r2, r1
 8001e92:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8001e94:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8001e96:	3103      	adds	r1, #3
 8001e98:	438a      	bics	r2, r1
 8001e9a:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d1cd      	bne.n	8001e3c <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 8001ea0:	f7ff fba2 	bl	80015e8 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ea4:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001ea6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ea8:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8001eaa:	423b      	tst	r3, r7
 8001eac:	d0cd      	beq.n	8001e4a <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eae:	f7ff fb9b 	bl	80015e8 <HAL_GetTick>
 8001eb2:	4b11      	ldr	r3, [pc, #68]	@ (8001ef8 <HAL_RCC_OscConfig+0x324>)
 8001eb4:	1b80      	subs	r0, r0, r6
 8001eb6:	4298      	cmp	r0, r3
 8001eb8:	d9f6      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x2d4>
 8001eba:	e6cf      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebc:	f7ff fb94 	bl	80015e8 <HAL_GetTick>
 8001ec0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef8 <HAL_RCC_OscConfig+0x324>)
 8001ec2:	1b80      	subs	r0, r0, r6
 8001ec4:	4298      	cmp	r0, r3
 8001ec6:	d9bd      	bls.n	8001e44 <HAL_RCC_OscConfig+0x270>
 8001ec8:	e6c8      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
 8001eca:	46c0      	nop			@ (mov r8, r8)
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	fffeffff 	.word	0xfffeffff
 8001ed4:	fffbffff 	.word	0xfffbffff
 8001ed8:	ffff80ff 	.word	0xffff80ff
 8001edc:	ffffc7ff 	.word	0xffffc7ff
 8001ee0:	20000008 	.word	0x20000008
 8001ee4:	00f42400 	.word	0x00f42400
 8001ee8:	20000010 	.word	0x20000010
 8001eec:	fffffeff 	.word	0xfffffeff
 8001ef0:	40007000 	.word	0x40007000
 8001ef4:	efffffff 	.word	0xefffffff
 8001ef8:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001efc:	2138      	movs	r1, #56	@ 0x38
 8001efe:	4d3f      	ldr	r5, [pc, #252]	@ (8001ffc <HAL_RCC_OscConfig+0x428>)
 8001f00:	68aa      	ldr	r2, [r5, #8]
 8001f02:	400a      	ands	r2, r1
 8001f04:	2a10      	cmp	r2, #16
 8001f06:	d051      	beq.n	8001fac <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f08:	4a3d      	ldr	r2, [pc, #244]	@ (8002000 <HAL_RCC_OscConfig+0x42c>)
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d138      	bne.n	8001f80 <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_PLL_DISABLE();
 8001f0e:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f10:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001f12:	4013      	ands	r3, r2
 8001f14:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001f16:	f7ff fb67 	bl	80015e8 <HAL_GetTick>
 8001f1a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f1c:	04bf      	lsls	r7, r7, #18
 8001f1e:	682b      	ldr	r3, [r5, #0]
 8001f20:	423b      	tst	r3, r7
 8001f22:	d127      	bne.n	8001f74 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f24:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001f26:	6a23      	ldr	r3, [r4, #32]
 8001f28:	68ea      	ldr	r2, [r5, #12]
 8001f2a:	430b      	orrs	r3, r1
 8001f2c:	4935      	ldr	r1, [pc, #212]	@ (8002004 <HAL_RCC_OscConfig+0x430>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f2e:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f30:	400a      	ands	r2, r1
 8001f32:	4313      	orrs	r3, r2
 8001f34:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f36:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001f40:	0212      	lsls	r2, r2, #8
 8001f42:	4313      	orrs	r3, r2
 8001f44:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001f46:	2380      	movs	r3, #128	@ 0x80
 8001f48:	682a      	ldr	r2, [r5, #0]
 8001f4a:	045b      	lsls	r3, r3, #17
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	68ea      	ldr	r2, [r5, #12]
 8001f54:	055b      	lsls	r3, r3, #21
 8001f56:	4313      	orrs	r3, r2
 8001f58:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001f5a:	f7ff fb45 	bl	80015e8 <HAL_GetTick>
 8001f5e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f60:	682b      	ldr	r3, [r5, #0]
 8001f62:	4233      	tst	r3, r6
 8001f64:	d000      	beq.n	8001f68 <HAL_RCC_OscConfig+0x394>
 8001f66:	e64f      	b.n	8001c08 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f68:	f7ff fb3e 	bl	80015e8 <HAL_GetTick>
 8001f6c:	1b00      	subs	r0, r0, r4
 8001f6e:	2802      	cmp	r0, #2
 8001f70:	d9f6      	bls.n	8001f60 <HAL_RCC_OscConfig+0x38c>
 8001f72:	e673      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f74:	f7ff fb38 	bl	80015e8 <HAL_GetTick>
 8001f78:	1b80      	subs	r0, r0, r6
 8001f7a:	2802      	cmp	r0, #2
 8001f7c:	d9cf      	bls.n	8001f1e <HAL_RCC_OscConfig+0x34a>
 8001f7e:	e66d      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 8001f80:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f82:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8001f84:	4013      	ands	r3, r2
 8001f86:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001f88:	f7ff fb2e 	bl	80015e8 <HAL_GetTick>
 8001f8c:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f8e:	04b6      	lsls	r6, r6, #18
 8001f90:	682b      	ldr	r3, [r5, #0]
 8001f92:	4233      	tst	r3, r6
 8001f94:	d104      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8001f96:	68eb      	ldr	r3, [r5, #12]
 8001f98:	4a1b      	ldr	r2, [pc, #108]	@ (8002008 <HAL_RCC_OscConfig+0x434>)
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	60eb      	str	r3, [r5, #12]
 8001f9e:	e633      	b.n	8001c08 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fa0:	f7ff fb22 	bl	80015e8 <HAL_GetTick>
 8001fa4:	1b00      	subs	r0, r0, r4
 8001fa6:	2802      	cmp	r0, #2
 8001fa8:	d9f2      	bls.n	8001f90 <HAL_RCC_OscConfig+0x3bc>
 8001faa:	e657      	b.n	8001c5c <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d100      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x3de>
 8001fb0:	e615      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb2:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8001fb4:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb6:	6a21      	ldr	r1, [r4, #32]
 8001fb8:	4002      	ands	r2, r0
 8001fba:	428a      	cmp	r2, r1
 8001fbc:	d000      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x3ec>
 8001fbe:	e60e      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fc0:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fc4:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc6:	428a      	cmp	r2, r1
 8001fc8:	d000      	beq.n	8001fcc <HAL_RCC_OscConfig+0x3f8>
 8001fca:	e608      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fcc:	21fe      	movs	r1, #254	@ 0xfe
 8001fce:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001fd0:	01c9      	lsls	r1, r1, #7
 8001fd2:	4001      	ands	r1, r0
 8001fd4:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fd6:	4291      	cmp	r1, r2
 8001fd8:	d000      	beq.n	8001fdc <HAL_RCC_OscConfig+0x408>
 8001fda:	e600      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fdc:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fde:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fe0:	0392      	lsls	r2, r2, #14
 8001fe2:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fe4:	428a      	cmp	r2, r1
 8001fe6:	d000      	beq.n	8001fea <HAL_RCC_OscConfig+0x416>
 8001fe8:	e5f9      	b.n	8001bde <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001fea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001fec:	0f40      	lsrs	r0, r0, #29
 8001fee:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001ff0:	1ac0      	subs	r0, r0, r3
 8001ff2:	1e43      	subs	r3, r0, #1
 8001ff4:	4198      	sbcs	r0, r3
 8001ff6:	b2c0      	uxtb	r0, r0
 8001ff8:	e5f2      	b.n	8001be0 <HAL_RCC_OscConfig+0xc>
 8001ffa:	46c0      	nop			@ (mov r8, r8)
 8001ffc:	40021000 	.word	0x40021000
 8002000:	feffffff 	.word	0xfeffffff
 8002004:	1fc1808c 	.word	0x1fc1808c
 8002008:	effefffc 	.word	0xeffefffc

0800200c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< HEAD
=======
 8002734:	b580      	push	{r7, lr}
 8002736:	b086      	sub	sp, #24
 8002738:	af00      	add	r7, sp, #0
=======
}
 8001f8c:	b005      	add	sp, #20
 8001f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f90:	6803      	ldr	r3, [r0, #0]
 8001f92:	07db      	lsls	r3, r3, #31
 8001f94:	d410      	bmi.n	8001fb8 <HAL_RCC_OscConfig+0x38>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f96:	6823      	ldr	r3, [r4, #0]
 8001f98:	079b      	lsls	r3, r3, #30
 8001f9a:	d45c      	bmi.n	8002056 <HAL_RCC_OscConfig+0xd6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f9c:	6823      	ldr	r3, [r4, #0]
 8001f9e:	071b      	lsls	r3, r3, #28
 8001fa0:	d500      	bpl.n	8001fa4 <HAL_RCC_OscConfig+0x24>
 8001fa2:	e0c1      	b.n	8002128 <HAL_RCC_OscConfig+0x1a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa4:	6823      	ldr	r3, [r4, #0]
 8001fa6:	075b      	lsls	r3, r3, #29
 8001fa8:	d500      	bpl.n	8001fac <HAL_RCC_OscConfig+0x2c>
 8001faa:	e0f2      	b.n	8002192 <HAL_RCC_OscConfig+0x212>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fac:	69e3      	ldr	r3, [r4, #28]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d000      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x34>
 8001fb2:	e179      	b.n	80022a8 <HAL_RCC_OscConfig+0x328>
  return HAL_OK;
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	e7e9      	b.n	8001f8c <HAL_RCC_OscConfig+0xc>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fb8:	2238      	movs	r2, #56	@ 0x38
 8001fba:	4daf      	ldr	r5, [pc, #700]	@ (8002278 <HAL_RCC_OscConfig+0x2f8>)
 8001fbc:	68ab      	ldr	r3, [r5, #8]
 8001fbe:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc0:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001fc2:	2b10      	cmp	r3, #16
 8001fc4:	d109      	bne.n	8001fda <HAL_RCC_OscConfig+0x5a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fc6:	43d3      	mvns	r3, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001fc8:	079b      	lsls	r3, r3, #30
 8001fca:	d108      	bne.n	8001fde <HAL_RCC_OscConfig+0x5e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fcc:	682b      	ldr	r3, [r5, #0]
 8001fce:	039b      	lsls	r3, r3, #14
 8001fd0:	d5e1      	bpl.n	8001f96 <HAL_RCC_OscConfig+0x16>
 8001fd2:	6863      	ldr	r3, [r4, #4]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1de      	bne.n	8001f96 <HAL_RCC_OscConfig+0x16>
 8001fd8:	e7d7      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001fda:	2b08      	cmp	r3, #8
 8001fdc:	d0f6      	beq.n	8001fcc <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fde:	2280      	movs	r2, #128	@ 0x80
 8001fe0:	6863      	ldr	r3, [r4, #4]
 8001fe2:	0252      	lsls	r2, r2, #9
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d111      	bne.n	800200c <HAL_RCC_OscConfig+0x8c>
 8001fe8:	682a      	ldr	r2, [r5, #0]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001fee:	f7ff fc3b 	bl	8001868 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ff2:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001ff4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ff6:	02bf      	lsls	r7, r7, #10
 8001ff8:	682b      	ldr	r3, [r5, #0]
 8001ffa:	423b      	tst	r3, r7
 8001ffc:	d1cb      	bne.n	8001f96 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ffe:	f7ff fc33 	bl	8001868 <HAL_GetTick>
 8002002:	1b80      	subs	r0, r0, r6
 8002004:	2864      	cmp	r0, #100	@ 0x64
 8002006:	d9f7      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 8002008:	2003      	movs	r0, #3
 800200a:	e7bf      	b.n	8001f8c <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800200c:	21a0      	movs	r1, #160	@ 0xa0
 800200e:	02c9      	lsls	r1, r1, #11
 8002010:	428b      	cmp	r3, r1
 8002012:	d108      	bne.n	8002026 <HAL_RCC_OscConfig+0xa6>
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	6829      	ldr	r1, [r5, #0]
 8002018:	02db      	lsls	r3, r3, #11
 800201a:	430b      	orrs	r3, r1
 800201c:	602b      	str	r3, [r5, #0]
 800201e:	682b      	ldr	r3, [r5, #0]
 8002020:	431a      	orrs	r2, r3
 8002022:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002024:	e7e3      	b.n	8001fee <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002026:	682a      	ldr	r2, [r5, #0]
 8002028:	4994      	ldr	r1, [pc, #592]	@ (800227c <HAL_RCC_OscConfig+0x2fc>)
 800202a:	400a      	ands	r2, r1
 800202c:	602a      	str	r2, [r5, #0]
 800202e:	682a      	ldr	r2, [r5, #0]
 8002030:	4993      	ldr	r1, [pc, #588]	@ (8002280 <HAL_RCC_OscConfig+0x300>)
 8002032:	400a      	ands	r2, r1
 8002034:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002036:	2b00      	cmp	r3, #0
 8002038:	d1d9      	bne.n	8001fee <HAL_RCC_OscConfig+0x6e>
        tickstart = HAL_GetTick();
 800203a:	f7ff fc15 	bl	8001868 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800203e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002040:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002042:	02bf      	lsls	r7, r7, #10
 8002044:	682b      	ldr	r3, [r5, #0]
 8002046:	423b      	tst	r3, r7
 8002048:	d0a5      	beq.n	8001f96 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800204a:	f7ff fc0d 	bl	8001868 <HAL_GetTick>
 800204e:	1b80      	subs	r0, r0, r6
 8002050:	2864      	cmp	r0, #100	@ 0x64
 8002052:	d9f7      	bls.n	8002044 <HAL_RCC_OscConfig+0xc4>
 8002054:	e7d8      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002056:	2238      	movs	r2, #56	@ 0x38
 8002058:	4d87      	ldr	r5, [pc, #540]	@ (8002278 <HAL_RCC_OscConfig+0x2f8>)
 800205a:	68ab      	ldr	r3, [r5, #8]
 800205c:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800205e:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002060:	2b10      	cmp	r3, #16
 8002062:	d128      	bne.n	80020b6 <HAL_RCC_OscConfig+0x136>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002064:	2103      	movs	r1, #3
 8002066:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002068:	2a02      	cmp	r2, #2
 800206a:	d126      	bne.n	80020ba <HAL_RCC_OscConfig+0x13a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800206c:	682a      	ldr	r2, [r5, #0]
 800206e:	0552      	lsls	r2, r2, #21
 8002070:	d503      	bpl.n	800207a <HAL_RCC_OscConfig+0xfa>
 8002072:	68e2      	ldr	r2, [r4, #12]
 8002074:	2a00      	cmp	r2, #0
 8002076:	d100      	bne.n	800207a <HAL_RCC_OscConfig+0xfa>
 8002078:	e787      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207a:	6869      	ldr	r1, [r5, #4]
 800207c:	6962      	ldr	r2, [r4, #20]
 800207e:	4881      	ldr	r0, [pc, #516]	@ (8002284 <HAL_RCC_OscConfig+0x304>)
 8002080:	0212      	lsls	r2, r2, #8
 8002082:	4001      	ands	r1, r0
 8002084:	430a      	orrs	r2, r1
 8002086:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002088:	2b00      	cmp	r3, #0
 800208a:	d10c      	bne.n	80020a6 <HAL_RCC_OscConfig+0x126>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800208c:	682b      	ldr	r3, [r5, #0]
 800208e:	4a7e      	ldr	r2, [pc, #504]	@ (8002288 <HAL_RCC_OscConfig+0x308>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002090:	497e      	ldr	r1, [pc, #504]	@ (800228c <HAL_RCC_OscConfig+0x30c>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002092:	4013      	ands	r3, r2
 8002094:	6922      	ldr	r2, [r4, #16]
 8002096:	4313      	orrs	r3, r2
 8002098:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800209a:	682b      	ldr	r3, [r5, #0]
 800209c:	4a7c      	ldr	r2, [pc, #496]	@ (8002290 <HAL_RCC_OscConfig+0x310>)
 800209e:	049b      	lsls	r3, r3, #18
 80020a0:	0f5b      	lsrs	r3, r3, #29
 80020a2:	40da      	lsrs	r2, r3
 80020a4:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80020a6:	4b7b      	ldr	r3, [pc, #492]	@ (8002294 <HAL_RCC_OscConfig+0x314>)
 80020a8:	6818      	ldr	r0, [r3, #0]
 80020aa:	f7ff fb95 	bl	80017d8 <HAL_InitTick>
 80020ae:	2800      	cmp	r0, #0
 80020b0:	d100      	bne.n	80020b4 <HAL_RCC_OscConfig+0x134>
 80020b2:	e773      	b.n	8001f9c <HAL_RCC_OscConfig+0x1c>
 80020b4:	e769      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d0d8      	beq.n	800206c <HAL_RCC_OscConfig+0xec>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ba:	68e3      	ldr	r3, [r4, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d020      	beq.n	8002102 <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020c0:	682b      	ldr	r3, [r5, #0]
 80020c2:	4a71      	ldr	r2, [pc, #452]	@ (8002288 <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020c4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020c6:	4013      	ands	r3, r2
 80020c8:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020ca:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80020cc:	4313      	orrs	r3, r2
 80020ce:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 80020d0:	2380      	movs	r3, #128	@ 0x80
 80020d2:	682a      	ldr	r2, [r5, #0]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4313      	orrs	r3, r2
 80020d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80020da:	f7ff fbc5 	bl	8001868 <HAL_GetTick>
 80020de:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80020e0:	682b      	ldr	r3, [r5, #0]
 80020e2:	423b      	tst	r3, r7
 80020e4:	d007      	beq.n	80020f6 <HAL_RCC_OscConfig+0x176>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020e6:	686a      	ldr	r2, [r5, #4]
 80020e8:	6963      	ldr	r3, [r4, #20]
 80020ea:	4966      	ldr	r1, [pc, #408]	@ (8002284 <HAL_RCC_OscConfig+0x304>)
 80020ec:	021b      	lsls	r3, r3, #8
 80020ee:	400a      	ands	r2, r1
 80020f0:	4313      	orrs	r3, r2
 80020f2:	606b      	str	r3, [r5, #4]
 80020f4:	e752      	b.n	8001f9c <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020f6:	f7ff fbb7 	bl	8001868 <HAL_GetTick>
 80020fa:	1b80      	subs	r0, r0, r6
 80020fc:	2802      	cmp	r0, #2
 80020fe:	d9ef      	bls.n	80020e0 <HAL_RCC_OscConfig+0x160>
 8002100:	e782      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8002102:	682b      	ldr	r3, [r5, #0]
 8002104:	4a64      	ldr	r2, [pc, #400]	@ (8002298 <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002106:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8002108:	4013      	ands	r3, r2
 800210a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800210c:	f7ff fbac 	bl	8001868 <HAL_GetTick>
 8002110:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002112:	00ff      	lsls	r7, r7, #3
 8002114:	682b      	ldr	r3, [r5, #0]
 8002116:	423b      	tst	r3, r7
 8002118:	d100      	bne.n	800211c <HAL_RCC_OscConfig+0x19c>
 800211a:	e73f      	b.n	8001f9c <HAL_RCC_OscConfig+0x1c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800211c:	f7ff fba4 	bl	8001868 <HAL_GetTick>
 8002120:	1b80      	subs	r0, r0, r6
 8002122:	2802      	cmp	r0, #2
 8002124:	d9f6      	bls.n	8002114 <HAL_RCC_OscConfig+0x194>
 8002126:	e76f      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002128:	2238      	movs	r2, #56	@ 0x38
 800212a:	4d53      	ldr	r5, [pc, #332]	@ (8002278 <HAL_RCC_OscConfig+0x2f8>)
 800212c:	68ab      	ldr	r3, [r5, #8]
 800212e:	4013      	ands	r3, r2
 8002130:	2b18      	cmp	r3, #24
 8002132:	d108      	bne.n	8002146 <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002134:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8002136:	079b      	lsls	r3, r3, #30
 8002138:	d400      	bmi.n	800213c <HAL_RCC_OscConfig+0x1bc>
 800213a:	e733      	b.n	8001fa4 <HAL_RCC_OscConfig+0x24>
 800213c:	69a3      	ldr	r3, [r4, #24]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d000      	beq.n	8002144 <HAL_RCC_OscConfig+0x1c4>
 8002142:	e72f      	b.n	8001fa4 <HAL_RCC_OscConfig+0x24>
 8002144:	e721      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002146:	69a2      	ldr	r2, [r4, #24]
 8002148:	2301      	movs	r3, #1
 800214a:	2a00      	cmp	r2, #0
 800214c:	d010      	beq.n	8002170 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 800214e:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002150:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8002152:	4313      	orrs	r3, r2
 8002154:	662b      	str	r3, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002156:	f7ff fb87 	bl	8001868 <HAL_GetTick>
 800215a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800215c:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800215e:	423b      	tst	r3, r7
 8002160:	d000      	beq.n	8002164 <HAL_RCC_OscConfig+0x1e4>
 8002162:	e71f      	b.n	8001fa4 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002164:	f7ff fb80 	bl	8001868 <HAL_GetTick>
 8002168:	1b80      	subs	r0, r0, r6
 800216a:	2802      	cmp	r0, #2
 800216c:	d9f6      	bls.n	800215c <HAL_RCC_OscConfig+0x1dc>
 800216e:	e74b      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_LSI_DISABLE();
 8002170:	6e2a      	ldr	r2, [r5, #96]	@ 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002172:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8002174:	439a      	bics	r2, r3
 8002176:	662a      	str	r2, [r5, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002178:	f7ff fb76 	bl	8001868 <HAL_GetTick>
 800217c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800217e:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 8002180:	423b      	tst	r3, r7
 8002182:	d100      	bne.n	8002186 <HAL_RCC_OscConfig+0x206>
 8002184:	e70e      	b.n	8001fa4 <HAL_RCC_OscConfig+0x24>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002186:	f7ff fb6f 	bl	8001868 <HAL_GetTick>
 800218a:	1b80      	subs	r0, r0, r6
 800218c:	2802      	cmp	r0, #2
 800218e:	d9f6      	bls.n	800217e <HAL_RCC_OscConfig+0x1fe>
 8002190:	e73a      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002192:	2238      	movs	r2, #56	@ 0x38
 8002194:	4d38      	ldr	r5, [pc, #224]	@ (8002278 <HAL_RCC_OscConfig+0x2f8>)
 8002196:	68ab      	ldr	r3, [r5, #8]
 8002198:	4013      	ands	r3, r2
 800219a:	2b20      	cmp	r3, #32
 800219c:	d108      	bne.n	80021b0 <HAL_RCC_OscConfig+0x230>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800219e:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 80021a0:	079b      	lsls	r3, r3, #30
 80021a2:	d400      	bmi.n	80021a6 <HAL_RCC_OscConfig+0x226>
 80021a4:	e702      	b.n	8001fac <HAL_RCC_OscConfig+0x2c>
 80021a6:	68a3      	ldr	r3, [r4, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d000      	beq.n	80021ae <HAL_RCC_OscConfig+0x22e>
 80021ac:	e6fe      	b.n	8001fac <HAL_RCC_OscConfig+0x2c>
 80021ae:	e6ec      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021b0:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80021b2:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021b4:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80021b6:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 80021b8:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80021ba:	4213      	tst	r3, r2
 80021bc:	d108      	bne.n	80021d0 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_PWR_CLK_ENABLE();
 80021be:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80021c0:	4313      	orrs	r3, r2
 80021c2:	63eb      	str	r3, [r5, #60]	@ 0x3c
 80021c4:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 80021c6:	4013      	ands	r3, r2
 80021c8:	9303      	str	r3, [sp, #12]
 80021ca:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 80021cc:	2301      	movs	r3, #1
 80021ce:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021d0:	2780      	movs	r7, #128	@ 0x80
 80021d2:	4e32      	ldr	r6, [pc, #200]	@ (800229c <HAL_RCC_OscConfig+0x31c>)
 80021d4:	007f      	lsls	r7, r7, #1
 80021d6:	6833      	ldr	r3, [r6, #0]
 80021d8:	423b      	tst	r3, r7
 80021da:	d015      	beq.n	8002208 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021dc:	68a3      	ldr	r3, [r4, #8]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d122      	bne.n	8002228 <HAL_RCC_OscConfig+0x2a8>
 80021e2:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80021e4:	4313      	orrs	r3, r2
 80021e6:	65eb      	str	r3, [r5, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 80021e8:	f7ff fb3e 	bl	8001868 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021ec:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 80021ee:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021f0:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 80021f2:	423b      	tst	r3, r7
 80021f4:	d038      	beq.n	8002268 <HAL_RCC_OscConfig+0x2e8>
      if (pwrclkchanged == SET)
 80021f6:	9b00      	ldr	r3, [sp, #0]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d000      	beq.n	80021fe <HAL_RCC_OscConfig+0x27e>
 80021fc:	e6d6      	b.n	8001fac <HAL_RCC_OscConfig+0x2c>
        __HAL_RCC_PWR_CLK_DISABLE();
 80021fe:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 8002200:	4a27      	ldr	r2, [pc, #156]	@ (80022a0 <HAL_RCC_OscConfig+0x320>)
 8002202:	4013      	ands	r3, r2
 8002204:	63eb      	str	r3, [r5, #60]	@ 0x3c
 8002206:	e6d1      	b.n	8001fac <HAL_RCC_OscConfig+0x2c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002208:	6833      	ldr	r3, [r6, #0]
 800220a:	433b      	orrs	r3, r7
 800220c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800220e:	f7ff fb2b 	bl	8001868 <HAL_GetTick>
 8002212:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002214:	6833      	ldr	r3, [r6, #0]
 8002216:	423b      	tst	r3, r7
 8002218:	d1e0      	bne.n	80021dc <HAL_RCC_OscConfig+0x25c>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800221a:	f7ff fb25 	bl	8001868 <HAL_GetTick>
 800221e:	9b01      	ldr	r3, [sp, #4]
 8002220:	1ac0      	subs	r0, r0, r3
 8002222:	2802      	cmp	r0, #2
 8002224:	d9f6      	bls.n	8002214 <HAL_RCC_OscConfig+0x294>
 8002226:	e6ef      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002228:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 800222a:	2b05      	cmp	r3, #5
 800222c:	d105      	bne.n	800223a <HAL_RCC_OscConfig+0x2ba>
 800222e:	3b01      	subs	r3, #1
 8002230:	4313      	orrs	r3, r2
 8002232:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8002234:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002236:	2301      	movs	r3, #1
 8002238:	e7d4      	b.n	80021e4 <HAL_RCC_OscConfig+0x264>
 800223a:	2101      	movs	r1, #1
 800223c:	438a      	bics	r2, r1
 800223e:	65ea      	str	r2, [r5, #92]	@ 0x5c
 8002240:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 8002242:	3103      	adds	r1, #3
 8002244:	438a      	bics	r2, r1
 8002246:	65ea      	str	r2, [r5, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002248:	2b00      	cmp	r3, #0
 800224a:	d1cd      	bne.n	80021e8 <HAL_RCC_OscConfig+0x268>
        tickstart = HAL_GetTick();
 800224c:	f7ff fb0c 	bl	8001868 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002250:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8002252:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002254:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 8002256:	423b      	tst	r3, r7
 8002258:	d0cd      	beq.n	80021f6 <HAL_RCC_OscConfig+0x276>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225a:	f7ff fb05 	bl	8001868 <HAL_GetTick>
 800225e:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <HAL_RCC_OscConfig+0x324>)
 8002260:	1b80      	subs	r0, r0, r6
 8002262:	4298      	cmp	r0, r3
 8002264:	d9f6      	bls.n	8002254 <HAL_RCC_OscConfig+0x2d4>
 8002266:	e6cf      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002268:	f7ff fafe 	bl	8001868 <HAL_GetTick>
 800226c:	4b0d      	ldr	r3, [pc, #52]	@ (80022a4 <HAL_RCC_OscConfig+0x324>)
 800226e:	1b80      	subs	r0, r0, r6
 8002270:	4298      	cmp	r0, r3
 8002272:	d9bd      	bls.n	80021f0 <HAL_RCC_OscConfig+0x270>
 8002274:	e6c8      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
 8002276:	46c0      	nop			@ (mov r8, r8)
 8002278:	40021000 	.word	0x40021000
 800227c:	fffeffff 	.word	0xfffeffff
 8002280:	fffbffff 	.word	0xfffbffff
 8002284:	ffff80ff 	.word	0xffff80ff
 8002288:	ffffc7ff 	.word	0xffffc7ff
 800228c:	20000000 	.word	0x20000000
 8002290:	00f42400 	.word	0x00f42400
 8002294:	20000008 	.word	0x20000008
 8002298:	fffffeff 	.word	0xfffffeff
 800229c:	40007000 	.word	0x40007000
 80022a0:	efffffff 	.word	0xefffffff
 80022a4:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022a8:	2138      	movs	r1, #56	@ 0x38
 80022aa:	4d3f      	ldr	r5, [pc, #252]	@ (80023a8 <HAL_RCC_OscConfig+0x428>)
 80022ac:	68aa      	ldr	r2, [r5, #8]
 80022ae:	400a      	ands	r2, r1
 80022b0:	2a10      	cmp	r2, #16
 80022b2:	d051      	beq.n	8002358 <HAL_RCC_OscConfig+0x3d8>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022b4:	4a3d      	ldr	r2, [pc, #244]	@ (80023ac <HAL_RCC_OscConfig+0x42c>)
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d138      	bne.n	800232c <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_PLL_DISABLE();
 80022ba:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022bc:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80022be:	4013      	ands	r3, r2
 80022c0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80022c2:	f7ff fad1 	bl	8001868 <HAL_GetTick>
 80022c6:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80022c8:	04bf      	lsls	r7, r7, #18
 80022ca:	682b      	ldr	r3, [r5, #0]
 80022cc:	423b      	tst	r3, r7
 80022ce:	d127      	bne.n	8002320 <HAL_RCC_OscConfig+0x3a0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d0:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80022d2:	6a23      	ldr	r3, [r4, #32]
 80022d4:	68ea      	ldr	r2, [r5, #12]
 80022d6:	430b      	orrs	r3, r1
 80022d8:	4935      	ldr	r1, [pc, #212]	@ (80023b0 <HAL_RCC_OscConfig+0x430>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022da:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022dc:	400a      	ands	r2, r1
 80022de:	4313      	orrs	r3, r2
 80022e0:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022e2:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e4:	4313      	orrs	r3, r2
 80022e6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80022e8:	4313      	orrs	r3, r2
 80022ea:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80022ec:	0212      	lsls	r2, r2, #8
 80022ee:	4313      	orrs	r3, r2
 80022f0:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80022f2:	2380      	movs	r3, #128	@ 0x80
 80022f4:	682a      	ldr	r2, [r5, #0]
 80022f6:	045b      	lsls	r3, r3, #17
 80022f8:	4313      	orrs	r3, r2
 80022fa:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80022fc:	2380      	movs	r3, #128	@ 0x80
 80022fe:	68ea      	ldr	r2, [r5, #12]
 8002300:	055b      	lsls	r3, r3, #21
 8002302:	4313      	orrs	r3, r2
 8002304:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8002306:	f7ff faaf 	bl	8001868 <HAL_GetTick>
 800230a:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800230c:	682b      	ldr	r3, [r5, #0]
 800230e:	4233      	tst	r3, r6
 8002310:	d000      	beq.n	8002314 <HAL_RCC_OscConfig+0x394>
 8002312:	e64f      	b.n	8001fb4 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002314:	f7ff faa8 	bl	8001868 <HAL_GetTick>
 8002318:	1b00      	subs	r0, r0, r4
 800231a:	2802      	cmp	r0, #2
 800231c:	d9f6      	bls.n	800230c <HAL_RCC_OscConfig+0x38c>
 800231e:	e673      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002320:	f7ff faa2 	bl	8001868 <HAL_GetTick>
 8002324:	1b80      	subs	r0, r0, r6
 8002326:	2802      	cmp	r0, #2
 8002328:	d9cf      	bls.n	80022ca <HAL_RCC_OscConfig+0x34a>
 800232a:	e66d      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_PLL_DISABLE();
 800232c:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800232e:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8002330:	4013      	ands	r3, r2
 8002332:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002334:	f7ff fa98 	bl	8001868 <HAL_GetTick>
 8002338:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800233a:	04b6      	lsls	r6, r6, #18
 800233c:	682b      	ldr	r3, [r5, #0]
 800233e:	4233      	tst	r3, r6
 8002340:	d104      	bne.n	800234c <HAL_RCC_OscConfig+0x3cc>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002342:	68eb      	ldr	r3, [r5, #12]
 8002344:	4a1b      	ldr	r2, [pc, #108]	@ (80023b4 <HAL_RCC_OscConfig+0x434>)
 8002346:	4013      	ands	r3, r2
 8002348:	60eb      	str	r3, [r5, #12]
 800234a:	e633      	b.n	8001fb4 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800234c:	f7ff fa8c 	bl	8001868 <HAL_GetTick>
 8002350:	1b00      	subs	r0, r0, r4
 8002352:	2802      	cmp	r0, #2
 8002354:	d9f2      	bls.n	800233c <HAL_RCC_OscConfig+0x3bc>
 8002356:	e657      	b.n	8002008 <HAL_RCC_OscConfig+0x88>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002358:	2b01      	cmp	r3, #1
 800235a:	d100      	bne.n	800235e <HAL_RCC_OscConfig+0x3de>
 800235c:	e615      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800235e:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8002360:	68e8      	ldr	r0, [r5, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002362:	6a21      	ldr	r1, [r4, #32]
 8002364:	4002      	ands	r2, r0
 8002366:	428a      	cmp	r2, r1
 8002368:	d000      	beq.n	800236c <HAL_RCC_OscConfig+0x3ec>
 800236a:	e60e      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800236c:	2270      	movs	r2, #112	@ 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002370:	4002      	ands	r2, r0
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002372:	428a      	cmp	r2, r1
 8002374:	d000      	beq.n	8002378 <HAL_RCC_OscConfig+0x3f8>
 8002376:	e608      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002378:	21fe      	movs	r1, #254	@ 0xfe
 800237a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800237c:	01c9      	lsls	r1, r1, #7
 800237e:	4001      	ands	r1, r0
 8002380:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002382:	4291      	cmp	r1, r2
 8002384:	d000      	beq.n	8002388 <HAL_RCC_OscConfig+0x408>
 8002386:	e600      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002388:	22f8      	movs	r2, #248	@ 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800238a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800238c:	0392      	lsls	r2, r2, #14
 800238e:	4002      	ands	r2, r0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002390:	428a      	cmp	r2, r1
 8002392:	d000      	beq.n	8002396 <HAL_RCC_OscConfig+0x416>
 8002394:	e5f9      	b.n	8001f8a <HAL_RCC_OscConfig+0xa>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002396:	6b23      	ldr	r3, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002398:	0f40      	lsrs	r0, r0, #29
 800239a:	0740      	lsls	r0, r0, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800239c:	1ac0      	subs	r0, r0, r3
 800239e:	1e43      	subs	r3, r0, #1
 80023a0:	4198      	sbcs	r0, r3
 80023a2:	b2c0      	uxtb	r0, r0
 80023a4:	e5f2      	b.n	8001f8c <HAL_RCC_OscConfig+0xc>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	40021000 	.word	0x40021000
 80023ac:	feffffff 	.word	0xfeffffff
 80023b0:	1fc1808c 	.word	0x1fc1808c
 80023b4:	effefffc 	.word	0xeffefffc

080023b8 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
<<<<<<< HEAD
 800200c:	2338      	movs	r3, #56	@ 0x38
{
 800200e:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002010:	4c1d      	ldr	r4, [pc, #116]	@ (8002088 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002012:	68a2      	ldr	r2, [r4, #8]
 8002014:	421a      	tst	r2, r3
 8002016:	d105      	bne.n	8002024 <HAL_RCC_GetSysClockFreq+0x18>
=======
<<<<<<< HEAD
 800273a:	4b3c      	ldr	r3, [pc, #240]	@ (800282c <HAL_RCC_GetSysClockFreq+0xf8>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	2238      	movs	r2, #56	@ 0x38
 8002740:	4013      	ands	r3, r2
 8002742:	d10f      	bne.n	8002764 <HAL_RCC_GetSysClockFreq+0x30>
>>>>>>> main
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002018:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800201a:	481c      	ldr	r0, [pc, #112]	@ (800208c <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800201c:	049b      	lsls	r3, r3, #18
 800201e:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002020:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8002022:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002024:	68a2      	ldr	r2, [r4, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	2a08      	cmp	r2, #8
 800202a:	d027      	beq.n	800207c <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800202c:	68a2      	ldr	r2, [r4, #8]
 800202e:	401a      	ands	r2, r3
 8002030:	2a10      	cmp	r2, #16
 8002032:	d117      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002034:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002036:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002038:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800203a:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800203c:	0649      	lsls	r1, r1, #25
 800203e:	0f49      	lsrs	r1, r1, #29
 8002040:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002042:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002044:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002046:	4015      	ands	r5, r2
    switch (pllsource)
 8002048:	079b      	lsls	r3, r3, #30
 800204a:	d109      	bne.n	8002060 <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800204c:	4810      	ldr	r0, [pc, #64]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800204e:	f7fe f887 	bl	8000160 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002052:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002054:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002056:	0f49      	lsrs	r1, r1, #29
 8002058:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 800205a:	f7fe f881 	bl	8000160 <__udivsi3>
 800205e:	e7e0      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002060:	480a      	ldr	r0, [pc, #40]	@ (800208c <HAL_RCC_GetSysClockFreq+0x80>)
 8002062:	e7f4      	b.n	800204e <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002064:	68a2      	ldr	r2, [r4, #8]
 8002066:	401a      	ands	r2, r3
 8002068:	2a20      	cmp	r2, #32
 800206a:	d009      	beq.n	8002080 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800206c:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 800206e:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002070:	4013      	ands	r3, r2
 8002072:	2b18      	cmp	r3, #24
 8002074:	d1d5      	bne.n	8002022 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8002076:	20fa      	movs	r0, #250	@ 0xfa
 8002078:	01c0      	lsls	r0, r0, #7
 800207a:	e7d2      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 800207c:	4804      	ldr	r0, [pc, #16]	@ (8002090 <HAL_RCC_GetSysClockFreq+0x84>)
 800207e:	e7d0      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 8002080:	2080      	movs	r0, #128	@ 0x80
 8002082:	0200      	lsls	r0, r0, #8
 8002084:	e7cd      	b.n	8002022 <HAL_RCC_GetSysClockFreq+0x16>
 8002086:	46c0      	nop			@ (mov r8, r8)
 8002088:	40021000 	.word	0x40021000
 800208c:	00f42400 	.word	0x00f42400
 8002090:	007a1200 	.word	0x007a1200

08002094 <HAL_RCC_ClockConfig>:
{
 8002094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002096:	0004      	movs	r4, r0
 8002098:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800209a:	2800      	cmp	r0, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800209e:	2001      	movs	r0, #1
}
 80020a0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020a2:	2707      	movs	r7, #7
 80020a4:	4e48      	ldr	r6, [pc, #288]	@ (80021c8 <HAL_RCC_ClockConfig+0x134>)
 80020a6:	6833      	ldr	r3, [r6, #0]
 80020a8:	403b      	ands	r3, r7
 80020aa:	428b      	cmp	r3, r1
 80020ac:	d32a      	bcc.n	8002104 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ae:	6822      	ldr	r2, [r4, #0]
 80020b0:	0793      	lsls	r3, r2, #30
 80020b2:	d43b      	bmi.n	800212c <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020b4:	07d2      	lsls	r2, r2, #31
 80020b6:	d448      	bmi.n	800214a <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	2707      	movs	r7, #7
 80020ba:	6833      	ldr	r3, [r6, #0]
 80020bc:	403b      	ands	r3, r7
 80020be:	42ab      	cmp	r3, r5
 80020c0:	d90a      	bls.n	80020d8 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c2:	6833      	ldr	r3, [r6, #0]
 80020c4:	43bb      	bics	r3, r7
 80020c6:	432b      	orrs	r3, r5
 80020c8:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80020ca:	f7ff fa8d 	bl	80015e8 <HAL_GetTick>
 80020ce:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020d0:	6833      	ldr	r3, [r6, #0]
 80020d2:	403b      	ands	r3, r7
 80020d4:	42ab      	cmp	r3, r5
 80020d6:	d168      	bne.n	80021aa <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	4d3c      	ldr	r5, [pc, #240]	@ (80021cc <HAL_RCC_ClockConfig+0x138>)
 80020dc:	075b      	lsls	r3, r3, #29
 80020de:	d46c      	bmi.n	80021ba <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020e0:	f7ff ff94 	bl	800200c <HAL_RCC_GetSysClockFreq>
 80020e4:	68ab      	ldr	r3, [r5, #8]
 80020e6:	493a      	ldr	r1, [pc, #232]	@ (80021d0 <HAL_RCC_ClockConfig+0x13c>)
 80020e8:	051b      	lsls	r3, r3, #20
 80020ea:	0f1b      	lsrs	r3, r3, #28
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	585b      	ldr	r3, [r3, r1]
 80020f0:	211f      	movs	r1, #31
 80020f2:	400b      	ands	r3, r1
 80020f4:	40d8      	lsrs	r0, r3
 80020f6:	4a37      	ldr	r2, [pc, #220]	@ (80021d4 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80020f8:	4b37      	ldr	r3, [pc, #220]	@ (80021d8 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80020fa:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80020fc:	6818      	ldr	r0, [r3, #0]
 80020fe:	f7ff fa2b 	bl	8001558 <HAL_InitTick>
 8002102:	e7cd      	b.n	80020a0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002104:	6833      	ldr	r3, [r6, #0]
 8002106:	43bb      	bics	r3, r7
 8002108:	430b      	orrs	r3, r1
 800210a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800210c:	f7ff fa6c 	bl	80015e8 <HAL_GetTick>
 8002110:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002112:	6833      	ldr	r3, [r6, #0]
 8002114:	403b      	ands	r3, r7
 8002116:	42ab      	cmp	r3, r5
 8002118:	d0c9      	beq.n	80020ae <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211a:	f7ff fa65 	bl	80015e8 <HAL_GetTick>
 800211e:	9b01      	ldr	r3, [sp, #4]
 8002120:	1ac0      	subs	r0, r0, r3
 8002122:	4b2e      	ldr	r3, [pc, #184]	@ (80021dc <HAL_RCC_ClockConfig+0x148>)
 8002124:	4298      	cmp	r0, r3
 8002126:	d9f4      	bls.n	8002112 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8002128:	2003      	movs	r0, #3
 800212a:	e7b9      	b.n	80020a0 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800212c:	4927      	ldr	r1, [pc, #156]	@ (80021cc <HAL_RCC_ClockConfig+0x138>)
 800212e:	0753      	lsls	r3, r2, #29
 8002130:	d504      	bpl.n	800213c <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002132:	23e0      	movs	r3, #224	@ 0xe0
 8002134:	6888      	ldr	r0, [r1, #8]
 8002136:	01db      	lsls	r3, r3, #7
 8002138:	4303      	orrs	r3, r0
 800213a:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800213c:	688b      	ldr	r3, [r1, #8]
 800213e:	4828      	ldr	r0, [pc, #160]	@ (80021e0 <HAL_RCC_ClockConfig+0x14c>)
 8002140:	4003      	ands	r3, r0
 8002142:	68a0      	ldr	r0, [r4, #8]
 8002144:	4303      	orrs	r3, r0
 8002146:	608b      	str	r3, [r1, #8]
 8002148:	e7b4      	b.n	80020b4 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800214a:	6860      	ldr	r0, [r4, #4]
 800214c:	4f1f      	ldr	r7, [pc, #124]	@ (80021cc <HAL_RCC_ClockConfig+0x138>)
 800214e:	2803      	cmp	r0, #3
 8002150:	d829      	bhi.n	80021a6 <HAL_RCC_ClockConfig+0x112>
 8002152:	f7fd ffe7 	bl	8000124 <__gnu_thumb1_case_uqi>
 8002156:	0220      	.short	0x0220
 8002158:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	039b      	lsls	r3, r3, #14
 800215e:	d59e      	bpl.n	800209e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002160:	2207      	movs	r2, #7
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	4393      	bics	r3, r2
 8002166:	4303      	orrs	r3, r0
 8002168:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800216a:	f7ff fa3d 	bl	80015e8 <HAL_GetTick>
 800216e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002170:	2338      	movs	r3, #56	@ 0x38
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	401a      	ands	r2, r3
 8002176:	6863      	ldr	r3, [r4, #4]
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	429a      	cmp	r2, r3
 800217c:	d09c      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800217e:	f7ff fa33 	bl	80015e8 <HAL_GetTick>
 8002182:	9b01      	ldr	r3, [sp, #4]
 8002184:	1ac0      	subs	r0, r0, r3
 8002186:	4b15      	ldr	r3, [pc, #84]	@ (80021dc <HAL_RCC_ClockConfig+0x148>)
 8002188:	4298      	cmp	r0, r3
 800218a:	d9f1      	bls.n	8002170 <HAL_RCC_ClockConfig+0xdc>
 800218c:	e7cc      	b.n	8002128 <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	019b      	lsls	r3, r3, #6
 8002192:	d4e5      	bmi.n	8002160 <HAL_RCC_ClockConfig+0xcc>
 8002194:	e783      	b.n	800209e <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	055b      	lsls	r3, r3, #21
 800219a:	d4e1      	bmi.n	8002160 <HAL_RCC_ClockConfig+0xcc>
 800219c:	e77f      	b.n	800209e <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800219e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021a0:	079b      	lsls	r3, r3, #30
 80021a2:	d4dd      	bmi.n	8002160 <HAL_RCC_ClockConfig+0xcc>
 80021a4:	e77b      	b.n	800209e <HAL_RCC_ClockConfig+0xa>
 80021a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021a8:	e7fa      	b.n	80021a0 <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021aa:	f7ff fa1d 	bl	80015e8 <HAL_GetTick>
 80021ae:	9b01      	ldr	r3, [sp, #4]
 80021b0:	1ac0      	subs	r0, r0, r3
 80021b2:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <HAL_RCC_ClockConfig+0x148>)
 80021b4:	4298      	cmp	r0, r3
 80021b6:	d98b      	bls.n	80020d0 <HAL_RCC_ClockConfig+0x3c>
 80021b8:	e7b6      	b.n	8002128 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021ba:	68ab      	ldr	r3, [r5, #8]
 80021bc:	4a09      	ldr	r2, [pc, #36]	@ (80021e4 <HAL_RCC_ClockConfig+0x150>)
 80021be:	4013      	ands	r3, r2
 80021c0:	68e2      	ldr	r2, [r4, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	60ab      	str	r3, [r5, #8]
 80021c6:	e78b      	b.n	80020e0 <HAL_RCC_ClockConfig+0x4c>
 80021c8:	40022000 	.word	0x40022000
 80021cc:	40021000 	.word	0x40021000
 80021d0:	08004914 	.word	0x08004914
 80021d4:	20000008 	.word	0x20000008
 80021d8:	20000010 	.word	0x20000010
 80021dc:	00001388 	.word	0x00001388
 80021e0:	fffff0ff 	.word	0xfffff0ff
 80021e4:	ffff8fff 	.word	0xffff8fff

<<<<<<< HEAD
080021e8 <HAL_RCC_GetPCLK1Freq>:
=======
0800284c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
=======
 80023b8:	2338      	movs	r3, #56	@ 0x38
{
 80023ba:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023bc:	4c1d      	ldr	r4, [pc, #116]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x7c>)
 80023be:	68a2      	ldr	r2, [r4, #8]
 80023c0:	421a      	tst	r2, r3
 80023c2:	d105      	bne.n	80023d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80023c4:	6823      	ldr	r3, [r4, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80023c6:	481c      	ldr	r0, [pc, #112]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80023c8:	049b      	lsls	r3, r3, #18
 80023ca:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80023cc:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 80023ce:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023d0:	68a2      	ldr	r2, [r4, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	2a08      	cmp	r2, #8
 80023d6:	d027      	beq.n	8002428 <HAL_RCC_GetSysClockFreq+0x70>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023d8:	68a2      	ldr	r2, [r4, #8]
 80023da:	401a      	ands	r2, r3
 80023dc:	2a10      	cmp	r2, #16
 80023de:	d117      	bne.n	8002410 <HAL_RCC_GetSysClockFreq+0x58>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80023e0:	68e3      	ldr	r3, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023e2:	68e1      	ldr	r1, [r4, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80023e4:	43db      	mvns	r3, r3
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80023e6:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023e8:	0649      	lsls	r1, r1, #25
 80023ea:	0f49      	lsrs	r1, r1, #29
 80023ec:	326f      	adds	r2, #111	@ 0x6f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80023ee:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023f0:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80023f2:	4015      	ands	r5, r2
    switch (pllsource)
 80023f4:	079b      	lsls	r3, r3, #30
 80023f6:	d109      	bne.n	800240c <HAL_RCC_GetSysClockFreq+0x54>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023f8:	4810      	ldr	r0, [pc, #64]	@ (800243c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80023fa:	f7fd fea7 	bl	800014c <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80023fe:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002400:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002402:	0f49      	lsrs	r1, r1, #29
 8002404:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8002406:	f7fd fea1 	bl	800014c <__udivsi3>
 800240a:	e7e0      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x16>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800240c:	480a      	ldr	r0, [pc, #40]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x80>)
 800240e:	e7f4      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x42>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002410:	68a2      	ldr	r2, [r4, #8]
 8002412:	401a      	ands	r2, r3
 8002414:	2a20      	cmp	r2, #32
 8002416:	d009      	beq.n	800242c <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002418:	68a2      	ldr	r2, [r4, #8]
    sysclockfreq = 0U;
 800241a:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800241c:	4013      	ands	r3, r2
 800241e:	2b18      	cmp	r3, #24
 8002420:	d1d5      	bne.n	80023ce <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSI_VALUE;
 8002422:	20fa      	movs	r0, #250	@ 0xfa
 8002424:	01c0      	lsls	r0, r0, #7
 8002426:	e7d2      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = HSE_VALUE;
 8002428:	4804      	ldr	r0, [pc, #16]	@ (800243c <HAL_RCC_GetSysClockFreq+0x84>)
 800242a:	e7d0      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x16>
    sysclockfreq = LSE_VALUE;
 800242c:	2080      	movs	r0, #128	@ 0x80
 800242e:	0200      	lsls	r0, r0, #8
 8002430:	e7cd      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x16>
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	40021000 	.word	0x40021000
 8002438:	00f42400 	.word	0x00f42400
 800243c:	007a1200 	.word	0x007a1200

08002440 <HAL_RCC_ClockConfig>:
{
 8002440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002442:	0004      	movs	r4, r0
 8002444:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002446:	2800      	cmp	r0, #0
 8002448:	d101      	bne.n	800244e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800244a:	2001      	movs	r0, #1
}
 800244c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800244e:	2707      	movs	r7, #7
 8002450:	4e48      	ldr	r6, [pc, #288]	@ (8002574 <HAL_RCC_ClockConfig+0x134>)
 8002452:	6833      	ldr	r3, [r6, #0]
 8002454:	403b      	ands	r3, r7
 8002456:	428b      	cmp	r3, r1
 8002458:	d32a      	bcc.n	80024b0 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800245a:	6822      	ldr	r2, [r4, #0]
 800245c:	0793      	lsls	r3, r2, #30
 800245e:	d43b      	bmi.n	80024d8 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002460:	07d2      	lsls	r2, r2, #31
 8002462:	d448      	bmi.n	80024f6 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002464:	2707      	movs	r7, #7
 8002466:	6833      	ldr	r3, [r6, #0]
 8002468:	403b      	ands	r3, r7
 800246a:	42ab      	cmp	r3, r5
 800246c:	d90a      	bls.n	8002484 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246e:	6833      	ldr	r3, [r6, #0]
 8002470:	43bb      	bics	r3, r7
 8002472:	432b      	orrs	r3, r5
 8002474:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002476:	f7ff f9f7 	bl	8001868 <HAL_GetTick>
 800247a:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800247c:	6833      	ldr	r3, [r6, #0]
 800247e:	403b      	ands	r3, r7
 8002480:	42ab      	cmp	r3, r5
 8002482:	d168      	bne.n	8002556 <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002484:	6823      	ldr	r3, [r4, #0]
 8002486:	4d3c      	ldr	r5, [pc, #240]	@ (8002578 <HAL_RCC_ClockConfig+0x138>)
 8002488:	075b      	lsls	r3, r3, #29
 800248a:	d46c      	bmi.n	8002566 <HAL_RCC_ClockConfig+0x126>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800248c:	f7ff ff94 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8002490:	68ab      	ldr	r3, [r5, #8]
 8002492:	493a      	ldr	r1, [pc, #232]	@ (800257c <HAL_RCC_ClockConfig+0x13c>)
 8002494:	051b      	lsls	r3, r3, #20
 8002496:	0f1b      	lsrs	r3, r3, #28
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	585b      	ldr	r3, [r3, r1]
 800249c:	211f      	movs	r1, #31
 800249e:	400b      	ands	r3, r1
 80024a0:	40d8      	lsrs	r0, r3
 80024a2:	4a37      	ldr	r2, [pc, #220]	@ (8002580 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80024a4:	4b37      	ldr	r3, [pc, #220]	@ (8002584 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80024a6:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	f7ff f995 	bl	80017d8 <HAL_InitTick>
 80024ae:	e7cd      	b.n	800244c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024b0:	6833      	ldr	r3, [r6, #0]
 80024b2:	43bb      	bics	r3, r7
 80024b4:	430b      	orrs	r3, r1
 80024b6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80024b8:	f7ff f9d6 	bl	8001868 <HAL_GetTick>
 80024bc:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80024be:	6833      	ldr	r3, [r6, #0]
 80024c0:	403b      	ands	r3, r7
 80024c2:	42ab      	cmp	r3, r5
 80024c4:	d0c9      	beq.n	800245a <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c6:	f7ff f9cf 	bl	8001868 <HAL_GetTick>
 80024ca:	9b01      	ldr	r3, [sp, #4]
 80024cc:	1ac0      	subs	r0, r0, r3
 80024ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002588 <HAL_RCC_ClockConfig+0x148>)
 80024d0:	4298      	cmp	r0, r3
 80024d2:	d9f4      	bls.n	80024be <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80024d4:	2003      	movs	r0, #3
 80024d6:	e7b9      	b.n	800244c <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024d8:	4927      	ldr	r1, [pc, #156]	@ (8002578 <HAL_RCC_ClockConfig+0x138>)
 80024da:	0753      	lsls	r3, r2, #29
 80024dc:	d504      	bpl.n	80024e8 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80024de:	23e0      	movs	r3, #224	@ 0xe0
 80024e0:	6888      	ldr	r0, [r1, #8]
 80024e2:	01db      	lsls	r3, r3, #7
 80024e4:	4303      	orrs	r3, r0
 80024e6:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024e8:	688b      	ldr	r3, [r1, #8]
 80024ea:	4828      	ldr	r0, [pc, #160]	@ (800258c <HAL_RCC_ClockConfig+0x14c>)
 80024ec:	4003      	ands	r3, r0
 80024ee:	68a0      	ldr	r0, [r4, #8]
 80024f0:	4303      	orrs	r3, r0
 80024f2:	608b      	str	r3, [r1, #8]
 80024f4:	e7b4      	b.n	8002460 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024f6:	6860      	ldr	r0, [r4, #4]
 80024f8:	4f1f      	ldr	r7, [pc, #124]	@ (8002578 <HAL_RCC_ClockConfig+0x138>)
 80024fa:	2803      	cmp	r0, #3
 80024fc:	d829      	bhi.n	8002552 <HAL_RCC_ClockConfig+0x112>
 80024fe:	f7fd fe11 	bl	8000124 <__gnu_thumb1_case_uqi>
 8002502:	0220      	.short	0x0220
 8002504:	241c      	.short	0x241c
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	039b      	lsls	r3, r3, #14
 800250a:	d59e      	bpl.n	800244a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800250c:	2207      	movs	r2, #7
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	4393      	bics	r3, r2
 8002512:	4303      	orrs	r3, r0
 8002514:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8002516:	f7ff f9a7 	bl	8001868 <HAL_GetTick>
 800251a:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800251c:	2338      	movs	r3, #56	@ 0x38
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	401a      	ands	r2, r3
 8002522:	6863      	ldr	r3, [r4, #4]
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	429a      	cmp	r2, r3
 8002528:	d09c      	beq.n	8002464 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800252a:	f7ff f99d 	bl	8001868 <HAL_GetTick>
 800252e:	9b01      	ldr	r3, [sp, #4]
 8002530:	1ac0      	subs	r0, r0, r3
 8002532:	4b15      	ldr	r3, [pc, #84]	@ (8002588 <HAL_RCC_ClockConfig+0x148>)
 8002534:	4298      	cmp	r0, r3
 8002536:	d9f1      	bls.n	800251c <HAL_RCC_ClockConfig+0xdc>
 8002538:	e7cc      	b.n	80024d4 <HAL_RCC_ClockConfig+0x94>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	019b      	lsls	r3, r3, #6
 800253e:	d4e5      	bmi.n	800250c <HAL_RCC_ClockConfig+0xcc>
 8002540:	e783      	b.n	800244a <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	055b      	lsls	r3, r3, #21
 8002546:	d4e1      	bmi.n	800250c <HAL_RCC_ClockConfig+0xcc>
 8002548:	e77f      	b.n	800244a <HAL_RCC_ClockConfig+0xa>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800254a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800254c:	079b      	lsls	r3, r3, #30
 800254e:	d4dd      	bmi.n	800250c <HAL_RCC_ClockConfig+0xcc>
 8002550:	e77b      	b.n	800244a <HAL_RCC_ClockConfig+0xa>
 8002552:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002554:	e7fa      	b.n	800254c <HAL_RCC_ClockConfig+0x10c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002556:	f7ff f987 	bl	8001868 <HAL_GetTick>
 800255a:	9b01      	ldr	r3, [sp, #4]
 800255c:	1ac0      	subs	r0, r0, r3
 800255e:	4b0a      	ldr	r3, [pc, #40]	@ (8002588 <HAL_RCC_ClockConfig+0x148>)
 8002560:	4298      	cmp	r0, r3
 8002562:	d98b      	bls.n	800247c <HAL_RCC_ClockConfig+0x3c>
 8002564:	e7b6      	b.n	80024d4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002566:	68ab      	ldr	r3, [r5, #8]
 8002568:	4a09      	ldr	r2, [pc, #36]	@ (8002590 <HAL_RCC_ClockConfig+0x150>)
 800256a:	4013      	ands	r3, r2
 800256c:	68e2      	ldr	r2, [r4, #12]
 800256e:	4313      	orrs	r3, r2
 8002570:	60ab      	str	r3, [r5, #8]
 8002572:	e78b      	b.n	800248c <HAL_RCC_ClockConfig+0x4c>
 8002574:	40022000 	.word	0x40022000
 8002578:	40021000 	.word	0x40021000
 800257c:	08005134 	.word	0x08005134
 8002580:	20000000 	.word	0x20000000
 8002584:	20000008 	.word	0x20000008
 8002588:	00001388 	.word	0x00001388
 800258c:	fffff0ff 	.word	0xfffff0ff
 8002590:	ffff8fff 	.word	0xffff8fff

08002594 <HAL_RCC_GetPCLK1Freq>:
>>>>>>> main
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
<<<<<<< HEAD
 80021e8:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_RCC_GetPCLK1Freq+0x1c>)
=======
 8002594:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <HAL_RCC_GetPCLK1Freq+0x1c>)
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
<<<<<<< HEAD
=======
<<<<<<< HEAD
 800284c:	b5b0      	push	{r4, r5, r7, lr}
 800284e:	af00      	add	r7, sp, #0
>>>>>>> main
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021ea:	4907      	ldr	r1, [pc, #28]	@ (8002208 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021ec:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80021ee:	4a07      	ldr	r2, [pc, #28]	@ (800220c <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80021f0:	045b      	lsls	r3, r3, #17
 80021f2:	0f5b      	lsrs	r3, r3, #29
 80021f4:	009b      	lsls	r3, r3, #2
 80021f6:	585b      	ldr	r3, [r3, r1]
 80021f8:	211f      	movs	r1, #31
 80021fa:	6810      	ldr	r0, [r2, #0]
 80021fc:	400b      	ands	r3, r1
 80021fe:	40d8      	lsrs	r0, r3
}
 8002200:	4770      	bx	lr
 8002202:	46c0      	nop			@ (mov r8, r8)
 8002204:	40021000 	.word	0x40021000
 8002208:	080048f4 	.word	0x080048f4
 800220c:	20000008 	.word	0x20000008

<<<<<<< HEAD
08002210 <TIM_OC1_SetConfig>:
=======
08002878 <HAL_RCCEx_PeriphCLKConfig>:
=======
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002596:	4907      	ldr	r1, [pc, #28]	@ (80025b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002598:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 800259a:	4a07      	ldr	r2, [pc, #28]	@ (80025b8 <HAL_RCC_GetPCLK1Freq+0x24>)
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800259c:	045b      	lsls	r3, r3, #17
 800259e:	0f5b      	lsrs	r3, r3, #29
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	585b      	ldr	r3, [r3, r1]
 80025a4:	211f      	movs	r1, #31
 80025a6:	6810      	ldr	r0, [r2, #0]
 80025a8:	400b      	ands	r3, r1
 80025aa:	40d8      	lsrs	r0, r3
}
 80025ac:	4770      	bx	lr
 80025ae:	46c0      	nop			@ (mov r8, r8)
 80025b0:	40021000 	.word	0x40021000
 80025b4:	08005114 	.word	0x08005114
 80025b8:	20000000 	.word	0x20000000

080025bc <HAL_RCCEx_PeriphCLKConfig>:
>>>>>>> 53-création-de-la-gui
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
<<<<<<< HEAD
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002880:	2313      	movs	r3, #19
 8002882:	18fb      	adds	r3, r7, r3
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002888:	2312      	movs	r3, #18
 800288a:	18fb      	adds	r3, r7, r3
 800288c:	2200      	movs	r2, #0
 800288e:	701a      	strb	r2, [r3, #0]
=======
 80025bc:	b5f0      	push	{r4, r5, r6, r7, lr}
>>>>>>> 53-création-de-la-gui

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
<<<<<<< HEAD
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	2380      	movs	r3, #128	@ 0x80
 8002896:	029b      	lsls	r3, r3, #10
 8002898:	4013      	ands	r3, r2
 800289a:	d100      	bne.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800289c:	e0a3      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800289e:	2011      	movs	r0, #17
 80028a0:	183b      	adds	r3, r7, r0
 80028a2:	2200      	movs	r2, #0
 80028a4:	701a      	strb	r2, [r3, #0]
=======
 80025be:	6803      	ldr	r3, [r0, #0]
{
 80025c0:	0005      	movs	r5, r0
 80025c2:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025c4:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80025c6:	039b      	lsls	r3, r3, #14
 80025c8:	d551      	bpl.n	800266e <HAL_RCCEx_PeriphCLKConfig+0xb2>
>>>>>>> 53-création-de-la-gui

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< HEAD
 80028a6:	4b7f      	ldr	r3, [pc, #508]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80028a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028aa:	2380      	movs	r3, #128	@ 0x80
 80028ac:	055b      	lsls	r3, r3, #21
 80028ae:	4013      	ands	r3, r2
 80028b0:	d110      	bne.n	80028d4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b2:	4b7c      	ldr	r3, [pc, #496]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80028b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028b6:	4b7b      	ldr	r3, [pc, #492]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80028b8:	2180      	movs	r1, #128	@ 0x80
 80028ba:	0549      	lsls	r1, r1, #21
 80028bc:	430a      	orrs	r2, r1
 80028be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80028c0:	4b78      	ldr	r3, [pc, #480]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80028c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028c4:	2380      	movs	r3, #128	@ 0x80
 80028c6:	055b      	lsls	r3, r3, #21
 80028c8:	4013      	ands	r3, r2
 80028ca:	60bb      	str	r3, [r7, #8]
 80028cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80028ce:	183b      	adds	r3, r7, r0
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
=======
 80025ca:	2280      	movs	r2, #128	@ 0x80
 80025cc:	4c48      	ldr	r4, [pc, #288]	@ (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80025ce:	0552      	lsls	r2, r2, #21
 80025d0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80025d2:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025d4:	4213      	tst	r3, r2
 80025d6:	d108      	bne.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80025da:	4313      	orrs	r3, r2
 80025dc:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80025de:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80025e0:	4013      	ands	r3, r2
 80025e2:	9303      	str	r3, [sp, #12]
 80025e4:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80025e6:	2301      	movs	r3, #1
 80025e8:	9300      	str	r3, [sp, #0]
>>>>>>> 53-création-de-la-gui
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
<<<<<<< HEAD
 80028d4:	4b74      	ldr	r3, [pc, #464]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b73      	ldr	r3, [pc, #460]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80028da:	2180      	movs	r1, #128	@ 0x80
 80028dc:	0049      	lsls	r1, r1, #1
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80028e2:	f7fe fc43 	bl	800116c <HAL_GetTick>
 80028e6:	0003      	movs	r3, r0
 80028e8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80028ea:	e00b      	b.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028ec:	f7fe fc3e 	bl	800116c <HAL_GetTick>
 80028f0:	0002      	movs	r2, r0
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d904      	bls.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80028fa:	2313      	movs	r3, #19
 80028fc:	18fb      	adds	r3, r7, r3
 80028fe:	2203      	movs	r2, #3
 8002900:	701a      	strb	r2, [r3, #0]
        break;
 8002902:	e005      	b.n	8002910 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002904:	4b68      	ldr	r3, [pc, #416]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	@ 0x80
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4013      	ands	r3, r2
 800290e:	d0ed      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002910:	2313      	movs	r3, #19
 8002912:	18fb      	adds	r3, r7, r3
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d154      	bne.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800291a:	4b62      	ldr	r3, [pc, #392]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800291c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800291e:	23c0      	movs	r3, #192	@ 0xc0
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4013      	ands	r3, r2
 8002924:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d019      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	429a      	cmp	r2, r3
 8002934:	d014      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002936:	4b5b      	ldr	r3, [pc, #364]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293a:	4a5c      	ldr	r2, [pc, #368]	@ (8002aac <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800293c:	4013      	ands	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002940:	4b58      	ldr	r3, [pc, #352]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002942:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002944:	4b57      	ldr	r3, [pc, #348]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002946:	2180      	movs	r1, #128	@ 0x80
 8002948:	0249      	lsls	r1, r1, #9
 800294a:	430a      	orrs	r2, r1
 800294c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800294e:	4b55      	ldr	r3, [pc, #340]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002950:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002952:	4b54      	ldr	r3, [pc, #336]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002954:	4956      	ldr	r1, [pc, #344]	@ (8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8002956:	400a      	ands	r2, r1
 8002958:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800295a:	4b52      	ldr	r3, [pc, #328]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	65da      	str	r2, [r3, #92]	@ 0x5c
=======
 80025ea:	2780      	movs	r7, #128	@ 0x80
 80025ec:	4e41      	ldr	r6, [pc, #260]	@ (80026f4 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 80025ee:	007f      	lsls	r7, r7, #1
 80025f0:	6833      	ldr	r3, [r6, #0]
 80025f2:	433b      	orrs	r3, r7
 80025f4:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80025f6:	f7ff f937 	bl	8001868 <HAL_GetTick>
 80025fa:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80025fc:	6833      	ldr	r3, [r6, #0]
 80025fe:	423b      	tst	r3, r7
 8002600:	d027      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x96>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002602:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002604:	23c0      	movs	r3, #192	@ 0xc0
 8002606:	0010      	movs	r0, r2
 8002608:	009b      	lsls	r3, r3, #2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800260a:	6969      	ldr	r1, [r5, #20]
 800260c:	4e3a      	ldr	r6, [pc, #232]	@ (80026f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800260e:	4018      	ands	r0, r3
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002610:	421a      	tst	r2, r3
 8002612:	d017      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x88>
 8002614:	4281      	cmp	r1, r0
 8002616:	d015      	beq.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002618:	2280      	movs	r2, #128	@ 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800261a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 800261c:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800261e:	0019      	movs	r1, r3
        __HAL_RCC_BACKUPRESET_FORCE();
 8002620:	0252      	lsls	r2, r2, #9
 8002622:	4302      	orrs	r2, r0
 8002624:	65e2      	str	r2, [r4, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002626:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002628:	4834      	ldr	r0, [pc, #208]	@ (80026fc <HAL_RCCEx_PeriphCLKConfig+0x140>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800262a:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 800262c:	4002      	ands	r2, r0
 800262e:	65e2      	str	r2, [r4, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002630:	65e1      	str	r1, [r4, #92]	@ 0x5c
>>>>>>> 53-création-de-la-gui
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
<<<<<<< HEAD
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2201      	movs	r2, #1
 8002964:	4013      	ands	r3, r2
 8002966:	d016      	beq.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7fe fc00 	bl	800116c <HAL_GetTick>
 800296c:	0003      	movs	r3, r0
 800296e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002970:	e00c      	b.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002972:	f7fe fbfb 	bl	800116c <HAL_GetTick>
 8002976:	0002      	movs	r2, r0
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	1ad3      	subs	r3, r2, r3
 800297c:	4a4d      	ldr	r2, [pc, #308]	@ (8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d904      	bls.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002982:	2313      	movs	r3, #19
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	2203      	movs	r2, #3
 8002988:	701a      	strb	r2, [r3, #0]
            break;
 800298a:	e004      	b.n	8002996 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800298c:	4b45      	ldr	r3, [pc, #276]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800298e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002990:	2202      	movs	r2, #2
 8002992:	4013      	ands	r3, r2
 8002994:	d0ed      	beq.n	8002972 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002996:	2313      	movs	r3, #19
 8002998:	18fb      	adds	r3, r7, r3
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d10a      	bne.n	80029b6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029a0:	4b40      	ldr	r3, [pc, #256]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a4:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	0019      	movs	r1, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	695a      	ldr	r2, [r3, #20]
 80029ae:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029b0:	430a      	orrs	r2, r1
 80029b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80029b4:	e00c      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
=======
 8002632:	07db      	lsls	r3, r3, #31
 8002634:	d506      	bpl.n	8002644 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7ff f917 	bl	8001868 <HAL_GetTick>
 800263a:	0007      	movs	r7, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800263c:	2202      	movs	r2, #2
 800263e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002640:	4213      	tst	r3, r2
 8002642:	d04d      	beq.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002644:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002646:	696a      	ldr	r2, [r5, #20]
 8002648:	4033      	ands	r3, r6
 800264a:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800264c:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800264e:	65e3      	str	r3, [r4, #92]	@ 0x5c
 8002650:	e006      	b.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002652:	f7ff f909 	bl	8001868 <HAL_GetTick>
 8002656:	9b01      	ldr	r3, [sp, #4]
 8002658:	1ac0      	subs	r0, r0, r3
 800265a:	2802      	cmp	r0, #2
 800265c:	d9ce      	bls.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x40>
>>>>>>> 53-création-de-la-gui
      }
      else
      {
        /* set overall return value */
        status = ret;
<<<<<<< HEAD
 80029b6:	2312      	movs	r3, #18
 80029b8:	18fb      	adds	r3, r7, r3
 80029ba:	2213      	movs	r2, #19
 80029bc:	18ba      	adds	r2, r7, r2
 80029be:	7812      	ldrb	r2, [r2, #0]
 80029c0:	701a      	strb	r2, [r3, #0]
 80029c2:	e005      	b.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029c4:	2312      	movs	r3, #18
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	2213      	movs	r2, #19
 80029ca:	18ba      	adds	r2, r7, r2
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	701a      	strb	r2, [r3, #0]
=======
 800265e:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
>>>>>>> 53-création-de-la-gui
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
<<<<<<< HEAD
 80029d0:	2311      	movs	r3, #17
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d105      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80029da:	4b32      	ldr	r3, [pc, #200]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80029de:	4b31      	ldr	r3, [pc, #196]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029e0:	4935      	ldr	r1, [pc, #212]	@ (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80029e2:	400a      	ands	r2, r1
 80029e4:	63da      	str	r2, [r3, #60]	@ 0x3c
=======
 8002660:	9b00      	ldr	r3, [sp, #0]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d103      	bne.n	800266e <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002666:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002668:	4a25      	ldr	r2, [pc, #148]	@ (8002700 <HAL_RCCEx_PeriphCLKConfig+0x144>)
 800266a:	4013      	ands	r3, r2
 800266c:	63e3      	str	r3, [r4, #60]	@ 0x3c
>>>>>>> 53-création-de-la-gui
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
<<<<<<< HEAD
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2201      	movs	r2, #1
 80029ec:	4013      	ands	r3, r2
 80029ee:	d009      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x18c>
=======
 800266e:	682a      	ldr	r2, [r5, #0]
 8002670:	07d3      	lsls	r3, r2, #31
 8002672:	d506      	bpl.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0xc6>
>>>>>>> 53-création-de-la-gui
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
<<<<<<< HEAD
 80029f0:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80029f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029f4:	2203      	movs	r2, #3
 80029f6:	4393      	bics	r3, r2
 80029f8:	0019      	movs	r1, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685a      	ldr	r2, [r3, #4]
 80029fe:	4b29      	ldr	r3, [pc, #164]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a00:	430a      	orrs	r2, r1
 8002a02:	655a      	str	r2, [r3, #84]	@ 0x54
=======
 8002674:	2403      	movs	r4, #3
 8002676:	491e      	ldr	r1, [pc, #120]	@ (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002678:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800267a:	43a3      	bics	r3, r4
 800267c:	686c      	ldr	r4, [r5, #4]
 800267e:	4323      	orrs	r3, r4
 8002680:	654b      	str	r3, [r1, #84]	@ 0x54
>>>>>>> 53-création-de-la-gui
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
<<<<<<< HEAD
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2220      	movs	r2, #32
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d009      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
=======
 8002682:	0693      	lsls	r3, r2, #26
 8002684:	d506      	bpl.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0xd8>
>>>>>>> 53-création-de-la-gui
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
<<<<<<< HEAD
 8002a0e:	4b25      	ldr	r3, [pc, #148]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a12:	4a2a      	ldr	r2, [pc, #168]	@ (8002abc <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002a14:	4013      	ands	r3, r2
 8002a16:	0019      	movs	r1, r3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	4b21      	ldr	r3, [pc, #132]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	655a      	str	r2, [r3, #84]	@ 0x54
=======
 8002686:	491a      	ldr	r1, [pc, #104]	@ (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002688:	4c1e      	ldr	r4, [pc, #120]	@ (8002704 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 800268a:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800268c:	4023      	ands	r3, r4
 800268e:	68ac      	ldr	r4, [r5, #8]
 8002690:	4323      	orrs	r3, r4
 8002692:	654b      	str	r3, [r1, #84]	@ 0x54
>>>>>>> 53-création-de-la-gui
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
<<<<<<< HEAD
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	2380      	movs	r3, #128	@ 0x80
 8002a28:	01db      	lsls	r3, r3, #7
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	d015      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
=======
 8002694:	0453      	lsls	r3, r2, #17
 8002696:	d50f      	bpl.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
>>>>>>> 53-création-de-la-gui
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
<<<<<<< HEAD
 8002a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	0899      	lsrs	r1, r3, #2
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691a      	ldr	r2, [r3, #16]
 8002a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	2380      	movs	r3, #128	@ 0x80
 8002a46:	05db      	lsls	r3, r3, #23
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d106      	bne.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002a4c:	4b15      	ldr	r3, [pc, #84]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a4e:	68da      	ldr	r2, [r3, #12]
 8002a50:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a52:	2180      	movs	r1, #128	@ 0x80
 8002a54:	0249      	lsls	r1, r1, #9
 8002a56:	430a      	orrs	r2, r1
 8002a58:	60da      	str	r2, [r3, #12]
=======
 8002698:	4915      	ldr	r1, [pc, #84]	@ (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800269a:	692c      	ldr	r4, [r5, #16]
 800269c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	089b      	lsrs	r3, r3, #2
 80026a2:	4323      	orrs	r3, r4
 80026a4:	654b      	str	r3, [r1, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80026a6:	2380      	movs	r3, #128	@ 0x80
 80026a8:	05db      	lsls	r3, r3, #23
 80026aa:	429c      	cmp	r4, r3
 80026ac:	d104      	bne.n	80026b8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026ae:	2380      	movs	r3, #128	@ 0x80
 80026b0:	68cc      	ldr	r4, [r1, #12]
 80026b2:	025b      	lsls	r3, r3, #9
 80026b4:	4323      	orrs	r3, r4
 80026b6:	60cb      	str	r3, [r1, #12]
>>>>>>> 53-création-de-la-gui
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
<<<<<<< HEAD
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	2380      	movs	r3, #128	@ 0x80
 8002a60:	011b      	lsls	r3, r3, #4
 8002a62:	4013      	ands	r3, r2
 8002a64:	d016      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
=======
 80026b8:	0512      	lsls	r2, r2, #20
 80026ba:	d50f      	bpl.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x120>
>>>>>>> 53-création-de-la-gui
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
<<<<<<< HEAD
 8002a66:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6a:	4a15      	ldr	r2, [pc, #84]	@ (8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	0019      	movs	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68da      	ldr	r2, [r3, #12]
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a76:	430a      	orrs	r2, r1
 8002a78:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68da      	ldr	r2, [r3, #12]
 8002a7e:	2380      	movs	r3, #128	@ 0x80
 8002a80:	01db      	lsls	r3, r3, #7
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d106      	bne.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002a86:	4b07      	ldr	r3, [pc, #28]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a88:	68da      	ldr	r2, [r3, #12]
 8002a8a:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002a8c:	2180      	movs	r1, #128	@ 0x80
 8002a8e:	0249      	lsls	r1, r1, #9
 8002a90:	430a      	orrs	r2, r1
 8002a92:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
=======
 80026bc:	4a0c      	ldr	r2, [pc, #48]	@ (80026f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80026be:	4c12      	ldr	r4, [pc, #72]	@ (8002708 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80026c0:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80026c2:	68e9      	ldr	r1, [r5, #12]
 80026c4:	4023      	ands	r3, r4
 80026c6:	430b      	orrs	r3, r1
 80026c8:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80026ca:	2380      	movs	r3, #128	@ 0x80
 80026cc:	01db      	lsls	r3, r3, #7
 80026ce:	4299      	cmp	r1, r3
 80026d0:	d104      	bne.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026d2:	2380      	movs	r3, #128	@ 0x80
 80026d4:	68d1      	ldr	r1, [r2, #12]
 80026d6:	025b      	lsls	r3, r3, #9
 80026d8:	430b      	orrs	r3, r1
 80026da:	60d3      	str	r3, [r2, #12]
>>>>>>> 53-création-de-la-gui
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
<<<<<<< HEAD
 8002a94:	2312      	movs	r3, #18
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	781b      	ldrb	r3, [r3, #0]
}
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	b006      	add	sp, #24
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	46c0      	nop			@ (mov r8, r8)
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40007000 	.word	0x40007000
 8002aac:	fffffcff 	.word	0xfffffcff
 8002ab0:	fffeffff 	.word	0xfffeffff
 8002ab4:	00001388 	.word	0x00001388
 8002ab8:	efffffff 	.word	0xefffffff
 8002abc:	ffffcfff 	.word	0xffffcfff
 8002ac0:	ffff3fff 	.word	0xffff3fff

08002ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e04a      	b.n	8002b6c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	223d      	movs	r2, #61	@ 0x3d
 8002ada:	5c9b      	ldrb	r3, [r3, r2]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d107      	bne.n	8002af2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	223c      	movs	r2, #60	@ 0x3c
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	0018      	movs	r0, r3
 8002aee:	f7fe f981 	bl	8000df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	223d      	movs	r2, #61	@ 0x3d
 8002af6:	2102      	movs	r1, #2
 8002af8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	3304      	adds	r3, #4
 8002b02:	0019      	movs	r1, r3
 8002b04:	0010      	movs	r0, r2
 8002b06:	f000 fe79 	bl	80037fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2248      	movs	r2, #72	@ 0x48
 8002b0e:	2101      	movs	r1, #1
 8002b10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	223e      	movs	r2, #62	@ 0x3e
 8002b16:	2101      	movs	r1, #1
 8002b18:	5499      	strb	r1, [r3, r2]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	223f      	movs	r2, #63	@ 0x3f
 8002b1e:	2101      	movs	r1, #1
 8002b20:	5499      	strb	r1, [r3, r2]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2240      	movs	r2, #64	@ 0x40
 8002b26:	2101      	movs	r1, #1
 8002b28:	5499      	strb	r1, [r3, r2]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2241      	movs	r2, #65	@ 0x41
 8002b2e:	2101      	movs	r1, #1
 8002b30:	5499      	strb	r1, [r3, r2]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2242      	movs	r2, #66	@ 0x42
 8002b36:	2101      	movs	r1, #1
 8002b38:	5499      	strb	r1, [r3, r2]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2243      	movs	r2, #67	@ 0x43
 8002b3e:	2101      	movs	r1, #1
 8002b40:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2244      	movs	r2, #68	@ 0x44
 8002b46:	2101      	movs	r1, #1
 8002b48:	5499      	strb	r1, [r3, r2]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2245      	movs	r2, #69	@ 0x45
 8002b4e:	2101      	movs	r1, #1
 8002b50:	5499      	strb	r1, [r3, r2]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2246      	movs	r2, #70	@ 0x46
 8002b56:	2101      	movs	r1, #1
 8002b58:	5499      	strb	r1, [r3, r2]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2247      	movs	r2, #71	@ 0x47
 8002b5e:	2101      	movs	r1, #1
 8002b60:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	223d      	movs	r2, #61	@ 0x3d
 8002b66:	2101      	movs	r1, #1
 8002b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b002      	add	sp, #8
 8002b72:	bd80      	pop	{r7, pc}

08002b74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e04a      	b.n	8002c1c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	223d      	movs	r2, #61	@ 0x3d
 8002b8a:	5c9b      	ldrb	r3, [r3, r2]
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d107      	bne.n	8002ba2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	223c      	movs	r2, #60	@ 0x3c
 8002b96:	2100      	movs	r1, #0
 8002b98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f000 f841 	bl	8002c24 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	223d      	movs	r2, #61	@ 0x3d
 8002ba6:	2102      	movs	r1, #2
 8002ba8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	0010      	movs	r0, r2
 8002bb6:	f000 fe21 	bl	80037fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2248      	movs	r2, #72	@ 0x48
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	223e      	movs	r2, #62	@ 0x3e
 8002bc6:	2101      	movs	r1, #1
 8002bc8:	5499      	strb	r1, [r3, r2]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	223f      	movs	r2, #63	@ 0x3f
 8002bce:	2101      	movs	r1, #1
 8002bd0:	5499      	strb	r1, [r3, r2]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2240      	movs	r2, #64	@ 0x40
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	5499      	strb	r1, [r3, r2]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2241      	movs	r2, #65	@ 0x41
 8002bde:	2101      	movs	r1, #1
 8002be0:	5499      	strb	r1, [r3, r2]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2242      	movs	r2, #66	@ 0x42
 8002be6:	2101      	movs	r1, #1
 8002be8:	5499      	strb	r1, [r3, r2]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2243      	movs	r2, #67	@ 0x43
 8002bee:	2101      	movs	r1, #1
 8002bf0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2244      	movs	r2, #68	@ 0x44
 8002bf6:	2101      	movs	r1, #1
 8002bf8:	5499      	strb	r1, [r3, r2]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2245      	movs	r2, #69	@ 0x45
 8002bfe:	2101      	movs	r1, #1
 8002c00:	5499      	strb	r1, [r3, r2]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2246      	movs	r2, #70	@ 0x46
 8002c06:	2101      	movs	r1, #1
 8002c08:	5499      	strb	r1, [r3, r2]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2247      	movs	r2, #71	@ 0x47
 8002c0e:	2101      	movs	r1, #1
 8002c10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	223d      	movs	r2, #61	@ 0x3d
 8002c16:	2101      	movs	r1, #1
 8002c18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	0018      	movs	r0, r3
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	b002      	add	sp, #8
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c2c:	46c0      	nop			@ (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	b002      	add	sp, #8
 8002c32:	bd80      	pop	{r7, pc}

08002c34 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b086      	sub	sp, #24
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	60f8      	str	r0, [r7, #12]
 8002c3c:	60b9      	str	r1, [r7, #8]
 8002c3e:	607a      	str	r2, [r7, #4]
 8002c40:	001a      	movs	r2, r3
 8002c42:	1cbb      	adds	r3, r7, #2
 8002c44:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c46:	2317      	movs	r3, #23
 8002c48:	18fb      	adds	r3, r7, r3
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d108      	bne.n	8002c66 <HAL_TIM_PWM_Start_DMA+0x32>
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	223e      	movs	r2, #62	@ 0x3e
 8002c58:	5c9b      	ldrb	r3, [r3, r2]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	3b02      	subs	r3, #2
 8002c5e:	425a      	negs	r2, r3
 8002c60:	4153      	adcs	r3, r2
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	e037      	b.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d108      	bne.n	8002c7e <HAL_TIM_PWM_Start_DMA+0x4a>
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	223f      	movs	r2, #63	@ 0x3f
 8002c70:	5c9b      	ldrb	r3, [r3, r2]
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	3b02      	subs	r3, #2
 8002c76:	425a      	negs	r2, r3
 8002c78:	4153      	adcs	r3, r2
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	e02b      	b.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d108      	bne.n	8002c96 <HAL_TIM_PWM_Start_DMA+0x62>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2240      	movs	r2, #64	@ 0x40
 8002c88:	5c9b      	ldrb	r3, [r3, r2]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	3b02      	subs	r3, #2
 8002c8e:	425a      	negs	r2, r3
 8002c90:	4153      	adcs	r3, r2
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	e01f      	b.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b0c      	cmp	r3, #12
 8002c9a:	d108      	bne.n	8002cae <HAL_TIM_PWM_Start_DMA+0x7a>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2241      	movs	r2, #65	@ 0x41
 8002ca0:	5c9b      	ldrb	r3, [r3, r2]
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	3b02      	subs	r3, #2
 8002ca6:	425a      	negs	r2, r3
 8002ca8:	4153      	adcs	r3, r2
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	e013      	b.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b10      	cmp	r3, #16
 8002cb2:	d108      	bne.n	8002cc6 <HAL_TIM_PWM_Start_DMA+0x92>
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2242      	movs	r2, #66	@ 0x42
 8002cb8:	5c9b      	ldrb	r3, [r3, r2]
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	3b02      	subs	r3, #2
 8002cbe:	425a      	negs	r2, r3
 8002cc0:	4153      	adcs	r3, r2
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	e007      	b.n	8002cd6 <HAL_TIM_PWM_Start_DMA+0xa2>
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2243      	movs	r2, #67	@ 0x43
 8002cca:	5c9b      	ldrb	r3, [r3, r2]
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	3b02      	subs	r3, #2
 8002cd0:	425a      	negs	r2, r3
 8002cd2:	4153      	adcs	r3, r2
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d001      	beq.n	8002cde <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	e183      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d108      	bne.n	8002cf6 <HAL_TIM_PWM_Start_DMA+0xc2>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	223e      	movs	r2, #62	@ 0x3e
 8002ce8:	5c9b      	ldrb	r3, [r3, r2]
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	3b01      	subs	r3, #1
 8002cee:	425a      	negs	r2, r3
 8002cf0:	4153      	adcs	r3, r2
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	e037      	b.n	8002d66 <HAL_TIM_PWM_Start_DMA+0x132>
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	d108      	bne.n	8002d0e <HAL_TIM_PWM_Start_DMA+0xda>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	223f      	movs	r2, #63	@ 0x3f
 8002d00:	5c9b      	ldrb	r3, [r3, r2]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	3b01      	subs	r3, #1
 8002d06:	425a      	negs	r2, r3
 8002d08:	4153      	adcs	r3, r2
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	e02b      	b.n	8002d66 <HAL_TIM_PWM_Start_DMA+0x132>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	2b08      	cmp	r3, #8
 8002d12:	d108      	bne.n	8002d26 <HAL_TIM_PWM_Start_DMA+0xf2>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2240      	movs	r2, #64	@ 0x40
 8002d18:	5c9b      	ldrb	r3, [r3, r2]
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	425a      	negs	r2, r3
 8002d20:	4153      	adcs	r3, r2
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	e01f      	b.n	8002d66 <HAL_TIM_PWM_Start_DMA+0x132>
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d108      	bne.n	8002d3e <HAL_TIM_PWM_Start_DMA+0x10a>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2241      	movs	r2, #65	@ 0x41
 8002d30:	5c9b      	ldrb	r3, [r3, r2]
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	3b01      	subs	r3, #1
 8002d36:	425a      	negs	r2, r3
 8002d38:	4153      	adcs	r3, r2
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	e013      	b.n	8002d66 <HAL_TIM_PWM_Start_DMA+0x132>
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2b10      	cmp	r3, #16
 8002d42:	d108      	bne.n	8002d56 <HAL_TIM_PWM_Start_DMA+0x122>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2242      	movs	r2, #66	@ 0x42
 8002d48:	5c9b      	ldrb	r3, [r3, r2]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	425a      	negs	r2, r3
 8002d50:	4153      	adcs	r3, r2
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	e007      	b.n	8002d66 <HAL_TIM_PWM_Start_DMA+0x132>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2243      	movs	r2, #67	@ 0x43
 8002d5a:	5c9b      	ldrb	r3, [r3, r2]
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	3b01      	subs	r3, #1
 8002d60:	425a      	negs	r2, r3
 8002d62:	4153      	adcs	r3, r2
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d035      	beq.n	8002dd6 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d003      	beq.n	8002d78 <HAL_TIM_PWM_Start_DMA+0x144>
 8002d70:	1cbb      	adds	r3, r7, #2
 8002d72:	881b      	ldrh	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e134      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d104      	bne.n	8002d8c <HAL_TIM_PWM_Start_DMA+0x158>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	223e      	movs	r2, #62	@ 0x3e
 8002d86:	2102      	movs	r1, #2
 8002d88:	5499      	strb	r1, [r3, r2]
 8002d8a:	e026      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d104      	bne.n	8002d9c <HAL_TIM_PWM_Start_DMA+0x168>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	223f      	movs	r2, #63	@ 0x3f
 8002d96:	2102      	movs	r1, #2
 8002d98:	5499      	strb	r1, [r3, r2]
 8002d9a:	e01e      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2b08      	cmp	r3, #8
 8002da0:	d104      	bne.n	8002dac <HAL_TIM_PWM_Start_DMA+0x178>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2240      	movs	r2, #64	@ 0x40
 8002da6:	2102      	movs	r1, #2
 8002da8:	5499      	strb	r1, [r3, r2]
 8002daa:	e016      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b0c      	cmp	r3, #12
 8002db0:	d104      	bne.n	8002dbc <HAL_TIM_PWM_Start_DMA+0x188>
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2241      	movs	r2, #65	@ 0x41
 8002db6:	2102      	movs	r1, #2
 8002db8:	5499      	strb	r1, [r3, r2]
 8002dba:	e00e      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	2b10      	cmp	r3, #16
 8002dc0:	d104      	bne.n	8002dcc <HAL_TIM_PWM_Start_DMA+0x198>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2242      	movs	r2, #66	@ 0x42
 8002dc6:	2102      	movs	r1, #2
 8002dc8:	5499      	strb	r1, [r3, r2]
 8002dca:	e006      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2243      	movs	r2, #67	@ 0x43
 8002dd0:	2102      	movs	r1, #2
 8002dd2:	5499      	strb	r1, [r3, r2]
 8002dd4:	e001      	b.n	8002dda <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e105      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	2b0c      	cmp	r3, #12
 8002dde:	d100      	bne.n	8002de2 <HAL_TIM_PWM_Start_DMA+0x1ae>
 8002de0:	e080      	b.n	8002ee4 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d900      	bls.n	8002dea <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002de8:	e0a1      	b.n	8002f2e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d054      	beq.n	8002e9a <HAL_TIM_PWM_Start_DMA+0x266>
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d900      	bls.n	8002df8 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8002df6:	e09a      	b.n	8002f2e <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_TIM_PWM_Start_DMA+0x1d2>
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2b04      	cmp	r3, #4
 8002e02:	d025      	beq.n	8002e50 <HAL_TIM_PWM_Start_DMA+0x21c>
 8002e04:	e093      	b.n	8002f2e <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0a:	4a79      	ldr	r2, [pc, #484]	@ (8002ff0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e12:	4a78      	ldr	r2, [pc, #480]	@ (8002ff4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002e14:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	4a77      	ldr	r2, [pc, #476]	@ (8002ff8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002e1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002e22:	6879      	ldr	r1, [r7, #4]
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	3334      	adds	r3, #52	@ 0x34
 8002e2a:	001a      	movs	r2, r3
 8002e2c:	1cbb      	adds	r3, r7, #2
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	f7fe fb0e 	bl	8001450 <HAL_DMA_Start_IT>
 8002e34:	1e03      	subs	r3, r0, #0
 8002e36:	d001      	beq.n	8002e3c <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e0d4      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2180      	movs	r1, #128	@ 0x80
 8002e48:	0089      	lsls	r1, r1, #2
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	60da      	str	r2, [r3, #12]
      break;
 8002e4e:	e073      	b.n	8002f38 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e54:	4a66      	ldr	r2, [pc, #408]	@ (8002ff0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002e56:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5c:	4a65      	ldr	r2, [pc, #404]	@ (8002ff4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002e5e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e64:	4a64      	ldr	r2, [pc, #400]	@ (8002ff8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002e66:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	3338      	adds	r3, #56	@ 0x38
 8002e74:	001a      	movs	r2, r3
 8002e76:	1cbb      	adds	r3, r7, #2
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	f7fe fae9 	bl	8001450 <HAL_DMA_Start_IT>
 8002e7e:	1e03      	subs	r3, r0, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e0af      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68da      	ldr	r2, [r3, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	2180      	movs	r1, #128	@ 0x80
 8002e92:	00c9      	lsls	r1, r1, #3
 8002e94:	430a      	orrs	r2, r1
 8002e96:	60da      	str	r2, [r3, #12]
      break;
 8002e98:	e04e      	b.n	8002f38 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9e:	4a54      	ldr	r2, [pc, #336]	@ (8002ff0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002ea0:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea6:	4a53      	ldr	r2, [pc, #332]	@ (8002ff4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002ea8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	4a52      	ldr	r2, [pc, #328]	@ (8002ff8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002eb0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	333c      	adds	r3, #60	@ 0x3c
 8002ebe:	001a      	movs	r2, r3
 8002ec0:	1cbb      	adds	r3, r7, #2
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	f7fe fac4 	bl	8001450 <HAL_DMA_Start_IT>
 8002ec8:	1e03      	subs	r3, r0, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e08a      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2180      	movs	r1, #128	@ 0x80
 8002edc:	0109      	lsls	r1, r1, #4
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	60da      	str	r2, [r3, #12]
      break;
 8002ee2:	e029      	b.n	8002f38 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee8:	4a41      	ldr	r2, [pc, #260]	@ (8002ff0 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002eea:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef0:	4a40      	ldr	r2, [pc, #256]	@ (8002ff4 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002ef2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef8:	4a3f      	ldr	r2, [pc, #252]	@ (8002ff8 <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002efa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	3340      	adds	r3, #64	@ 0x40
 8002f08:	001a      	movs	r2, r3
 8002f0a:	1cbb      	adds	r3, r7, #2
 8002f0c:	881b      	ldrh	r3, [r3, #0]
 8002f0e:	f7fe fa9f 	bl	8001450 <HAL_DMA_Start_IT>
 8002f12:	1e03      	subs	r3, r0, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e065      	b.n	8002fe6 <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68da      	ldr	r2, [r3, #12]
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2180      	movs	r1, #128	@ 0x80
 8002f26:	0149      	lsls	r1, r1, #5
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	60da      	str	r2, [r3, #12]
      break;
 8002f2c:	e004      	b.n	8002f38 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8002f2e:	2317      	movs	r3, #23
 8002f30:	18fb      	adds	r3, r7, r3
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
      break;
 8002f36:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002f38:	2317      	movs	r3, #23
 8002f3a:	18fb      	adds	r3, r7, r3
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d14e      	bne.n	8002fe0 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68b9      	ldr	r1, [r7, #8]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f000 ff6c 	bl	8003e28 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a29      	ldr	r2, [pc, #164]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d009      	beq.n	8002f6e <HAL_TIM_PWM_Start_DMA+0x33a>
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a28      	ldr	r2, [pc, #160]	@ (8003000 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d004      	beq.n	8002f6e <HAL_TIM_PWM_Start_DMA+0x33a>
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a26      	ldr	r2, [pc, #152]	@ (8003004 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d101      	bne.n	8002f72 <HAL_TIM_PWM_Start_DMA+0x33e>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <HAL_TIM_PWM_Start_DMA+0x340>
 8002f72:	2300      	movs	r3, #0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d008      	beq.n	8002f8a <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	2180      	movs	r1, #128	@ 0x80
 8002f84:	0209      	lsls	r1, r1, #8
 8002f86:	430a      	orrs	r2, r1
 8002f88:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1b      	ldr	r2, [pc, #108]	@ (8002ffc <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d004      	beq.n	8002f9e <HAL_TIM_PWM_Start_DMA+0x36a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a1b      	ldr	r2, [pc, #108]	@ (8003008 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d116      	bne.n	8002fcc <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	4a19      	ldr	r2, [pc, #100]	@ (800300c <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	2b06      	cmp	r3, #6
 8002fae:	d016      	beq.n	8002fde <HAL_TIM_PWM_Start_DMA+0x3aa>
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	2380      	movs	r3, #128	@ 0x80
 8002fb4:	025b      	lsls	r3, r3, #9
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d011      	beq.n	8002fde <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fca:	e008      	b.n	8002fde <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	e000      	b.n	8002fe0 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fde:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8002fe0:	2317      	movs	r3, #23
 8002fe2:	18fb      	adds	r3, r7, r3
 8002fe4:	781b      	ldrb	r3, [r3, #0]
}
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	b006      	add	sp, #24
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	46c0      	nop			@ (mov r8, r8)
 8002ff0:	080036e9 	.word	0x080036e9
 8002ff4:	08003793 	.word	0x08003793
 8002ff8:	08003655 	.word	0x08003655
 8002ffc:	40012c00 	.word	0x40012c00
 8003000:	40014400 	.word	0x40014400
 8003004:	40014800 	.word	0x40014800
 8003008:	40000400 	.word	0x40000400
 800300c:	00010007 	.word	0x00010007

08003010 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800301a:	230f      	movs	r3, #15
 800301c:	18fb      	adds	r3, r7, r3
 800301e:	2200      	movs	r2, #0
 8003020:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b0c      	cmp	r3, #12
 8003026:	d039      	beq.n	800309c <HAL_TIM_PWM_Stop_DMA+0x8c>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	2b0c      	cmp	r3, #12
 800302c:	d844      	bhi.n	80030b8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b08      	cmp	r3, #8
 8003032:	d025      	beq.n	8003080 <HAL_TIM_PWM_Stop_DMA+0x70>
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	2b08      	cmp	r3, #8
 8003038:	d83e      	bhi.n	80030b8 <HAL_TIM_PWM_Stop_DMA+0xa8>
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_TIM_PWM_Stop_DMA+0x38>
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	2b04      	cmp	r3, #4
 8003044:	d00e      	beq.n	8003064 <HAL_TIM_PWM_Stop_DMA+0x54>
 8003046:	e037      	b.n	80030b8 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	68da      	ldr	r2, [r3, #12]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	495a      	ldr	r1, [pc, #360]	@ (80031bc <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8003054:	400a      	ands	r2, r1
 8003056:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800305c:	0018      	movs	r0, r3
 800305e:	f7fe fa7d 	bl	800155c <HAL_DMA_Abort_IT>
      break;
 8003062:	e02e      	b.n	80030c2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4954      	ldr	r1, [pc, #336]	@ (80031c0 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8003070:	400a      	ands	r2, r1
 8003072:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003078:	0018      	movs	r0, r3
 800307a:	f7fe fa6f 	bl	800155c <HAL_DMA_Abort_IT>
      break;
 800307e:	e020      	b.n	80030c2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68da      	ldr	r2, [r3, #12]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	494e      	ldr	r1, [pc, #312]	@ (80031c4 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 800308c:	400a      	ands	r2, r1
 800308e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003094:	0018      	movs	r0, r3
 8003096:	f7fe fa61 	bl	800155c <HAL_DMA_Abort_IT>
      break;
 800309a:	e012      	b.n	80030c2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4948      	ldr	r1, [pc, #288]	@ (80031c8 <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 80030a8:	400a      	ands	r2, r1
 80030aa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b0:	0018      	movs	r0, r3
 80030b2:	f7fe fa53 	bl	800155c <HAL_DMA_Abort_IT>
      break;
 80030b6:	e004      	b.n	80030c2 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 80030b8:	230f      	movs	r3, #15
 80030ba:	18fb      	adds	r3, r7, r3
 80030bc:	2201      	movs	r2, #1
 80030be:	701a      	strb	r2, [r3, #0]
      break;
 80030c0:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80030c2:	230f      	movs	r3, #15
 80030c4:	18fb      	adds	r3, r7, r3
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d000      	beq.n	80030ce <HAL_TIM_PWM_Stop_DMA+0xbe>
 80030cc:	e06e      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	6839      	ldr	r1, [r7, #0]
 80030d4:	2200      	movs	r2, #0
 80030d6:	0018      	movs	r0, r3
 80030d8:	f000 fea6 	bl	8003e28 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a3a      	ldr	r2, [pc, #232]	@ (80031cc <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d009      	beq.n	80030fa <HAL_TIM_PWM_Stop_DMA+0xea>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a39      	ldr	r2, [pc, #228]	@ (80031d0 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d004      	beq.n	80030fa <HAL_TIM_PWM_Stop_DMA+0xea>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a37      	ldr	r2, [pc, #220]	@ (80031d4 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d101      	bne.n	80030fe <HAL_TIM_PWM_Stop_DMA+0xee>
 80030fa:	2301      	movs	r3, #1
 80030fc:	e000      	b.n	8003100 <HAL_TIM_PWM_Stop_DMA+0xf0>
 80030fe:	2300      	movs	r3, #0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d013      	beq.n	800312c <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	4a33      	ldr	r2, [pc, #204]	@ (80031d8 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 800310c:	4013      	ands	r3, r2
 800310e:	d10d      	bne.n	800312c <HAL_TIM_PWM_Stop_DMA+0x11c>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4a31      	ldr	r2, [pc, #196]	@ (80031dc <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003118:	4013      	ands	r3, r2
 800311a:	d107      	bne.n	800312c <HAL_TIM_PWM_Stop_DMA+0x11c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	492e      	ldr	r1, [pc, #184]	@ (80031e0 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003128:	400a      	ands	r2, r1
 800312a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4a29      	ldr	r2, [pc, #164]	@ (80031d8 <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8003134:	4013      	ands	r3, r2
 8003136:	d10d      	bne.n	8003154 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	4a27      	ldr	r2, [pc, #156]	@ (80031dc <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8003140:	4013      	ands	r3, r2
 8003142:	d107      	bne.n	8003154 <HAL_TIM_PWM_Stop_DMA+0x144>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2101      	movs	r1, #1
 8003150:	438a      	bics	r2, r1
 8003152:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d104      	bne.n	8003164 <HAL_TIM_PWM_Stop_DMA+0x154>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	223e      	movs	r2, #62	@ 0x3e
 800315e:	2101      	movs	r1, #1
 8003160:	5499      	strb	r1, [r3, r2]
 8003162:	e023      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2b04      	cmp	r3, #4
 8003168:	d104      	bne.n	8003174 <HAL_TIM_PWM_Stop_DMA+0x164>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	223f      	movs	r2, #63	@ 0x3f
 800316e:	2101      	movs	r1, #1
 8003170:	5499      	strb	r1, [r3, r2]
 8003172:	e01b      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	2b08      	cmp	r3, #8
 8003178:	d104      	bne.n	8003184 <HAL_TIM_PWM_Stop_DMA+0x174>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2240      	movs	r2, #64	@ 0x40
 800317e:	2101      	movs	r1, #1
 8003180:	5499      	strb	r1, [r3, r2]
 8003182:	e013      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	2b0c      	cmp	r3, #12
 8003188:	d104      	bne.n	8003194 <HAL_TIM_PWM_Stop_DMA+0x184>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2241      	movs	r2, #65	@ 0x41
 800318e:	2101      	movs	r1, #1
 8003190:	5499      	strb	r1, [r3, r2]
 8003192:	e00b      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	2b10      	cmp	r3, #16
 8003198:	d104      	bne.n	80031a4 <HAL_TIM_PWM_Stop_DMA+0x194>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2242      	movs	r2, #66	@ 0x42
 800319e:	2101      	movs	r1, #1
 80031a0:	5499      	strb	r1, [r3, r2]
 80031a2:	e003      	b.n	80031ac <HAL_TIM_PWM_Stop_DMA+0x19c>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2243      	movs	r2, #67	@ 0x43
 80031a8:	2101      	movs	r1, #1
 80031aa:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 80031ac:	230f      	movs	r3, #15
 80031ae:	18fb      	adds	r3, r7, r3
 80031b0:	781b      	ldrb	r3, [r3, #0]
}
 80031b2:	0018      	movs	r0, r3
 80031b4:	46bd      	mov	sp, r7
 80031b6:	b004      	add	sp, #16
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	46c0      	nop			@ (mov r8, r8)
 80031bc:	fffffdff 	.word	0xfffffdff
 80031c0:	fffffbff 	.word	0xfffffbff
 80031c4:	fffff7ff 	.word	0xfffff7ff
 80031c8:	ffffefff 	.word	0xffffefff
 80031cc:	40012c00 	.word	0x40012c00
 80031d0:	40014400 	.word	0x40014400
 80031d4:	40014800 	.word	0x40014800
 80031d8:	00001111 	.word	0x00001111
 80031dc:	00000444 	.word	0x00000444
 80031e0:	ffff7fff 	.word	0xffff7fff

080031e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2202      	movs	r2, #2
 8003200:	4013      	ands	r3, r2
 8003202:	d021      	beq.n	8003248 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2202      	movs	r2, #2
 8003208:	4013      	ands	r3, r2
 800320a:	d01d      	beq.n	8003248 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2203      	movs	r2, #3
 8003212:	4252      	negs	r2, r2
 8003214:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	699b      	ldr	r3, [r3, #24]
 8003222:	2203      	movs	r2, #3
 8003224:	4013      	ands	r3, r2
 8003226:	d004      	beq.n	8003232 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	0018      	movs	r0, r3
 800322c:	f000 f9f2 	bl	8003614 <HAL_TIM_IC_CaptureCallback>
 8003230:	e007      	b.n	8003242 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	0018      	movs	r0, r3
 8003236:	f000 f9e5 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	0018      	movs	r0, r3
 800323e:	f7fd fb43 	bl	80008c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2200      	movs	r2, #0
 8003246:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	2204      	movs	r2, #4
 800324c:	4013      	ands	r3, r2
 800324e:	d022      	beq.n	8003296 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2204      	movs	r2, #4
 8003254:	4013      	ands	r3, r2
 8003256:	d01e      	beq.n	8003296 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2205      	movs	r2, #5
 800325e:	4252      	negs	r2, r2
 8003260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2202      	movs	r2, #2
 8003266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	699a      	ldr	r2, [r3, #24]
 800326e:	23c0      	movs	r3, #192	@ 0xc0
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	4013      	ands	r3, r2
 8003274:	d004      	beq.n	8003280 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	0018      	movs	r0, r3
 800327a:	f000 f9cb 	bl	8003614 <HAL_TIM_IC_CaptureCallback>
 800327e:	e007      	b.n	8003290 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	0018      	movs	r0, r3
 8003284:	f000 f9be 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	0018      	movs	r0, r3
 800328c:	f7fd fb1c 	bl	80008c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2208      	movs	r2, #8
 800329a:	4013      	ands	r3, r2
 800329c:	d021      	beq.n	80032e2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2208      	movs	r2, #8
 80032a2:	4013      	ands	r3, r2
 80032a4:	d01d      	beq.n	80032e2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2209      	movs	r2, #9
 80032ac:	4252      	negs	r2, r2
 80032ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2204      	movs	r2, #4
 80032b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	69db      	ldr	r3, [r3, #28]
 80032bc:	2203      	movs	r2, #3
 80032be:	4013      	ands	r3, r2
 80032c0:	d004      	beq.n	80032cc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	0018      	movs	r0, r3
 80032c6:	f000 f9a5 	bl	8003614 <HAL_TIM_IC_CaptureCallback>
 80032ca:	e007      	b.n	80032dc <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 f998 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	0018      	movs	r0, r3
 80032d8:	f7fd faf6 	bl	80008c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2210      	movs	r2, #16
 80032e6:	4013      	ands	r3, r2
 80032e8:	d022      	beq.n	8003330 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2210      	movs	r2, #16
 80032ee:	4013      	ands	r3, r2
 80032f0:	d01e      	beq.n	8003330 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2211      	movs	r2, #17
 80032f8:	4252      	negs	r2, r2
 80032fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2208      	movs	r2, #8
 8003300:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	69da      	ldr	r2, [r3, #28]
 8003308:	23c0      	movs	r3, #192	@ 0xc0
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4013      	ands	r3, r2
 800330e:	d004      	beq.n	800331a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	0018      	movs	r0, r3
 8003314:	f000 f97e 	bl	8003614 <HAL_TIM_IC_CaptureCallback>
 8003318:	e007      	b.n	800332a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	0018      	movs	r0, r3
 800331e:	f000 f971 	bl	8003604 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	0018      	movs	r0, r3
 8003326:	f7fd facf 	bl	80008c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	2201      	movs	r2, #1
 8003334:	4013      	ands	r3, r2
 8003336:	d00c      	beq.n	8003352 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2201      	movs	r2, #1
 800333c:	4013      	ands	r3, r2
 800333e:	d008      	beq.n	8003352 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2202      	movs	r2, #2
 8003346:	4252      	negs	r2, r2
 8003348:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	0018      	movs	r0, r3
 800334e:	f000 f951 	bl	80035f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2280      	movs	r2, #128	@ 0x80
 8003356:	4013      	ands	r3, r2
 8003358:	d104      	bne.n	8003364 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	2380      	movs	r3, #128	@ 0x80
 800335e:	019b      	lsls	r3, r3, #6
 8003360:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003362:	d00b      	beq.n	800337c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2280      	movs	r2, #128	@ 0x80
 8003368:	4013      	ands	r3, r2
 800336a:	d007      	beq.n	800337c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a1e      	ldr	r2, [pc, #120]	@ (80033ec <HAL_TIM_IRQHandler+0x208>)
 8003372:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	0018      	movs	r0, r3
 8003378:	f000 fe1e 	bl	8003fb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800337c:	68ba      	ldr	r2, [r7, #8]
 800337e:	2380      	movs	r3, #128	@ 0x80
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4013      	ands	r3, r2
 8003384:	d00b      	beq.n	800339e <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2280      	movs	r2, #128	@ 0x80
 800338a:	4013      	ands	r3, r2
 800338c:	d007      	beq.n	800339e <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a17      	ldr	r2, [pc, #92]	@ (80033f0 <HAL_TIM_IRQHandler+0x20c>)
 8003394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	0018      	movs	r0, r3
 800339a:	f000 fe15 	bl	8003fc8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	2240      	movs	r2, #64	@ 0x40
 80033a2:	4013      	ands	r3, r2
 80033a4:	d00c      	beq.n	80033c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2240      	movs	r2, #64	@ 0x40
 80033aa:	4013      	ands	r3, r2
 80033ac:	d008      	beq.n	80033c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2241      	movs	r2, #65	@ 0x41
 80033b4:	4252      	negs	r2, r2
 80033b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	0018      	movs	r0, r3
 80033bc:	f000 f93a 	bl	8003634 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2220      	movs	r2, #32
 80033c4:	4013      	ands	r3, r2
 80033c6:	d00c      	beq.n	80033e2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	4013      	ands	r3, r2
 80033ce:	d008      	beq.n	80033e2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	2221      	movs	r2, #33	@ 0x21
 80033d6:	4252      	negs	r2, r2
 80033d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	0018      	movs	r0, r3
 80033de:	f000 fde3 	bl	8003fa8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80033e2:	46c0      	nop			@ (mov r8, r8)
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b004      	add	sp, #16
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	ffffdf7f 	.word	0xffffdf7f
 80033f0:	fffffeff 	.word	0xfffffeff

080033f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b086      	sub	sp, #24
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003400:	2317      	movs	r3, #23
 8003402:	18fb      	adds	r3, r7, r3
 8003404:	2200      	movs	r2, #0
 8003406:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	223c      	movs	r2, #60	@ 0x3c
 800340c:	5c9b      	ldrb	r3, [r3, r2]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d101      	bne.n	8003416 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003412:	2302      	movs	r3, #2
 8003414:	e0e5      	b.n	80035e2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	223c      	movs	r2, #60	@ 0x3c
 800341a:	2101      	movs	r1, #1
 800341c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2b14      	cmp	r3, #20
 8003422:	d900      	bls.n	8003426 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003424:	e0d1      	b.n	80035ca <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	009a      	lsls	r2, r3, #2
 800342a:	4b70      	ldr	r3, [pc, #448]	@ (80035ec <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800342c:	18d3      	adds	r3, r2, r3
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	68ba      	ldr	r2, [r7, #8]
 8003438:	0011      	movs	r1, r2
 800343a:	0018      	movs	r0, r3
 800343c:	f000 fa58 	bl	80038f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	699a      	ldr	r2, [r3, #24]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2108      	movs	r1, #8
 800344c:	430a      	orrs	r2, r1
 800344e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	699a      	ldr	r2, [r3, #24]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2104      	movs	r1, #4
 800345c:	438a      	bics	r2, r1
 800345e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6999      	ldr	r1, [r3, #24]
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	430a      	orrs	r2, r1
 8003470:	619a      	str	r2, [r3, #24]
      break;
 8003472:	e0af      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	0011      	movs	r1, r2
 800347c:	0018      	movs	r0, r3
 800347e:	f000 fab7 	bl	80039f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	699a      	ldr	r2, [r3, #24]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2180      	movs	r1, #128	@ 0x80
 800348e:	0109      	lsls	r1, r1, #4
 8003490:	430a      	orrs	r2, r1
 8003492:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	699a      	ldr	r2, [r3, #24]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4954      	ldr	r1, [pc, #336]	@ (80035f0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80034a0:	400a      	ands	r2, r1
 80034a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6999      	ldr	r1, [r3, #24]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	021a      	lsls	r2, r3, #8
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	430a      	orrs	r2, r1
 80034b6:	619a      	str	r2, [r3, #24]
      break;
 80034b8:	e08c      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68ba      	ldr	r2, [r7, #8]
 80034c0:	0011      	movs	r1, r2
 80034c2:	0018      	movs	r0, r3
 80034c4:	f000 fb12 	bl	8003aec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2108      	movs	r1, #8
 80034d4:	430a      	orrs	r2, r1
 80034d6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	69da      	ldr	r2, [r3, #28]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2104      	movs	r1, #4
 80034e4:	438a      	bics	r2, r1
 80034e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	69d9      	ldr	r1, [r3, #28]
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	61da      	str	r2, [r3, #28]
      break;
 80034fa:	e06b      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68ba      	ldr	r2, [r7, #8]
 8003502:	0011      	movs	r1, r2
 8003504:	0018      	movs	r0, r3
 8003506:	f000 fb73 	bl	8003bf0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69da      	ldr	r2, [r3, #28]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2180      	movs	r1, #128	@ 0x80
 8003516:	0109      	lsls	r1, r1, #4
 8003518:	430a      	orrs	r2, r1
 800351a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	69da      	ldr	r2, [r3, #28]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4932      	ldr	r1, [pc, #200]	@ (80035f0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003528:	400a      	ands	r2, r1
 800352a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69d9      	ldr	r1, [r3, #28]
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	021a      	lsls	r2, r3, #8
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	61da      	str	r2, [r3, #28]
      break;
 8003540:	e048      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68ba      	ldr	r2, [r7, #8]
 8003548:	0011      	movs	r1, r2
 800354a:	0018      	movs	r0, r3
 800354c:	f000 fbb4 	bl	8003cb8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2108      	movs	r1, #8
 800355c:	430a      	orrs	r2, r1
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	2104      	movs	r1, #4
 800356c:	438a      	bics	r2, r1
 800356e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003582:	e027      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68ba      	ldr	r2, [r7, #8]
 800358a:	0011      	movs	r1, r2
 800358c:	0018      	movs	r0, r3
 800358e:	f000 fbed 	bl	8003d6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2180      	movs	r1, #128	@ 0x80
 800359e:	0109      	lsls	r1, r1, #4
 80035a0:	430a      	orrs	r2, r1
 80035a2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4910      	ldr	r1, [pc, #64]	@ (80035f0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	021a      	lsls	r2, r3, #8
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80035c8:	e004      	b.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80035ca:	2317      	movs	r3, #23
 80035cc:	18fb      	adds	r3, r7, r3
 80035ce:	2201      	movs	r2, #1
 80035d0:	701a      	strb	r2, [r3, #0]
      break;
 80035d2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	223c      	movs	r2, #60	@ 0x3c
 80035d8:	2100      	movs	r1, #0
 80035da:	5499      	strb	r1, [r3, r2]

  return status;
 80035dc:	2317      	movs	r3, #23
 80035de:	18fb      	adds	r3, r7, r3
 80035e0:	781b      	ldrb	r3, [r3, #0]
}
 80035e2:	0018      	movs	r0, r3
 80035e4:	46bd      	mov	sp, r7
 80035e6:	b006      	add	sp, #24
 80035e8:	bd80      	pop	{r7, pc}
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	080048e8 	.word	0x080048e8
 80035f0:	fffffbff 	.word	0xfffffbff

080035f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80035fc:	46c0      	nop			@ (mov r8, r8)
 80035fe:	46bd      	mov	sp, r7
 8003600:	b002      	add	sp, #8
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800360c:	46c0      	nop			@ (mov r8, r8)
 800360e:	46bd      	mov	sp, r7
 8003610:	b002      	add	sp, #8
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800361c:	46c0      	nop			@ (mov r8, r8)
 800361e:	46bd      	mov	sp, r7
 8003620:	b002      	add	sp, #8
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800362c:	46c0      	nop			@ (mov r8, r8)
 800362e:	46bd      	mov	sp, r7
 8003630:	b002      	add	sp, #8
 8003632:	bd80      	pop	{r7, pc}

08003634 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800363c:	46c0      	nop			@ (mov r8, r8)
 800363e:	46bd      	mov	sp, r7
 8003640:	b002      	add	sp, #8
 8003642:	bd80      	pop	{r7, pc}

08003644 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	b002      	add	sp, #8
 8003652:	bd80      	pop	{r7, pc}

08003654 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	429a      	cmp	r2, r3
 800366a:	d107      	bne.n	800367c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2201      	movs	r2, #1
 8003670:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	223e      	movs	r2, #62	@ 0x3e
 8003676:	2101      	movs	r1, #1
 8003678:	5499      	strb	r1, [r3, r2]
 800367a:	e02a      	b.n	80036d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	429a      	cmp	r2, r3
 8003684:	d107      	bne.n	8003696 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2202      	movs	r2, #2
 800368a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	223f      	movs	r2, #63	@ 0x3f
 8003690:	2101      	movs	r1, #1
 8003692:	5499      	strb	r1, [r3, r2]
 8003694:	e01d      	b.n	80036d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	429a      	cmp	r2, r3
 800369e:	d107      	bne.n	80036b0 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2204      	movs	r2, #4
 80036a4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2240      	movs	r2, #64	@ 0x40
 80036aa:	2101      	movs	r1, #1
 80036ac:	5499      	strb	r1, [r3, r2]
 80036ae:	e010      	b.n	80036d2 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	429a      	cmp	r2, r3
 80036b8:	d107      	bne.n	80036ca <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2208      	movs	r2, #8
 80036be:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2241      	movs	r2, #65	@ 0x41
 80036c4:	2101      	movs	r1, #1
 80036c6:	5499      	strb	r1, [r3, r2]
 80036c8:	e003      	b.n	80036d2 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	223d      	movs	r2, #61	@ 0x3d
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	0018      	movs	r0, r3
 80036d6:	f7ff ffb5 	bl	8003644 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	771a      	strb	r2, [r3, #28]
}
 80036e0:	46c0      	nop			@ (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b004      	add	sp, #16
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036f4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d10b      	bne.n	8003718 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2201      	movs	r2, #1
 8003704:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d136      	bne.n	800377c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	223e      	movs	r2, #62	@ 0x3e
 8003712:	2101      	movs	r1, #1
 8003714:	5499      	strb	r1, [r3, r2]
 8003716:	e031      	b.n	800377c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	429a      	cmp	r2, r3
 8003720:	d10b      	bne.n	800373a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2202      	movs	r2, #2
 8003726:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	69db      	ldr	r3, [r3, #28]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d125      	bne.n	800377c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	223f      	movs	r2, #63	@ 0x3f
 8003734:	2101      	movs	r1, #1
 8003736:	5499      	strb	r1, [r3, r2]
 8003738:	e020      	b.n	800377c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	429a      	cmp	r2, r3
 8003742:	d10b      	bne.n	800375c <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2204      	movs	r2, #4
 8003748:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d114      	bne.n	800377c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2240      	movs	r2, #64	@ 0x40
 8003756:	2101      	movs	r1, #1
 8003758:	5499      	strb	r1, [r3, r2]
 800375a:	e00f      	b.n	800377c <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	429a      	cmp	r2, r3
 8003764:	d10a      	bne.n	800377c <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2208      	movs	r2, #8
 800376a:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	69db      	ldr	r3, [r3, #28]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d103      	bne.n	800377c <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2241      	movs	r2, #65	@ 0x41
 8003778:	2101      	movs	r1, #1
 800377a:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	0018      	movs	r0, r3
 8003780:	f7fd f8a2 	bl	80008c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	771a      	strb	r2, [r3, #28]
}
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	b004      	add	sp, #16
 8003790:	bd80      	pop	{r7, pc}

08003792 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003792:	b580      	push	{r7, lr}
 8003794:	b084      	sub	sp, #16
 8003796:	af00      	add	r7, sp, #0
 8003798:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800379e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d103      	bne.n	80037b2 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	771a      	strb	r2, [r3, #28]
 80037b0:	e019      	b.n	80037e6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d103      	bne.n	80037c4 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	2202      	movs	r2, #2
 80037c0:	771a      	strb	r2, [r3, #28]
 80037c2:	e010      	b.n	80037e6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d103      	bne.n	80037d6 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2204      	movs	r2, #4
 80037d2:	771a      	strb	r2, [r3, #28]
 80037d4:	e007      	b.n	80037e6 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d102      	bne.n	80037e6 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2208      	movs	r2, #8
 80037e4:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	0018      	movs	r0, r3
 80037ea:	f7ff ff1b 	bl	8003624 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	771a      	strb	r2, [r3, #28]
}
 80037f4:	46c0      	nop			@ (mov r8, r8)
 80037f6:	46bd      	mov	sp, r7
 80037f8:	b004      	add	sp, #16
 80037fa:	bd80      	pop	{r7, pc}

080037fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	4a32      	ldr	r2, [pc, #200]	@ (80038d8 <TIM_Base_SetConfig+0xdc>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d003      	beq.n	800381c <TIM_Base_SetConfig+0x20>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a31      	ldr	r2, [pc, #196]	@ (80038dc <TIM_Base_SetConfig+0xe0>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d108      	bne.n	800382e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2270      	movs	r2, #112	@ 0x70
 8003820:	4393      	bics	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	68fa      	ldr	r2, [r7, #12]
 800382a:	4313      	orrs	r3, r2
 800382c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a29      	ldr	r2, [pc, #164]	@ (80038d8 <TIM_Base_SetConfig+0xdc>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d00f      	beq.n	8003856 <TIM_Base_SetConfig+0x5a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a28      	ldr	r2, [pc, #160]	@ (80038dc <TIM_Base_SetConfig+0xe0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d00b      	beq.n	8003856 <TIM_Base_SetConfig+0x5a>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4a27      	ldr	r2, [pc, #156]	@ (80038e0 <TIM_Base_SetConfig+0xe4>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d007      	beq.n	8003856 <TIM_Base_SetConfig+0x5a>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a26      	ldr	r2, [pc, #152]	@ (80038e4 <TIM_Base_SetConfig+0xe8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d003      	beq.n	8003856 <TIM_Base_SetConfig+0x5a>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a25      	ldr	r2, [pc, #148]	@ (80038e8 <TIM_Base_SetConfig+0xec>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d108      	bne.n	8003868 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4a24      	ldr	r2, [pc, #144]	@ (80038ec <TIM_Base_SetConfig+0xf0>)
 800385a:	4013      	ands	r3, r2
 800385c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	4313      	orrs	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2280      	movs	r2, #128	@ 0x80
 800386c:	4393      	bics	r3, r2
 800386e:	001a      	movs	r2, r3
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	4313      	orrs	r3, r2
 8003876:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68fa      	ldr	r2, [r7, #12]
 800387c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a11      	ldr	r2, [pc, #68]	@ (80038d8 <TIM_Base_SetConfig+0xdc>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d007      	beq.n	80038a6 <TIM_Base_SetConfig+0xaa>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a12      	ldr	r2, [pc, #72]	@ (80038e4 <TIM_Base_SetConfig+0xe8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d003      	beq.n	80038a6 <TIM_Base_SetConfig+0xaa>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a11      	ldr	r2, [pc, #68]	@ (80038e8 <TIM_Base_SetConfig+0xec>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d103      	bne.n	80038ae <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	2201      	movs	r2, #1
 80038ba:	4013      	ands	r3, r2
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d106      	bne.n	80038ce <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	691b      	ldr	r3, [r3, #16]
 80038c4:	2201      	movs	r2, #1
 80038c6:	4393      	bics	r3, r2
 80038c8:	001a      	movs	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	611a      	str	r2, [r3, #16]
  }
}
 80038ce:	46c0      	nop			@ (mov r8, r8)
 80038d0:	46bd      	mov	sp, r7
 80038d2:	b004      	add	sp, #16
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	46c0      	nop			@ (mov r8, r8)
 80038d8:	40012c00 	.word	0x40012c00
 80038dc:	40000400 	.word	0x40000400
 80038e0:	40002000 	.word	0x40002000
 80038e4:	40014400 	.word	0x40014400
 80038e8:	40014800 	.word	0x40014800
 80038ec:	fffffcff 	.word	0xfffffcff

080038f0 <TIM_OC1_SetConfig>:
=======
}
 80026dc:	b005      	add	sp, #20
 80026de:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026e0:	f7ff f8c2 	bl	8001868 <HAL_GetTick>
 80026e4:	4b09      	ldr	r3, [pc, #36]	@ (800270c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80026e6:	1bc0      	subs	r0, r0, r7
 80026e8:	4298      	cmp	r0, r3
 80026ea:	d9a7      	bls.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x80>
 80026ec:	e7b7      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	40021000 	.word	0x40021000
 80026f4:	40007000 	.word	0x40007000
 80026f8:	fffffcff 	.word	0xfffffcff
 80026fc:	fffeffff 	.word	0xfffeffff
 8002700:	efffffff 	.word	0xefffffff
 8002704:	ffffcfff 	.word	0xffffcfff
 8002708:	ffff3fff 	.word	0xffff3fff
 800270c:	00001388 	.word	0x00001388

08002710 <TIM_OC1_SetConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 8002210:	b570      	push	{r4, r5, r6, lr}
=======
<<<<<<< HEAD
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;
>>>>>>> main

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002212:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8002214:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002216:	6a02      	ldr	r2, [r0, #32]
 8002218:	43a2      	bics	r2, r4
 800221a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800221c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800221e:	4a12      	ldr	r2, [pc, #72]	@ (8002268 <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8002220:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002222:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002224:	680a      	ldr	r2, [r1, #0]
 8002226:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002228:	2202      	movs	r2, #2
 800222a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800222c:	688a      	ldr	r2, [r1, #8]
 800222e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
<<<<<<< HEAD
 8002230:	4a0e      	ldr	r2, [pc, #56]	@ (800226c <TIM_OC1_SetConfig+0x5c>)
 8002232:	4290      	cmp	r0, r2
 8002234:	d005      	beq.n	8002242 <TIM_OC1_SetConfig+0x32>
 8002236:	4a0e      	ldr	r2, [pc, #56]	@ (8002270 <TIM_OC1_SetConfig+0x60>)
 8002238:	4290      	cmp	r0, r2
 800223a:	d002      	beq.n	8002242 <TIM_OC1_SetConfig+0x32>
 800223c:	4a0d      	ldr	r2, [pc, #52]	@ (8002274 <TIM_OC1_SetConfig+0x64>)
 800223e:	4290      	cmp	r0, r2
 8002240:	d10b      	bne.n	800225a <TIM_OC1_SetConfig+0x4a>
=======
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a24      	ldr	r2, [pc, #144]	@ (80039dc <TIM_OC1_SetConfig+0xec>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d007      	beq.n	800395e <TIM_OC1_SetConfig+0x6e>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a23      	ldr	r2, [pc, #140]	@ (80039e0 <TIM_OC1_SetConfig+0xf0>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d003      	beq.n	800395e <TIM_OC1_SetConfig+0x6e>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a22      	ldr	r2, [pc, #136]	@ (80039e4 <TIM_OC1_SetConfig+0xf4>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d10c      	bne.n	8003978 <TIM_OC1_SetConfig+0x88>
=======
 8002710:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002712:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 8002714:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002716:	6a02      	ldr	r2, [r0, #32]
 8002718:	43a2      	bics	r2, r4
 800271a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800271c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800271e:	4a12      	ldr	r2, [pc, #72]	@ (8002768 <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8002720:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002722:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002724:	680a      	ldr	r2, [r1, #0]
 8002726:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002728:	2202      	movs	r2, #2
 800272a:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800272c:	688a      	ldr	r2, [r1, #8]
 800272e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002730:	4a0e      	ldr	r2, [pc, #56]	@ (800276c <TIM_OC1_SetConfig+0x5c>)
 8002732:	4290      	cmp	r0, r2
 8002734:	d005      	beq.n	8002742 <TIM_OC1_SetConfig+0x32>
 8002736:	4a0e      	ldr	r2, [pc, #56]	@ (8002770 <TIM_OC1_SetConfig+0x60>)
 8002738:	4290      	cmp	r0, r2
 800273a:	d002      	beq.n	8002742 <TIM_OC1_SetConfig+0x32>
 800273c:	4a0d      	ldr	r2, [pc, #52]	@ (8002774 <TIM_OC1_SetConfig+0x64>)
 800273e:	4290      	cmp	r0, r2
 8002740:	d10b      	bne.n	800275a <TIM_OC1_SetConfig+0x4a>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
<<<<<<< HEAD
 8002242:	2208      	movs	r2, #8
 8002244:	4393      	bics	r3, r2
=======
<<<<<<< HEAD
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2208      	movs	r2, #8
 8003962:	4393      	bics	r3, r2
 8003964:	617b      	str	r3, [r7, #20]
>>>>>>> main
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002246:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002248:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800224a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 800224c:	2204      	movs	r2, #4
 800224e:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002250:	4a09      	ldr	r2, [pc, #36]	@ (8002278 <TIM_OC1_SetConfig+0x68>)
 8002252:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002254:	694c      	ldr	r4, [r1, #20]
 8002256:	4334      	orrs	r4, r6
 8002258:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800225a:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800225c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800225e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002260:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002262:	6203      	str	r3, [r0, #32]
}
 8002264:	bd70      	pop	{r4, r5, r6, pc}
 8002266:	46c0      	nop			@ (mov r8, r8)
 8002268:	fffeff8c 	.word	0xfffeff8c
 800226c:	40012c00 	.word	0x40012c00
 8002270:	40014400 	.word	0x40014400
 8002274:	40014800 	.word	0x40014800
 8002278:	fffffcff 	.word	0xfffffcff

<<<<<<< HEAD
0800227c <TIM_OC3_SetConfig>:
=======
08003aec <TIM_OC3_SetConfig>:
=======
 8002742:	2208      	movs	r2, #8
 8002744:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002746:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002748:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800274a:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 800274c:	2204      	movs	r2, #4
 800274e:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002750:	4a09      	ldr	r2, [pc, #36]	@ (8002778 <TIM_OC1_SetConfig+0x68>)
 8002752:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8002754:	694c      	ldr	r4, [r1, #20]
 8002756:	4334      	orrs	r4, r6
 8002758:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800275a:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800275c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800275e:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002760:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002762:	6203      	str	r3, [r0, #32]
}
 8002764:	bd70      	pop	{r4, r5, r6, pc}
 8002766:	46c0      	nop			@ (mov r8, r8)
 8002768:	fffeff8c 	.word	0xfffeff8c
 800276c:	40012c00 	.word	0x40012c00
 8002770:	40014400 	.word	0x40014400
 8002774:	40014800 	.word	0x40014800
 8002778:	fffffcff 	.word	0xfffffcff

0800277c <TIM_OC3_SetConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 800227c:	b570      	push	{r4, r5, r6, lr}
=======
<<<<<<< HEAD
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;
>>>>>>> main

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800227e:	4a17      	ldr	r2, [pc, #92]	@ (80022dc <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8002280:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002282:	6a03      	ldr	r3, [r0, #32]
 8002284:	4013      	ands	r3, r2
 8002286:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002288:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800228a:	4b15      	ldr	r3, [pc, #84]	@ (80022e0 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 800228c:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800228e:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002290:	680b      	ldr	r3, [r1, #0]
 8002292:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002294:	4b13      	ldr	r3, [pc, #76]	@ (80022e4 <TIM_OC3_SetConfig+0x68>)
 8002296:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002298:	688b      	ldr	r3, [r1, #8]
 800229a:	021b      	lsls	r3, r3, #8
 800229c:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
<<<<<<< HEAD
 800229e:	4d12      	ldr	r5, [pc, #72]	@ (80022e8 <TIM_OC3_SetConfig+0x6c>)
 80022a0:	42a8      	cmp	r0, r5
 80022a2:	d10e      	bne.n	80022c2 <TIM_OC3_SetConfig+0x46>
=======
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	4a23      	ldr	r2, [pc, #140]	@ (8003bd4 <TIM_OC3_SetConfig+0xe8>)
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d10d      	bne.n	8003b66 <TIM_OC3_SetConfig+0x7a>
=======
 800277c:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800277e:	4a17      	ldr	r2, [pc, #92]	@ (80027dc <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8002780:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002782:	6a03      	ldr	r3, [r0, #32]
 8002784:	4013      	ands	r3, r2
 8002786:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002788:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800278a:	4b15      	ldr	r3, [pc, #84]	@ (80027e0 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 800278c:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800278e:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002790:	680b      	ldr	r3, [r1, #0]
 8002792:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002794:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <TIM_OC3_SetConfig+0x68>)
 8002796:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002798:	688b      	ldr	r3, [r1, #8]
 800279a:	021b      	lsls	r3, r3, #8
 800279c:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800279e:	4d12      	ldr	r5, [pc, #72]	@ (80027e8 <TIM_OC3_SetConfig+0x6c>)
 80027a0:	42a8      	cmp	r0, r5
 80027a2:	d10e      	bne.n	80027c2 <TIM_OC3_SetConfig+0x46>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
<<<<<<< HEAD
 80022a4:	4d11      	ldr	r5, [pc, #68]	@ (80022ec <TIM_OC3_SetConfig+0x70>)
 80022a6:	401d      	ands	r5, r3
=======
<<<<<<< HEAD
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	4a22      	ldr	r2, [pc, #136]	@ (8003bd8 <TIM_OC3_SetConfig+0xec>)
 8003b4e:	4013      	ands	r3, r2
 8003b50:	617b      	str	r3, [r7, #20]
>>>>>>> main
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022a8:	68cb      	ldr	r3, [r1, #12]
 80022aa:	021b      	lsls	r3, r3, #8
 80022ac:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
<<<<<<< HEAD
 80022ae:	4d10      	ldr	r5, [pc, #64]	@ (80022f0 <TIM_OC3_SetConfig+0x74>)
 80022b0:	402b      	ands	r3, r5
=======
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	4a1e      	ldr	r2, [pc, #120]	@ (8003bdc <TIM_OC3_SetConfig+0xf0>)
 8003b62:	4013      	ands	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd4 <TIM_OC3_SetConfig+0xe8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d007      	beq.n	8003b7e <TIM_OC3_SetConfig+0x92>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a1b      	ldr	r2, [pc, #108]	@ (8003be0 <TIM_OC3_SetConfig+0xf4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d003      	beq.n	8003b7e <TIM_OC3_SetConfig+0x92>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a1a      	ldr	r2, [pc, #104]	@ (8003be4 <TIM_OC3_SetConfig+0xf8>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d113      	bne.n	8003ba6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
=======
 80027a4:	4d11      	ldr	r5, [pc, #68]	@ (80027ec <TIM_OC3_SetConfig+0x70>)
 80027a6:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80027a8:	68cb      	ldr	r3, [r1, #12]
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80027ae:	4d10      	ldr	r5, [pc, #64]	@ (80027f0 <TIM_OC3_SetConfig+0x74>)
 80027b0:	402b      	ands	r3, r5
>>>>>>> 53-création-de-la-gui
>>>>>>> main
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
<<<<<<< HEAD
=======
<<<<<<< HEAD
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	4a19      	ldr	r2, [pc, #100]	@ (8003be8 <TIM_OC3_SetConfig+0xfc>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
>>>>>>> main
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022b2:	4d10      	ldr	r5, [pc, #64]	@ (80022f4 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
<<<<<<< HEAD
 80022b4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022b6:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80022b8:	694a      	ldr	r2, [r1, #20]
 80022ba:	4332      	orrs	r2, r6
 80022bc:	0112      	lsls	r2, r2, #4
 80022be:	432a      	orrs	r2, r5
 80022c0:	e005      	b.n	80022ce <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022c2:	4d0d      	ldr	r5, [pc, #52]	@ (80022f8 <TIM_OC3_SetConfig+0x7c>)
 80022c4:	42a8      	cmp	r0, r5
 80022c6:	d0f4      	beq.n	80022b2 <TIM_OC3_SetConfig+0x36>
 80022c8:	4d0c      	ldr	r5, [pc, #48]	@ (80022fc <TIM_OC3_SetConfig+0x80>)
 80022ca:	42a8      	cmp	r0, r5
 80022cc:	d0f1      	beq.n	80022b2 <TIM_OC3_SetConfig+0x36>
=======
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	011b      	lsls	r3, r3, #4
 8003ba0:	693a      	ldr	r2, [r7, #16]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	613b      	str	r3, [r7, #16]
=======
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027b2:	4d10      	ldr	r5, [pc, #64]	@ (80027f4 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027b4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80027b6:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80027b8:	694a      	ldr	r2, [r1, #20]
 80027ba:	4332      	orrs	r2, r6
 80027bc:	0112      	lsls	r2, r2, #4
 80027be:	432a      	orrs	r2, r5
 80027c0:	e005      	b.n	80027ce <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027c2:	4d0d      	ldr	r5, [pc, #52]	@ (80027f8 <TIM_OC3_SetConfig+0x7c>)
 80027c4:	42a8      	cmp	r0, r5
 80027c6:	d0f4      	beq.n	80027b2 <TIM_OC3_SetConfig+0x36>
 80027c8:	4d0c      	ldr	r5, [pc, #48]	@ (80027fc <TIM_OC3_SetConfig+0x80>)
 80027ca:	42a8      	cmp	r0, r5
 80027cc:	d0f1      	beq.n	80027b2 <TIM_OC3_SetConfig+0x36>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 80022ce:	6042      	str	r2, [r0, #4]
=======
<<<<<<< HEAD
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	693a      	ldr	r2, [r7, #16]
 8003baa:	605a      	str	r2, [r3, #4]
>>>>>>> main

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80022d0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80022d2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80022d4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022d6:	6203      	str	r3, [r0, #32]
}
 80022d8:	bd70      	pop	{r4, r5, r6, pc}
 80022da:	46c0      	nop			@ (mov r8, r8)
 80022dc:	fffffeff 	.word	0xfffffeff
 80022e0:	fffeff8c 	.word	0xfffeff8c
 80022e4:	fffffdff 	.word	0xfffffdff
 80022e8:	40012c00 	.word	0x40012c00
 80022ec:	fffff7ff 	.word	0xfffff7ff
 80022f0:	fffffbff 	.word	0xfffffbff
 80022f4:	ffffcfff 	.word	0xffffcfff
 80022f8:	40014400 	.word	0x40014400
 80022fc:	40014800 	.word	0x40014800

<<<<<<< HEAD
08002300 <TIM_OC4_SetConfig>:
=======
08003bf0 <TIM_OC4_SetConfig>:
=======
 80027ce:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80027d0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80027d2:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80027d4:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027d6:	6203      	str	r3, [r0, #32]
}
 80027d8:	bd70      	pop	{r4, r5, r6, pc}
 80027da:	46c0      	nop			@ (mov r8, r8)
 80027dc:	fffffeff 	.word	0xfffffeff
 80027e0:	fffeff8c 	.word	0xfffeff8c
 80027e4:	fffffdff 	.word	0xfffffdff
 80027e8:	40012c00 	.word	0x40012c00
 80027ec:	fffff7ff 	.word	0xfffff7ff
 80027f0:	fffffbff 	.word	0xfffffbff
 80027f4:	ffffcfff 	.word	0xffffcfff
 80027f8:	40014400 	.word	0x40014400
 80027fc:	40014800 	.word	0x40014800

08002800 <TIM_OC4_SetConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 8002300:	b530      	push	{r4, r5, lr}
=======
<<<<<<< HEAD
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b086      	sub	sp, #24
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;
>>>>>>> main

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002302:	4a12      	ldr	r2, [pc, #72]	@ (800234c <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8002304:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002306:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002308:	4d11      	ldr	r5, [pc, #68]	@ (8002350 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800230a:	4013      	ands	r3, r2
 800230c:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800230e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002310:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002312:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002314:	680d      	ldr	r5, [r1, #0]
 8002316:	022d      	lsls	r5, r5, #8
 8002318:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800231a:	4a0e      	ldr	r2, [pc, #56]	@ (8002354 <TIM_OC4_SetConfig+0x54>)
 800231c:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800231e:	688a      	ldr	r2, [r1, #8]
 8002320:	0312      	lsls	r2, r2, #12
 8002322:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
<<<<<<< HEAD
 8002324:	4c0c      	ldr	r4, [pc, #48]	@ (8002358 <TIM_OC4_SetConfig+0x58>)
 8002326:	42a0      	cmp	r0, r4
 8002328:	d005      	beq.n	8002336 <TIM_OC4_SetConfig+0x36>
 800232a:	4c0c      	ldr	r4, [pc, #48]	@ (800235c <TIM_OC4_SetConfig+0x5c>)
 800232c:	42a0      	cmp	r0, r4
 800232e:	d002      	beq.n	8002336 <TIM_OC4_SetConfig+0x36>
 8002330:	4c0b      	ldr	r4, [pc, #44]	@ (8002360 <TIM_OC4_SetConfig+0x60>)
 8002332:	42a0      	cmp	r0, r4
 8002334:	d104      	bne.n	8002340 <TIM_OC4_SetConfig+0x40>
=======
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a17      	ldr	r2, [pc, #92]	@ (8003ca8 <TIM_OC4_SetConfig+0xb8>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d007      	beq.n	8003c60 <TIM_OC4_SetConfig+0x70>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	4a16      	ldr	r2, [pc, #88]	@ (8003cac <TIM_OC4_SetConfig+0xbc>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d003      	beq.n	8003c60 <TIM_OC4_SetConfig+0x70>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	4a15      	ldr	r2, [pc, #84]	@ (8003cb0 <TIM_OC4_SetConfig+0xc0>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d109      	bne.n	8003c74 <TIM_OC4_SetConfig+0x84>
=======
 8002800:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002802:	4a12      	ldr	r2, [pc, #72]	@ (800284c <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 8002804:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002806:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002808:	4d11      	ldr	r5, [pc, #68]	@ (8002850 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800280a:	4013      	ands	r3, r2
 800280c:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800280e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002810:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002812:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002814:	680d      	ldr	r5, [r1, #0]
 8002816:	022d      	lsls	r5, r5, #8
 8002818:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800281a:	4a0e      	ldr	r2, [pc, #56]	@ (8002854 <TIM_OC4_SetConfig+0x54>)
 800281c:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800281e:	688a      	ldr	r2, [r1, #8]
 8002820:	0312      	lsls	r2, r2, #12
 8002822:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002824:	4c0c      	ldr	r4, [pc, #48]	@ (8002858 <TIM_OC4_SetConfig+0x58>)
 8002826:	42a0      	cmp	r0, r4
 8002828:	d005      	beq.n	8002836 <TIM_OC4_SetConfig+0x36>
 800282a:	4c0c      	ldr	r4, [pc, #48]	@ (800285c <TIM_OC4_SetConfig+0x5c>)
 800282c:	42a0      	cmp	r0, r4
 800282e:	d002      	beq.n	8002836 <TIM_OC4_SetConfig+0x36>
 8002830:	4c0b      	ldr	r4, [pc, #44]	@ (8002860 <TIM_OC4_SetConfig+0x60>)
 8002832:	42a0      	cmp	r0, r4
 8002834:	d104      	bne.n	8002840 <TIM_OC4_SetConfig+0x40>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
<<<<<<< HEAD
 8002336:	4c0b      	ldr	r4, [pc, #44]	@ (8002364 <TIM_OC4_SetConfig+0x64>)
 8002338:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800233a:	694b      	ldr	r3, [r1, #20]
 800233c:	019b      	lsls	r3, r3, #6
 800233e:	4323      	orrs	r3, r4
=======
<<<<<<< HEAD
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	4a14      	ldr	r2, [pc, #80]	@ (8003cb4 <TIM_OC4_SetConfig+0xc4>)
 8003c64:	4013      	ands	r3, r2
 8003c66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	019b      	lsls	r3, r3, #6
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]
=======
 8002836:	4c0b      	ldr	r4, [pc, #44]	@ (8002864 <TIM_OC4_SetConfig+0x64>)
 8002838:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800283a:	694b      	ldr	r3, [r1, #20]
 800283c:	019b      	lsls	r3, r3, #6
 800283e:	4323      	orrs	r3, r4
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 8002340:	6043      	str	r3, [r0, #4]
=======
<<<<<<< HEAD
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	605a      	str	r2, [r3, #4]
>>>>>>> main

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002342:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002344:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002346:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002348:	6202      	str	r2, [r0, #32]
}
 800234a:	bd30      	pop	{r4, r5, pc}
 800234c:	ffffefff 	.word	0xffffefff
 8002350:	feff8cff 	.word	0xfeff8cff
 8002354:	ffffdfff 	.word	0xffffdfff
 8002358:	40012c00 	.word	0x40012c00
 800235c:	40014400 	.word	0x40014400
 8002360:	40014800 	.word	0x40014800
 8002364:	ffffbfff 	.word	0xffffbfff

<<<<<<< HEAD
08002368 <TIM_OC5_SetConfig>:
=======
08003cb8 <TIM_OC5_SetConfig>:
=======
 8002840:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002842:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002844:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002846:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002848:	6202      	str	r2, [r0, #32]
}
 800284a:	bd30      	pop	{r4, r5, pc}
 800284c:	ffffefff 	.word	0xffffefff
 8002850:	feff8cff 	.word	0xfeff8cff
 8002854:	ffffdfff 	.word	0xffffdfff
 8002858:	40012c00 	.word	0x40012c00
 800285c:	40014400 	.word	0x40014400
 8002860:	40014800 	.word	0x40014800
 8002864:	ffffbfff 	.word	0xffffbfff

08002868 <TIM_OC5_SetConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 8002368:	b570      	push	{r4, r5, r6, lr}
=======
<<<<<<< HEAD
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b086      	sub	sp, #24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
=======
 8002868:	b570      	push	{r4, r5, r6, lr}
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
<<<<<<< HEAD
 800236a:	6a06      	ldr	r6, [r0, #32]
=======
<<<<<<< HEAD
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	613b      	str	r3, [r7, #16]
>>>>>>> main

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800236c:	4c10      	ldr	r4, [pc, #64]	@ (80023b0 <TIM_OC5_SetConfig+0x48>)
 800236e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002370:	4a10      	ldr	r2, [pc, #64]	@ (80023b4 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002372:	4023      	ands	r3, r4
 8002374:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002376:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8002378:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800237a:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800237c:	680a      	ldr	r2, [r1, #0]
 800237e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002380:	4a0d      	ldr	r2, [pc, #52]	@ (80023b8 <TIM_OC5_SetConfig+0x50>)
 8002382:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002384:	688a      	ldr	r2, [r1, #8]
 8002386:	0412      	lsls	r2, r2, #16
 8002388:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800238a:	4e0c      	ldr	r6, [pc, #48]	@ (80023bc <TIM_OC5_SetConfig+0x54>)
 800238c:	42b0      	cmp	r0, r6
 800238e:	d005      	beq.n	800239c <TIM_OC5_SetConfig+0x34>
 8002390:	4e0b      	ldr	r6, [pc, #44]	@ (80023c0 <TIM_OC5_SetConfig+0x58>)
 8002392:	42b0      	cmp	r0, r6
 8002394:	d002      	beq.n	800239c <TIM_OC5_SetConfig+0x34>
 8002396:	4e0b      	ldr	r6, [pc, #44]	@ (80023c4 <TIM_OC5_SetConfig+0x5c>)
 8002398:	42b0      	cmp	r0, r6
 800239a:	d103      	bne.n	80023a4 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800239c:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800239e:	694b      	ldr	r3, [r1, #20]
 80023a0:	021b      	lsls	r3, r3, #8
 80023a2:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023a4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80023a6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80023a8:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80023aa:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023ac:	6202      	str	r2, [r0, #32]
}
 80023ae:	bd70      	pop	{r4, r5, r6, pc}
 80023b0:	fffeffff 	.word	0xfffeffff
 80023b4:	fffeff8f 	.word	0xfffeff8f
 80023b8:	fffdffff 	.word	0xfffdffff
 80023bc:	40012c00 	.word	0x40012c00
 80023c0:	40014400 	.word	0x40014400
 80023c4:	40014800 	.word	0x40014800

<<<<<<< HEAD
080023c8 <TIM_OC6_SetConfig>:
=======
08003d6c <TIM_OC6_SetConfig>:
=======
 800286a:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800286c:	4c10      	ldr	r4, [pc, #64]	@ (80028b0 <TIM_OC5_SetConfig+0x48>)
 800286e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002870:	4a10      	ldr	r2, [pc, #64]	@ (80028b4 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002872:	4023      	ands	r3, r4
 8002874:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002876:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 8002878:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800287a:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800287c:	680a      	ldr	r2, [r1, #0]
 800287e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002880:	4a0d      	ldr	r2, [pc, #52]	@ (80028b8 <TIM_OC5_SetConfig+0x50>)
 8002882:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002884:	688a      	ldr	r2, [r1, #8]
 8002886:	0412      	lsls	r2, r2, #16
 8002888:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800288a:	4e0c      	ldr	r6, [pc, #48]	@ (80028bc <TIM_OC5_SetConfig+0x54>)
 800288c:	42b0      	cmp	r0, r6
 800288e:	d005      	beq.n	800289c <TIM_OC5_SetConfig+0x34>
 8002890:	4e0b      	ldr	r6, [pc, #44]	@ (80028c0 <TIM_OC5_SetConfig+0x58>)
 8002892:	42b0      	cmp	r0, r6
 8002894:	d002      	beq.n	800289c <TIM_OC5_SetConfig+0x34>
 8002896:	4e0b      	ldr	r6, [pc, #44]	@ (80028c4 <TIM_OC5_SetConfig+0x5c>)
 8002898:	42b0      	cmp	r0, r6
 800289a:	d103      	bne.n	80028a4 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800289c:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800289e:	694b      	ldr	r3, [r1, #20]
 80028a0:	021b      	lsls	r3, r3, #8
 80028a2:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028a4:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80028a6:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80028a8:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 80028aa:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028ac:	6202      	str	r2, [r0, #32]
}
 80028ae:	bd70      	pop	{r4, r5, r6, pc}
 80028b0:	fffeffff 	.word	0xfffeffff
 80028b4:	fffeff8f 	.word	0xfffeff8f
 80028b8:	fffdffff 	.word	0xfffdffff
 80028bc:	40012c00 	.word	0x40012c00
 80028c0:	40014400 	.word	0x40014400
 80028c4:	40014800 	.word	0x40014800

080028c8 <TIM_OC6_SetConfig>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< HEAD
 80023c8:	b530      	push	{r4, r5, lr}
=======
<<<<<<< HEAD
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;
>>>>>>> main

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023ca:	4a12      	ldr	r2, [pc, #72]	@ (8002414 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80023cc:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023ce:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80023d0:	4d11      	ldr	r5, [pc, #68]	@ (8002418 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80023d2:	4013      	ands	r3, r2
 80023d4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80023d6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80023d8:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80023da:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80023dc:	680d      	ldr	r5, [r1, #0]
 80023de:	022d      	lsls	r5, r5, #8
 80023e0:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80023e2:	4a0e      	ldr	r2, [pc, #56]	@ (800241c <TIM_OC6_SetConfig+0x54>)
 80023e4:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80023e6:	688a      	ldr	r2, [r1, #8]
 80023e8:	0512      	lsls	r2, r2, #20
 80023ea:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023ec:	4c0c      	ldr	r4, [pc, #48]	@ (8002420 <TIM_OC6_SetConfig+0x58>)
 80023ee:	42a0      	cmp	r0, r4
 80023f0:	d005      	beq.n	80023fe <TIM_OC6_SetConfig+0x36>
 80023f2:	4c0c      	ldr	r4, [pc, #48]	@ (8002424 <TIM_OC6_SetConfig+0x5c>)
 80023f4:	42a0      	cmp	r0, r4
 80023f6:	d002      	beq.n	80023fe <TIM_OC6_SetConfig+0x36>
 80023f8:	4c0b      	ldr	r4, [pc, #44]	@ (8002428 <TIM_OC6_SetConfig+0x60>)
 80023fa:	42a0      	cmp	r0, r4
 80023fc:	d104      	bne.n	8002408 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80023fe:	4c0b      	ldr	r4, [pc, #44]	@ (800242c <TIM_OC6_SetConfig+0x64>)
 8002400:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
<<<<<<< HEAD
 8002402:	694b      	ldr	r3, [r1, #20]
 8002404:	029b      	lsls	r3, r3, #10
 8002406:	4323      	orrs	r3, r4
=======
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	695b      	ldr	r3, [r3, #20]
 8003de0:	029b      	lsls	r3, r3, #10
 8003de2:	697a      	ldr	r2, [r7, #20]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	617b      	str	r3, [r7, #20]
=======
 80028c8:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028ca:	4a12      	ldr	r2, [pc, #72]	@ (8002914 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80028cc:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028ce:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80028d0:	4d11      	ldr	r5, [pc, #68]	@ (8002918 <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80028d2:	4013      	ands	r3, r2
 80028d4:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80028d6:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80028d8:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80028da:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028dc:	680d      	ldr	r5, [r1, #0]
 80028de:	022d      	lsls	r5, r5, #8
 80028e0:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80028e2:	4a0e      	ldr	r2, [pc, #56]	@ (800291c <TIM_OC6_SetConfig+0x54>)
 80028e4:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80028e6:	688a      	ldr	r2, [r1, #8]
 80028e8:	0512      	lsls	r2, r2, #20
 80028ea:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028ec:	4c0c      	ldr	r4, [pc, #48]	@ (8002920 <TIM_OC6_SetConfig+0x58>)
 80028ee:	42a0      	cmp	r0, r4
 80028f0:	d005      	beq.n	80028fe <TIM_OC6_SetConfig+0x36>
 80028f2:	4c0c      	ldr	r4, [pc, #48]	@ (8002924 <TIM_OC6_SetConfig+0x5c>)
 80028f4:	42a0      	cmp	r0, r4
 80028f6:	d002      	beq.n	80028fe <TIM_OC6_SetConfig+0x36>
 80028f8:	4c0b      	ldr	r4, [pc, #44]	@ (8002928 <TIM_OC6_SetConfig+0x60>)
 80028fa:	42a0      	cmp	r0, r4
 80028fc:	d104      	bne.n	8002908 <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80028fe:	4c0b      	ldr	r4, [pc, #44]	@ (800292c <TIM_OC6_SetConfig+0x64>)
 8002900:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002902:	694b      	ldr	r3, [r1, #20]
 8002904:	029b      	lsls	r3, r3, #10
 8002906:	4323      	orrs	r3, r4
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< HEAD
 8002408:	6043      	str	r3, [r0, #4]
=======
<<<<<<< HEAD
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	605a      	str	r2, [r3, #4]
>>>>>>> main

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800240a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800240c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800240e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002410:	6202      	str	r2, [r0, #32]
}
 8002412:	bd30      	pop	{r4, r5, pc}
 8002414:	ffefffff 	.word	0xffefffff
 8002418:	feff8fff 	.word	0xfeff8fff
 800241c:	ffdfffff 	.word	0xffdfffff
 8002420:	40012c00 	.word	0x40012c00
 8002424:	40014400 	.word	0x40014400
 8002428:	40014800 	.word	0x40014800
 800242c:	fffbffff 	.word	0xfffbffff

08002430 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8002430:	4770      	bx	lr

08002432 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002432:	4770      	bx	lr

08002434 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002434:	4770      	bx	lr

08002436 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002436:	4770      	bx	lr

08002438 <TIM_DMADelayPulseCplt>:
{
 8002438:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800243a:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800243c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800243e:	4282      	cmp	r2, r0
 8002440:	d10d      	bne.n	800245e <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002442:	2301      	movs	r3, #1
 8002444:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002446:	69d2      	ldr	r2, [r2, #28]
 8002448:	2a00      	cmp	r2, #0
 800244a:	d102      	bne.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800244c:	0022      	movs	r2, r4
 800244e:	323e      	adds	r2, #62	@ 0x3e
 8002450:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002452:	0020      	movs	r0, r4
 8002454:	f7fe fb38 	bl	8000ac8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002458:	2300      	movs	r3, #0
 800245a:	7723      	strb	r3, [r4, #28]
}
 800245c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800245e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002460:	4283      	cmp	r3, r0
 8002462:	d109      	bne.n	8002478 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002464:	2202      	movs	r2, #2
 8002466:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1f1      	bne.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800246e:	0023      	movs	r3, r4
 8002470:	3a01      	subs	r2, #1
 8002472:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002474:	701a      	strb	r2, [r3, #0]
 8002476:	e7ec      	b.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002478:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800247a:	4283      	cmp	r3, r0
 800247c:	d108      	bne.n	8002490 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800247e:	2204      	movs	r2, #4
 8002480:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d1e4      	bne.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002488:	0023      	movs	r3, r4
 800248a:	3a03      	subs	r2, #3
 800248c:	3340      	adds	r3, #64	@ 0x40
 800248e:	e7f1      	b.n	8002474 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002490:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002492:	4283      	cmp	r3, r0
 8002494:	d1dd      	bne.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002496:	2208      	movs	r2, #8
 8002498:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800249a:	69db      	ldr	r3, [r3, #28]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1d8      	bne.n	8002452 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80024a0:	0023      	movs	r3, r4
 80024a2:	3a07      	subs	r2, #7
 80024a4:	3341      	adds	r3, #65	@ 0x41
 80024a6:	e7e5      	b.n	8002474 <TIM_DMADelayPulseCplt+0x3c>

080024a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80024a8:	4770      	bx	lr

080024aa <TIM_DMADelayPulseHalfCplt>:
{
 80024aa:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024ac:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80024ae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80024b0:	4283      	cmp	r3, r0
 80024b2:	d107      	bne.n	80024c4 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024b4:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024b6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80024b8:	0020      	movs	r0, r4
 80024ba:	f7ff fff5 	bl	80024a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024be:	2300      	movs	r3, #0
 80024c0:	7723      	strb	r3, [r4, #28]
}
 80024c2:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80024c4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80024c6:	4283      	cmp	r3, r0
 80024c8:	d101      	bne.n	80024ce <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024ca:	2302      	movs	r3, #2
 80024cc:	e7f3      	b.n	80024b6 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80024ce:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80024d0:	4283      	cmp	r3, r0
 80024d2:	d101      	bne.n	80024d8 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024d4:	2304      	movs	r3, #4
 80024d6:	e7ee      	b.n	80024b6 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80024d8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80024da:	4283      	cmp	r3, r0
 80024dc:	d1ec      	bne.n	80024b8 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024de:	2308      	movs	r3, #8
 80024e0:	e7e9      	b.n	80024b6 <TIM_DMADelayPulseHalfCplt+0xc>

080024e2 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80024e2:	4770      	bx	lr

080024e4 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024e4:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 80024e6:	6803      	ldr	r3, [r0, #0]
{
 80024e8:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80024ea:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80024ec:	691e      	ldr	r6, [r3, #16]
{
 80024ee:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80024f0:	4216      	tst	r6, r2
 80024f2:	d00d      	beq.n	8002510 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80024f4:	4215      	tst	r5, r2
 80024f6:	d00b      	beq.n	8002510 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80024f8:	3a05      	subs	r2, #5
 80024fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024fc:	3204      	adds	r2, #4
 80024fe:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	079b      	lsls	r3, r3, #30
 8002504:	d100      	bne.n	8002508 <HAL_TIM_IRQHandler+0x24>
 8002506:	e07c      	b.n	8002602 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002508:	f7ff ff95 	bl	8002436 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800250c:	2300      	movs	r3, #0
 800250e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002510:	2304      	movs	r3, #4
 8002512:	421e      	tst	r6, r3
 8002514:	d012      	beq.n	800253c <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002516:	421d      	tst	r5, r3
 8002518:	d010      	beq.n	800253c <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800251a:	2205      	movs	r2, #5
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	4252      	negs	r2, r2
 8002520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002522:	3207      	adds	r2, #7
 8002524:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002526:	699a      	ldr	r2, [r3, #24]
 8002528:	23c0      	movs	r3, #192	@ 0xc0
 800252a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800252c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800252e:	421a      	tst	r2, r3
 8002530:	d100      	bne.n	8002534 <HAL_TIM_IRQHandler+0x50>
 8002532:	e06c      	b.n	800260e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002534:	f7ff ff7f 	bl	8002436 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002538:	2300      	movs	r3, #0
 800253a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800253c:	2308      	movs	r3, #8
 800253e:	421e      	tst	r6, r3
 8002540:	d00f      	beq.n	8002562 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002542:	421d      	tst	r5, r3
 8002544:	d00d      	beq.n	8002562 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002546:	2209      	movs	r2, #9
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	4252      	negs	r2, r2
 800254c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800254e:	320d      	adds	r2, #13
 8002550:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002552:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002554:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002556:	079b      	lsls	r3, r3, #30
 8002558:	d05f      	beq.n	800261a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 800255a:	f7ff ff6c 	bl	8002436 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800255e:	2300      	movs	r3, #0
 8002560:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002562:	2310      	movs	r3, #16
 8002564:	421e      	tst	r6, r3
 8002566:	d011      	beq.n	800258c <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002568:	421d      	tst	r5, r3
 800256a:	d00f      	beq.n	800258c <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800256c:	2211      	movs	r2, #17
 800256e:	6823      	ldr	r3, [r4, #0]
 8002570:	4252      	negs	r2, r2
 8002572:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002574:	3219      	adds	r2, #25
 8002576:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	23c0      	movs	r3, #192	@ 0xc0
 800257c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800257e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002580:	421a      	tst	r2, r3
 8002582:	d050      	beq.n	8002626 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8002584:	f7ff ff57 	bl	8002436 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002588:	2300      	movs	r3, #0
 800258a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800258c:	2301      	movs	r3, #1
 800258e:	421e      	tst	r6, r3
 8002590:	d008      	beq.n	80025a4 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002592:	421d      	tst	r5, r3
 8002594:	d006      	beq.n	80025a4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002596:	2202      	movs	r2, #2
 8002598:	6823      	ldr	r3, [r4, #0]
 800259a:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 800259c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800259e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80025a0:	f7ff ff47 	bl	8002432 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80025a4:	2382      	movs	r3, #130	@ 0x82
 80025a6:	019b      	lsls	r3, r3, #6
 80025a8:	421e      	tst	r6, r3
 80025aa:	d007      	beq.n	80025bc <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025ac:	062b      	lsls	r3, r5, #24
 80025ae:	d505      	bpl.n	80025bc <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80025b0:	6823      	ldr	r3, [r4, #0]
 80025b2:	4a20      	ldr	r2, [pc, #128]	@ (8002634 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 80025b4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80025b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80025b8:	f000 fba9 	bl	8002d0e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80025bc:	05f3      	lsls	r3, r6, #23
 80025be:	d507      	bpl.n	80025d0 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025c0:	062b      	lsls	r3, r5, #24
 80025c2:	d505      	bpl.n	80025d0 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002638 <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 80025c8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80025ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80025cc:	f000 fba0 	bl	8002d10 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80025d0:	2340      	movs	r3, #64	@ 0x40
 80025d2:	421e      	tst	r6, r3
 80025d4:	d008      	beq.n	80025e8 <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025d6:	421d      	tst	r5, r3
 80025d8:	d006      	beq.n	80025e8 <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025da:	2241      	movs	r2, #65	@ 0x41
 80025dc:	6823      	ldr	r3, [r4, #0]
 80025de:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 80025e0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025e2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80025e4:	f7ff ff7d 	bl	80024e2 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80025e8:	2320      	movs	r3, #32
 80025ea:	421e      	tst	r6, r3
 80025ec:	d008      	beq.n	8002600 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80025ee:	421d      	tst	r5, r3
 80025f0:	d006      	beq.n	8002600 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025f2:	2221      	movs	r2, #33	@ 0x21
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 80025f8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80025fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80025fc:	f000 fb86 	bl	8002d0c <HAL_TIMEx_CommutCallback>
}
 8002600:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002602:	f7ff ff17 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002606:	0020      	movs	r0, r4
 8002608:	f7fe fa5e 	bl	8000ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 800260c:	e77e      	b.n	800250c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800260e:	f7ff ff11 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002612:	0020      	movs	r0, r4
 8002614:	f7fe fa58 	bl	8000ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002618:	e78e      	b.n	8002538 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800261a:	f7ff ff0b 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800261e:	0020      	movs	r0, r4
 8002620:	f7fe fa52 	bl	8000ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002624:	e79b      	b.n	800255e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002626:	f7ff ff05 	bl	8002434 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800262a:	0020      	movs	r0, r4
 800262c:	f7fe fa4c 	bl	8000ac8 <HAL_TIM_PWM_PulseFinishedCallback>
 8002630:	e7aa      	b.n	8002588 <HAL_TIM_IRQHandler+0xa4>
 8002632:	46c0      	nop			@ (mov r8, r8)
 8002634:	ffffdf7f 	.word	0xffffdf7f
 8002638:	fffffeff 	.word	0xfffffeff

0800263c <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 800263c:	4770      	bx	lr

0800263e <TIM_DMAError>:
{
 800263e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002640:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002642:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002644:	4283      	cmp	r3, r0
 8002646:	d105      	bne.n	8002654 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002648:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800264a:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800264c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800264e:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8002650:	7013      	strb	r3, [r2, #0]
 8002652:	e008      	b.n	8002666 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002654:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002656:	4283      	cmp	r3, r0
 8002658:	d10b      	bne.n	8002672 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800265a:	2302      	movs	r3, #2
 800265c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800265e:	0023      	movs	r3, r4
 8002660:	2201      	movs	r2, #1
 8002662:	333f      	adds	r3, #63	@ 0x3f
 8002664:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8002666:	0020      	movs	r0, r4
 8002668:	f7ff ffe8 	bl	800263c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800266c:	2300      	movs	r3, #0
 800266e:	7723      	strb	r3, [r4, #28]
}
 8002670:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002672:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002674:	2301      	movs	r3, #1
 8002676:	4282      	cmp	r2, r0
 8002678:	d104      	bne.n	8002684 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800267a:	2204      	movs	r2, #4
 800267c:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800267e:	0022      	movs	r2, r4
 8002680:	3240      	adds	r2, #64	@ 0x40
 8002682:	e7e5      	b.n	8002650 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002684:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002686:	4282      	cmp	r2, r0
 8002688:	d104      	bne.n	8002694 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800268a:	2208      	movs	r2, #8
 800268c:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800268e:	0022      	movs	r2, r4
 8002690:	3241      	adds	r2, #65	@ 0x41
 8002692:	e7dd      	b.n	8002650 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8002694:	0022      	movs	r2, r4
 8002696:	323d      	adds	r2, #61	@ 0x3d
 8002698:	e7da      	b.n	8002650 <TIM_DMAError+0x12>
	...

0800269c <TIM_Base_SetConfig>:
{
 800269c:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800269e:	4c1b      	ldr	r4, [pc, #108]	@ (800270c <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 80026a0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80026a2:	42a0      	cmp	r0, r4
 80026a4:	d00a      	beq.n	80026bc <TIM_Base_SetConfig+0x20>
 80026a6:	4a1a      	ldr	r2, [pc, #104]	@ (8002710 <TIM_Base_SetConfig+0x74>)
 80026a8:	4290      	cmp	r0, r2
 80026aa:	d007      	beq.n	80026bc <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026ac:	4a19      	ldr	r2, [pc, #100]	@ (8002714 <TIM_Base_SetConfig+0x78>)
 80026ae:	4290      	cmp	r0, r2
 80026b0:	d109      	bne.n	80026c6 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80026b2:	4a19      	ldr	r2, [pc, #100]	@ (8002718 <TIM_Base_SetConfig+0x7c>)
 80026b4:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026b6:	68cb      	ldr	r3, [r1, #12]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	e00a      	b.n	80026d2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026bc:	2270      	movs	r2, #112	@ 0x70
 80026be:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80026c0:	684a      	ldr	r2, [r1, #4]
 80026c2:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026c4:	e7f5      	b.n	80026b2 <TIM_Base_SetConfig+0x16>
 80026c6:	4a15      	ldr	r2, [pc, #84]	@ (800271c <TIM_Base_SetConfig+0x80>)
 80026c8:	4290      	cmp	r0, r2
 80026ca:	d0f2      	beq.n	80026b2 <TIM_Base_SetConfig+0x16>
 80026cc:	4a14      	ldr	r2, [pc, #80]	@ (8002720 <TIM_Base_SetConfig+0x84>)
 80026ce:	4290      	cmp	r0, r2
 80026d0:	d0ef      	beq.n	80026b2 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026d2:	2280      	movs	r2, #128	@ 0x80
 80026d4:	4393      	bics	r3, r2
 80026d6:	694a      	ldr	r2, [r1, #20]
 80026d8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80026da:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026dc:	688b      	ldr	r3, [r1, #8]
 80026de:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80026e0:	680b      	ldr	r3, [r1, #0]
 80026e2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026e4:	42a0      	cmp	r0, r4
 80026e6:	d005      	beq.n	80026f4 <TIM_Base_SetConfig+0x58>
 80026e8:	4b0c      	ldr	r3, [pc, #48]	@ (800271c <TIM_Base_SetConfig+0x80>)
 80026ea:	4298      	cmp	r0, r3
 80026ec:	d002      	beq.n	80026f4 <TIM_Base_SetConfig+0x58>
 80026ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002720 <TIM_Base_SetConfig+0x84>)
 80026f0:	4298      	cmp	r0, r3
 80026f2:	d101      	bne.n	80026f8 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 80026f4:	690b      	ldr	r3, [r1, #16]
 80026f6:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80026f8:	2201      	movs	r2, #1
 80026fa:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80026fc:	6903      	ldr	r3, [r0, #16]
 80026fe:	4213      	tst	r3, r2
 8002700:	d002      	beq.n	8002708 <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002702:	6903      	ldr	r3, [r0, #16]
 8002704:	4393      	bics	r3, r2
 8002706:	6103      	str	r3, [r0, #16]
}
 8002708:	bd10      	pop	{r4, pc}
 800270a:	46c0      	nop			@ (mov r8, r8)
 800270c:	40012c00 	.word	0x40012c00
 8002710:	40000400 	.word	0x40000400
 8002714:	40002000 	.word	0x40002000
 8002718:	fffffcff 	.word	0xfffffcff
 800271c:	40014400 	.word	0x40014400
 8002720:	40014800 	.word	0x40014800

08002724 <HAL_TIM_Base_Init>:
{
 8002724:	b570      	push	{r4, r5, r6, lr}
 8002726:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
  if (htim == NULL)
 800272a:	2c00      	cmp	r4, #0
 800272c:	d023      	beq.n	8002776 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800272e:	0025      	movs	r5, r4
 8002730:	353d      	adds	r5, #61	@ 0x3d
 8002732:	782b      	ldrb	r3, [r5, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d105      	bne.n	8002746 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800273a:	0023      	movs	r3, r4
 800273c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800273e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002740:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8002742:	f7fe fe03 	bl	800134c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002746:	2302      	movs	r3, #2
 8002748:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800274a:	6820      	ldr	r0, [r4, #0]
 800274c:	1d21      	adds	r1, r4, #4
 800274e:	f7ff ffa5 	bl	800269c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002752:	0022      	movs	r2, r4
 8002754:	2301      	movs	r3, #1
  return HAL_OK;
 8002756:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002758:	3248      	adds	r2, #72	@ 0x48
 800275a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800275c:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800275e:	3a0a      	subs	r2, #10
 8002760:	7013      	strb	r3, [r2, #0]
 8002762:	7053      	strb	r3, [r2, #1]
 8002764:	7093      	strb	r3, [r2, #2]
 8002766:	70d3      	strb	r3, [r2, #3]
 8002768:	7113      	strb	r3, [r2, #4]
 800276a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276c:	7193      	strb	r3, [r2, #6]
 800276e:	71d3      	strb	r3, [r2, #7]
 8002770:	7213      	strb	r3, [r2, #8]
 8002772:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002774:	702b      	strb	r3, [r5, #0]
}
 8002776:	bd70      	pop	{r4, r5, r6, pc}

08002778 <HAL_TIM_PWM_Init>:
{
 8002778:	b570      	push	{r4, r5, r6, lr}
 800277a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800277c:	2001      	movs	r0, #1
  if (htim == NULL)
 800277e:	2c00      	cmp	r4, #0
 8002780:	d023      	beq.n	80027ca <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002782:	0025      	movs	r5, r4
 8002784:	353d      	adds	r5, #61	@ 0x3d
 8002786:	782b      	ldrb	r3, [r5, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d105      	bne.n	800279a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800278e:	0023      	movs	r3, r4
 8002790:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002792:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002794:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8002796:	f7ff fe4b 	bl	8002430 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800279a:	2302      	movs	r3, #2
 800279c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800279e:	6820      	ldr	r0, [r4, #0]
 80027a0:	1d21      	adds	r1, r4, #4
 80027a2:	f7ff ff7b 	bl	800269c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027a6:	0022      	movs	r2, r4
 80027a8:	2301      	movs	r3, #1
  return HAL_OK;
 80027aa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ac:	3248      	adds	r2, #72	@ 0x48
 80027ae:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b0:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027b2:	3a0a      	subs	r2, #10
 80027b4:	7013      	strb	r3, [r2, #0]
 80027b6:	7053      	strb	r3, [r2, #1]
 80027b8:	7093      	strb	r3, [r2, #2]
 80027ba:	70d3      	strb	r3, [r2, #3]
 80027bc:	7113      	strb	r3, [r2, #4]
 80027be:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c0:	7193      	strb	r3, [r2, #6]
 80027c2:	71d3      	strb	r3, [r2, #7]
 80027c4:	7213      	strb	r3, [r2, #8]
 80027c6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80027c8:	702b      	strb	r3, [r5, #0]
}
 80027ca:	bd70      	pop	{r4, r5, r6, pc}

080027cc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027cc:	2210      	movs	r2, #16
{
 80027ce:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 80027d0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027d2:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027d4:	4c16      	ldr	r4, [pc, #88]	@ (8002830 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027d6:	4393      	bics	r3, r2
 80027d8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80027da:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80027dc:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80027de:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027e0:	680c      	ldr	r4, [r1, #0]
 80027e2:	0224      	lsls	r4, r4, #8
 80027e4:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 80027e6:	2320      	movs	r3, #32
 80027e8:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80027ea:	688b      	ldr	r3, [r1, #8]
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80027f0:	4d10      	ldr	r5, [pc, #64]	@ (8002834 <TIM_OC2_SetConfig+0x68>)
 80027f2:	42a8      	cmp	r0, r5
 80027f4:	d10f      	bne.n	8002816 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80027f6:	2580      	movs	r5, #128	@ 0x80
 80027f8:	43ab      	bics	r3, r5
 80027fa:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80027fc:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 80027fe:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002804:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002806:	4d0c      	ldr	r5, [pc, #48]	@ (8002838 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002808:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800280a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800280c:	694a      	ldr	r2, [r1, #20]
 800280e:	4332      	orrs	r2, r6
 8002810:	0092      	lsls	r2, r2, #2
 8002812:	432a      	orrs	r2, r5
 8002814:	e005      	b.n	8002822 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002816:	4d09      	ldr	r5, [pc, #36]	@ (800283c <TIM_OC2_SetConfig+0x70>)
 8002818:	42a8      	cmp	r0, r5
 800281a:	d0f4      	beq.n	8002806 <TIM_OC2_SetConfig+0x3a>
 800281c:	4d08      	ldr	r5, [pc, #32]	@ (8002840 <TIM_OC2_SetConfig+0x74>)
 800281e:	42a8      	cmp	r0, r5
 8002820:	d0f1      	beq.n	8002806 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8002822:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002824:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002826:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002828:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800282a:	6203      	str	r3, [r0, #32]
}
 800282c:	bd70      	pop	{r4, r5, r6, pc}
 800282e:	46c0      	nop			@ (mov r8, r8)
 8002830:	feff8cff 	.word	0xfeff8cff
 8002834:	40012c00 	.word	0x40012c00
 8002838:	fffff3ff 	.word	0xfffff3ff
 800283c:	40014400 	.word	0x40014400
 8002840:	40014800 	.word	0x40014800

08002844 <HAL_TIM_PWM_ConfigChannel>:
{
 8002844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002846:	0007      	movs	r7, r0
 8002848:	373c      	adds	r7, #60	@ 0x3c
{
 800284a:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 800284c:	783a      	ldrb	r2, [r7, #0]
{
 800284e:	0003      	movs	r3, r0
 8002850:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8002852:	2002      	movs	r0, #2
 8002854:	2a01      	cmp	r2, #1
 8002856:	d00c      	beq.n	8002872 <HAL_TIM_PWM_ConfigChannel+0x2e>
 8002858:	3801      	subs	r0, #1
 800285a:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 800285c:	2d0c      	cmp	r5, #12
 800285e:	d051      	beq.n	8002904 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8002860:	d808      	bhi.n	8002874 <HAL_TIM_PWM_ConfigChannel+0x30>
 8002862:	2d04      	cmp	r5, #4
 8002864:	d02d      	beq.n	80028c2 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8002866:	2d08      	cmp	r5, #8
 8002868:	d03c      	beq.n	80028e4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800286a:	2d00      	cmp	r5, #0
 800286c:	d017      	beq.n	800289e <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 800286e:	2300      	movs	r3, #0
 8002870:	703b      	strb	r3, [r7, #0]
}
 8002872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8002874:	2d10      	cmp	r5, #16
 8002876:	d058      	beq.n	800292a <HAL_TIM_PWM_ConfigChannel+0xe6>
 8002878:	2d14      	cmp	r5, #20
 800287a:	d1f8      	bne.n	800286e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800287c:	681d      	ldr	r5, [r3, #0]
 800287e:	0028      	movs	r0, r5
 8002880:	f7ff fda2 	bl	80023c8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002884:	2380      	movs	r3, #128	@ 0x80
 8002886:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	4313      	orrs	r3, r2
 800288c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800288e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002890:	4a2e      	ldr	r2, [pc, #184]	@ (800294c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002892:	4013      	ands	r3, r2
 8002894:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002896:	6923      	ldr	r3, [r4, #16]
 8002898:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800289a:	021b      	lsls	r3, r3, #8
 800289c:	e053      	b.n	8002946 <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800289e:	681d      	ldr	r5, [r3, #0]
 80028a0:	0028      	movs	r0, r5
 80028a2:	f7ff fcb5 	bl	8002210 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028a6:	2308      	movs	r3, #8
 80028a8:	69aa      	ldr	r2, [r5, #24]
 80028aa:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028ac:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028ae:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028b0:	69ab      	ldr	r3, [r5, #24]
 80028b2:	4393      	bics	r3, r2
 80028b4:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028b6:	69ab      	ldr	r3, [r5, #24]
 80028b8:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80028be:	2000      	movs	r0, #0
 80028c0:	e7d5      	b.n	800286e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028c2:	681d      	ldr	r5, [r3, #0]
 80028c4:	0028      	movs	r0, r5
 80028c6:	f7ff ff81 	bl	80027cc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028ca:	2380      	movs	r3, #128	@ 0x80
 80028cc:	69aa      	ldr	r2, [r5, #24]
 80028ce:	011b      	lsls	r3, r3, #4
 80028d0:	4313      	orrs	r3, r2
 80028d2:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028d4:	69ab      	ldr	r3, [r5, #24]
 80028d6:	4a1d      	ldr	r2, [pc, #116]	@ (800294c <HAL_TIM_PWM_ConfigChannel+0x108>)
 80028d8:	4013      	ands	r3, r2
 80028da:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80028dc:	6923      	ldr	r3, [r4, #16]
 80028de:	69aa      	ldr	r2, [r5, #24]
 80028e0:	021b      	lsls	r3, r3, #8
 80028e2:	e7ea      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028e4:	681e      	ldr	r6, [r3, #0]
 80028e6:	0030      	movs	r0, r6
 80028e8:	f7ff fcc8 	bl	800227c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028ec:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028ee:	69f3      	ldr	r3, [r6, #28]
 80028f0:	431d      	orrs	r5, r3
 80028f2:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028f4:	69f3      	ldr	r3, [r6, #28]
 80028f6:	4393      	bics	r3, r2
 80028f8:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028fa:	69f3      	ldr	r3, [r6, #28]
 80028fc:	6922      	ldr	r2, [r4, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61f3      	str	r3, [r6, #28]
      break;
 8002902:	e7dc      	b.n	80028be <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002904:	681d      	ldr	r5, [r3, #0]
 8002906:	0028      	movs	r0, r5
 8002908:	f7ff fcfa 	bl	8002300 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800290c:	2380      	movs	r3, #128	@ 0x80
 800290e:	69ea      	ldr	r2, [r5, #28]
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	4313      	orrs	r3, r2
 8002914:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002916:	69eb      	ldr	r3, [r5, #28]
 8002918:	4a0c      	ldr	r2, [pc, #48]	@ (800294c <HAL_TIM_PWM_ConfigChannel+0x108>)
 800291a:	4013      	ands	r3, r2
 800291c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800291e:	6923      	ldr	r3, [r4, #16]
 8002920:	69ea      	ldr	r2, [r5, #28]
 8002922:	021b      	lsls	r3, r3, #8
 8002924:	4313      	orrs	r3, r2
 8002926:	61eb      	str	r3, [r5, #28]
      break;
 8002928:	e7c9      	b.n	80028be <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800292a:	681d      	ldr	r5, [r3, #0]
 800292c:	0028      	movs	r0, r5
 800292e:	f7ff fd1b 	bl	8002368 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002932:	2308      	movs	r3, #8
 8002934:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002936:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002938:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800293a:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800293c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800293e:	4393      	bics	r3, r2
 8002940:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002942:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002944:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002946:	4313      	orrs	r3, r2
 8002948:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 800294a:	e7b8      	b.n	80028be <HAL_TIM_PWM_ConfigChannel+0x7a>
 800294c:	fffffbff 	.word	0xfffffbff

08002950 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002950:	231f      	movs	r3, #31
{
 8002952:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002954:	2401      	movs	r4, #1
 8002956:	4019      	ands	r1, r3
 8002958:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800295a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800295c:	6a03      	ldr	r3, [r0, #32]
 800295e:	43a3      	bics	r3, r4
 8002960:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002962:	6a03      	ldr	r3, [r0, #32]
 8002964:	431a      	orrs	r2, r3
 8002966:	6202      	str	r2, [r0, #32]
}
 8002968:	bd10      	pop	{r4, pc}
	...

<<<<<<< HEAD
0800296c <HAL_TIM_OC_Start_DMA>:
{
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	000e      	movs	r6, r1
 8002970:	0005      	movs	r5, r0
 8002972:	0011      	movs	r1, r2
 8002974:	2e08      	cmp	r6, #8
 8002976:	d01c      	beq.n	80029b2 <HAL_TIM_OC_Start_DMA+0x46>
 8002978:	d806      	bhi.n	8002988 <HAL_TIM_OC_Start_DMA+0x1c>
 800297a:	2e00      	cmp	r6, #0
 800297c:	d00b      	beq.n	8002996 <HAL_TIM_OC_Start_DMA+0x2a>
 800297e:	2e04      	cmp	r6, #4
 8002980:	d014      	beq.n	80029ac <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002982:	002a      	movs	r2, r5
 8002984:	3243      	adds	r2, #67	@ 0x43
 8002986:	e008      	b.n	800299a <HAL_TIM_OC_Start_DMA+0x2e>
 8002988:	2e0c      	cmp	r6, #12
 800298a:	d015      	beq.n	80029b8 <HAL_TIM_OC_Start_DMA+0x4c>
 800298c:	2e10      	cmp	r6, #16
 800298e:	d1f8      	bne.n	8002982 <HAL_TIM_OC_Start_DMA+0x16>
 8002990:	0002      	movs	r2, r0
 8002992:	3242      	adds	r2, #66	@ 0x42
 8002994:	e001      	b.n	800299a <HAL_TIM_OC_Start_DMA+0x2e>
 8002996:	0002      	movs	r2, r0
 8002998:	323e      	adds	r2, #62	@ 0x3e
 800299a:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 800299c:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800299e:	3c02      	subs	r4, #2
 80029a0:	4262      	negs	r2, r4
 80029a2:	4154      	adcs	r4, r2
 80029a4:	b2e4      	uxtb	r4, r4
 80029a6:	2c00      	cmp	r4, #0
 80029a8:	d009      	beq.n	80029be <HAL_TIM_OC_Start_DMA+0x52>
}
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80029ac:	0002      	movs	r2, r0
 80029ae:	323f      	adds	r2, #63	@ 0x3f
 80029b0:	e7f3      	b.n	800299a <HAL_TIM_OC_Start_DMA+0x2e>
 80029b2:	0002      	movs	r2, r0
 80029b4:	3240      	adds	r2, #64	@ 0x40
 80029b6:	e7f0      	b.n	800299a <HAL_TIM_OC_Start_DMA+0x2e>
 80029b8:	0002      	movs	r2, r0
 80029ba:	3241      	adds	r2, #65	@ 0x41
 80029bc:	e7ed      	b.n	800299a <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80029be:	2e08      	cmp	r6, #8
 80029c0:	d024      	beq.n	8002a0c <HAL_TIM_OC_Start_DMA+0xa0>
 80029c2:	d806      	bhi.n	80029d2 <HAL_TIM_OC_Start_DMA+0x66>
 80029c4:	2e00      	cmp	r6, #0
 80029c6:	d00b      	beq.n	80029e0 <HAL_TIM_OC_Start_DMA+0x74>
 80029c8:	2e04      	cmp	r6, #4
 80029ca:	d01c      	beq.n	8002a06 <HAL_TIM_OC_Start_DMA+0x9a>
 80029cc:	002a      	movs	r2, r5
 80029ce:	3243      	adds	r2, #67	@ 0x43
 80029d0:	e008      	b.n	80029e4 <HAL_TIM_OC_Start_DMA+0x78>
 80029d2:	2e0c      	cmp	r6, #12
 80029d4:	d025      	beq.n	8002a22 <HAL_TIM_OC_Start_DMA+0xb6>
 80029d6:	2e10      	cmp	r6, #16
 80029d8:	d1f8      	bne.n	80029cc <HAL_TIM_OC_Start_DMA+0x60>
 80029da:	002a      	movs	r2, r5
 80029dc:	3242      	adds	r2, #66	@ 0x42
 80029de:	e017      	b.n	8002a10 <HAL_TIM_OC_Start_DMA+0xa4>
 80029e0:	002a      	movs	r2, r5
 80029e2:	323e      	adds	r2, #62	@ 0x3e
 80029e4:	7812      	ldrb	r2, [r2, #0]
 80029e6:	2a01      	cmp	r2, #1
 80029e8:	d119      	bne.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 80029ea:	2900      	cmp	r1, #0
 80029ec:	d017      	beq.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d015      	beq.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80029f2:	2202      	movs	r2, #2
 80029f4:	2e08      	cmp	r6, #8
 80029f6:	d066      	beq.n	8002ac6 <HAL_TIM_OC_Start_DMA+0x15a>
 80029f8:	d816      	bhi.n	8002a28 <HAL_TIM_OC_Start_DMA+0xbc>
 80029fa:	2e00      	cmp	r6, #0
 80029fc:	d01b      	beq.n	8002a36 <HAL_TIM_OC_Start_DMA+0xca>
 80029fe:	2e04      	cmp	r6, #4
 8002a00:	d04c      	beq.n	8002a9c <HAL_TIM_OC_Start_DMA+0x130>
 8002a02:	3543      	adds	r5, #67	@ 0x43
 8002a04:	e015      	b.n	8002a32 <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002a06:	002a      	movs	r2, r5
 8002a08:	323f      	adds	r2, #63	@ 0x3f
 8002a0a:	e7eb      	b.n	80029e4 <HAL_TIM_OC_Start_DMA+0x78>
 8002a0c:	002a      	movs	r2, r5
 8002a0e:	3240      	adds	r2, #64	@ 0x40
 8002a10:	7812      	ldrb	r2, [r2, #0]
 8002a12:	3a01      	subs	r2, #1
 8002a14:	4250      	negs	r0, r2
 8002a16:	4142      	adcs	r2, r0
 8002a18:	b2d2      	uxtb	r2, r2
 8002a1a:	2a00      	cmp	r2, #0
 8002a1c:	d1e5      	bne.n	80029ea <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 8002a1e:	2001      	movs	r0, #1
 8002a20:	e7c3      	b.n	80029aa <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002a22:	002a      	movs	r2, r5
 8002a24:	3241      	adds	r2, #65	@ 0x41
 8002a26:	e7f3      	b.n	8002a10 <HAL_TIM_OC_Start_DMA+0xa4>
 8002a28:	2e0c      	cmp	r6, #12
 8002a2a:	d061      	beq.n	8002af0 <HAL_TIM_OC_Start_DMA+0x184>
 8002a2c:	2e10      	cmp	r6, #16
 8002a2e:	d1e8      	bne.n	8002a02 <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a30:	3542      	adds	r5, #66	@ 0x42
 8002a32:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 8002a34:	e7f3      	b.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a36:	0028      	movs	r0, r5
 8002a38:	303e      	adds	r0, #62	@ 0x3e
 8002a3a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002a3c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b34 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002a40:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002a42:	4a3d      	ldr	r2, [pc, #244]	@ (8002b38 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002a44:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002a46:	4a3d      	ldr	r2, [pc, #244]	@ (8002b3c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002a48:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002a4a:	682a      	ldr	r2, [r5, #0]
 8002a4c:	3234      	adds	r2, #52	@ 0x34
 8002a4e:	f7fe fec7 	bl	80017e0 <HAL_DMA_Start_IT>
 8002a52:	2800      	cmp	r0, #0
 8002a54:	d1e3      	bne.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002a56:	2380      	movs	r3, #128	@ 0x80
 8002a58:	682a      	ldr	r2, [r5, #0]
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a5e:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002a60:	430b      	orrs	r3, r1
 8002a62:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002a64:	0031      	movs	r1, r6
 8002a66:	2201      	movs	r2, #1
 8002a68:	0020      	movs	r0, r4
 8002a6a:	f7ff ff71 	bl	8002950 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a6e:	4a34      	ldr	r2, [pc, #208]	@ (8002b40 <HAL_TIM_OC_Start_DMA+0x1d4>)
 8002a70:	4294      	cmp	r4, r2
 8002a72:	d005      	beq.n	8002a80 <HAL_TIM_OC_Start_DMA+0x114>
 8002a74:	4b33      	ldr	r3, [pc, #204]	@ (8002b44 <HAL_TIM_OC_Start_DMA+0x1d8>)
 8002a76:	429c      	cmp	r4, r3
 8002a78:	d002      	beq.n	8002a80 <HAL_TIM_OC_Start_DMA+0x114>
 8002a7a:	4b33      	ldr	r3, [pc, #204]	@ (8002b48 <HAL_TIM_OC_Start_DMA+0x1dc>)
 8002a7c:	429c      	cmp	r4, r3
 8002a7e:	d14c      	bne.n	8002b1a <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8002a80:	2380      	movs	r3, #128	@ 0x80
 8002a82:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002a84:	021b      	lsls	r3, r3, #8
 8002a86:	430b      	orrs	r3, r1
 8002a88:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a8a:	4294      	cmp	r4, r2
 8002a8c:	d148      	bne.n	8002b20 <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a8e:	68a3      	ldr	r3, [r4, #8]
 8002a90:	4a2e      	ldr	r2, [pc, #184]	@ (8002b4c <HAL_TIM_OC_Start_DMA+0x1e0>)
 8002a92:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a94:	2b06      	cmp	r3, #6
 8002a96:	d148      	bne.n	8002b2a <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 8002a98:	2000      	movs	r0, #0
 8002a9a:	e786      	b.n	80029aa <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a9c:	0028      	movs	r0, r5
 8002a9e:	303f      	adds	r0, #63	@ 0x3f
 8002aa0:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002aa2:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8002aa4:	4a23      	ldr	r2, [pc, #140]	@ (8002b34 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002aa6:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002aa8:	4a23      	ldr	r2, [pc, #140]	@ (8002b38 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002aaa:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002aac:	4a23      	ldr	r2, [pc, #140]	@ (8002b3c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002aae:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002ab0:	682a      	ldr	r2, [r5, #0]
 8002ab2:	3238      	adds	r2, #56	@ 0x38
 8002ab4:	f7fe fe94 	bl	80017e0 <HAL_DMA_Start_IT>
 8002ab8:	2800      	cmp	r0, #0
 8002aba:	d1b0      	bne.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002abc:	2380      	movs	r3, #128	@ 0x80
 8002abe:	682a      	ldr	r2, [r5, #0]
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	68d1      	ldr	r1, [r2, #12]
 8002ac4:	e7cb      	b.n	8002a5e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ac6:	0028      	movs	r0, r5
 8002ac8:	3040      	adds	r0, #64	@ 0x40
 8002aca:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002acc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002ace:	4a19      	ldr	r2, [pc, #100]	@ (8002b34 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002ad0:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ad2:	4a19      	ldr	r2, [pc, #100]	@ (8002b38 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002ad4:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002ad6:	4a19      	ldr	r2, [pc, #100]	@ (8002b3c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002ad8:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002ada:	682a      	ldr	r2, [r5, #0]
 8002adc:	323c      	adds	r2, #60	@ 0x3c
 8002ade:	f7fe fe7f 	bl	80017e0 <HAL_DMA_Start_IT>
 8002ae2:	2800      	cmp	r0, #0
 8002ae4:	d19b      	bne.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	682a      	ldr	r2, [r5, #0]
 8002aea:	011b      	lsls	r3, r3, #4
 8002aec:	68d1      	ldr	r1, [r2, #12]
 8002aee:	e7b6      	b.n	8002a5e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002af0:	0028      	movs	r0, r5
 8002af2:	3041      	adds	r0, #65	@ 0x41
 8002af4:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002af6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002af8:	4a0e      	ldr	r2, [pc, #56]	@ (8002b34 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002afa:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002afc:	4a0e      	ldr	r2, [pc, #56]	@ (8002b38 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002afe:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002b00:	4a0e      	ldr	r2, [pc, #56]	@ (8002b3c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002b02:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002b04:	682a      	ldr	r2, [r5, #0]
 8002b06:	3240      	adds	r2, #64	@ 0x40
 8002b08:	f7fe fe6a 	bl	80017e0 <HAL_DMA_Start_IT>
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d186      	bne.n	8002a1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002b10:	2380      	movs	r3, #128	@ 0x80
 8002b12:	682a      	ldr	r2, [r5, #0]
 8002b14:	015b      	lsls	r3, r3, #5
 8002b16:	68d1      	ldr	r1, [r2, #12]
 8002b18:	e7a1      	b.n	8002a5e <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002b50 <HAL_TIM_OC_Start_DMA+0x1e4>)
 8002b1c:	429c      	cmp	r4, r3
 8002b1e:	d0b6      	beq.n	8002a8e <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 8002b20:	2301      	movs	r3, #1
 8002b22:	6822      	ldr	r2, [r4, #0]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	6023      	str	r3, [r4, #0]
 8002b28:	e7b6      	b.n	8002a98 <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b2a:	2280      	movs	r2, #128	@ 0x80
 8002b2c:	0252      	lsls	r2, r2, #9
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d1f6      	bne.n	8002b20 <HAL_TIM_OC_Start_DMA+0x1b4>
 8002b32:	e7b1      	b.n	8002a98 <HAL_TIM_OC_Start_DMA+0x12c>
 8002b34:	08002439 	.word	0x08002439
 8002b38:	080024ab 	.word	0x080024ab
 8002b3c:	0800263f 	.word	0x0800263f
 8002b40:	40012c00 	.word	0x40012c00
 8002b44:	40014400 	.word	0x40014400
 8002b48:	40014800 	.word	0x40014800
 8002b4c:	00010007 	.word	0x00010007
 8002b50:	40000400 	.word	0x40000400

08002b54 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8002b54:	b510      	push	{r4, lr}
 8002b56:	f7ff ff09 	bl	800296c <HAL_TIM_OC_Start_DMA>
 8002b5a:	bd10      	pop	{r4, pc}

08002b5c <HAL_TIM_OC_Stop_DMA>:
{
 8002b5c:	b570      	push	{r4, r5, r6, lr}
 8002b5e:	0004      	movs	r4, r0
 8002b60:	000e      	movs	r6, r1
  switch (Channel)
 8002b62:	2908      	cmp	r1, #8
 8002b64:	d04b      	beq.n	8002bfe <HAL_TIM_OC_Stop_DMA+0xa2>
 8002b66:	d805      	bhi.n	8002b74 <HAL_TIM_OC_Stop_DMA+0x18>
 8002b68:	2900      	cmp	r1, #0
 8002b6a:	d00c      	beq.n	8002b86 <HAL_TIM_OC_Stop_DMA+0x2a>
 8002b6c:	2904      	cmp	r1, #4
 8002b6e:	d03f      	beq.n	8002bf0 <HAL_TIM_OC_Stop_DMA+0x94>
 8002b70:	2001      	movs	r0, #1
}
 8002b72:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8002b74:	290c      	cmp	r1, #12
 8002b76:	d1fb      	bne.n	8002b70 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002b78:	6802      	ldr	r2, [r0, #0]
 8002b7a:	4929      	ldr	r1, [pc, #164]	@ (8002c20 <HAL_TIM_OC_Stop_DMA+0xc4>)
 8002b7c:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002b7e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002b80:	400b      	ands	r3, r1
 8002b82:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002b84:	e005      	b.n	8002b92 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002b86:	6802      	ldr	r2, [r0, #0]
 8002b88:	4926      	ldr	r1, [pc, #152]	@ (8002c24 <HAL_TIM_OC_Stop_DMA+0xc8>)
 8002b8a:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002b8c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002b8e:	400b      	ands	r3, r1
 8002b90:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002b92:	f7fe fea7 	bl	80018e4 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002b96:	6825      	ldr	r5, [r4, #0]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	0031      	movs	r1, r6
 8002b9c:	0028      	movs	r0, r5
 8002b9e:	f7ff fed7 	bl	8002950 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ba2:	4b21      	ldr	r3, [pc, #132]	@ (8002c28 <HAL_TIM_OC_Stop_DMA+0xcc>)
 8002ba4:	4a21      	ldr	r2, [pc, #132]	@ (8002c2c <HAL_TIM_OC_Stop_DMA+0xd0>)
 8002ba6:	429d      	cmp	r5, r3
 8002ba8:	d005      	beq.n	8002bb6 <HAL_TIM_OC_Stop_DMA+0x5a>
 8002baa:	4b21      	ldr	r3, [pc, #132]	@ (8002c30 <HAL_TIM_OC_Stop_DMA+0xd4>)
 8002bac:	429d      	cmp	r5, r3
 8002bae:	d002      	beq.n	8002bb6 <HAL_TIM_OC_Stop_DMA+0x5a>
 8002bb0:	4b20      	ldr	r3, [pc, #128]	@ (8002c34 <HAL_TIM_OC_Stop_DMA+0xd8>)
 8002bb2:	429d      	cmp	r5, r3
 8002bb4:	d10a      	bne.n	8002bcc <HAL_TIM_OC_Stop_DMA+0x70>
      __HAL_TIM_MOE_DISABLE(htim);
 8002bb6:	6a2b      	ldr	r3, [r5, #32]
 8002bb8:	4213      	tst	r3, r2
 8002bba:	d107      	bne.n	8002bcc <HAL_TIM_OC_Stop_DMA+0x70>
 8002bbc:	6a29      	ldr	r1, [r5, #32]
 8002bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002c38 <HAL_TIM_OC_Stop_DMA+0xdc>)
 8002bc0:	4219      	tst	r1, r3
 8002bc2:	d103      	bne.n	8002bcc <HAL_TIM_OC_Stop_DMA+0x70>
 8002bc4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8002bc6:	491d      	ldr	r1, [pc, #116]	@ (8002c3c <HAL_TIM_OC_Stop_DMA+0xe0>)
 8002bc8:	400b      	ands	r3, r1
 8002bca:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 8002bcc:	6a2b      	ldr	r3, [r5, #32]
 8002bce:	4213      	tst	r3, r2
 8002bd0:	d107      	bne.n	8002be2 <HAL_TIM_OC_Stop_DMA+0x86>
 8002bd2:	6a2a      	ldr	r2, [r5, #32]
 8002bd4:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <HAL_TIM_OC_Stop_DMA+0xdc>)
 8002bd6:	421a      	tst	r2, r3
 8002bd8:	d103      	bne.n	8002be2 <HAL_TIM_OC_Stop_DMA+0x86>
 8002bda:	2201      	movs	r2, #1
 8002bdc:	682b      	ldr	r3, [r5, #0]
 8002bde:	4393      	bics	r3, r2
 8002be0:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002be2:	2301      	movs	r3, #1
 8002be4:	2e00      	cmp	r6, #0
 8002be6:	d111      	bne.n	8002c0c <HAL_TIM_OC_Stop_DMA+0xb0>
 8002be8:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 8002bea:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002bec:	7023      	strb	r3, [r4, #0]
 8002bee:	e7c0      	b.n	8002b72 <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002bf0:	6802      	ldr	r2, [r0, #0]
 8002bf2:	4913      	ldr	r1, [pc, #76]	@ (8002c40 <HAL_TIM_OC_Stop_DMA+0xe4>)
 8002bf4:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002bf6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002bf8:	400b      	ands	r3, r1
 8002bfa:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002bfc:	e7c9      	b.n	8002b92 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002bfe:	6802      	ldr	r2, [r0, #0]
 8002c00:	4910      	ldr	r1, [pc, #64]	@ (8002c44 <HAL_TIM_OC_Stop_DMA+0xe8>)
 8002c02:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002c04:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8002c06:	400b      	ands	r3, r1
 8002c08:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8002c0a:	e7c2      	b.n	8002b92 <HAL_TIM_OC_Stop_DMA+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002c0c:	2e04      	cmp	r6, #4
 8002c0e:	d101      	bne.n	8002c14 <HAL_TIM_OC_Stop_DMA+0xb8>
 8002c10:	343f      	adds	r4, #63	@ 0x3f
 8002c12:	e7ea      	b.n	8002bea <HAL_TIM_OC_Stop_DMA+0x8e>
 8002c14:	2e08      	cmp	r6, #8
 8002c16:	d101      	bne.n	8002c1c <HAL_TIM_OC_Stop_DMA+0xc0>
 8002c18:	3440      	adds	r4, #64	@ 0x40
 8002c1a:	e7e6      	b.n	8002bea <HAL_TIM_OC_Stop_DMA+0x8e>
 8002c1c:	3441      	adds	r4, #65	@ 0x41
 8002c1e:	e7e4      	b.n	8002bea <HAL_TIM_OC_Stop_DMA+0x8e>
 8002c20:	ffffefff 	.word	0xffffefff
 8002c24:	fffffdff 	.word	0xfffffdff
 8002c28:	40012c00 	.word	0x40012c00
 8002c2c:	00001111 	.word	0x00001111
 8002c30:	40014400 	.word	0x40014400
 8002c34:	40014800 	.word	0x40014800
 8002c38:	00000444 	.word	0x00000444
 8002c3c:	ffff7fff 	.word	0xffff7fff
 8002c40:	fffffbff 	.word	0xfffffbff
 8002c44:	fffff7ff 	.word	0xfffff7ff

08002c48 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8002c48:	b510      	push	{r4, lr}
 8002c4a:	f7ff ff87 	bl	8002b5c <HAL_TIM_OC_Stop_DMA>
 8002c4e:	bd10      	pop	{r4, pc}

08002c50 <HAL_TIMEx_ConfigBreakDeadTime>:
=======
08003e70 <HAL_TIMEx_ConfigBreakDeadTime>:
=======
 8002908:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800290a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800290c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800290e:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002910:	6202      	str	r2, [r0, #32]
}
 8002912:	bd30      	pop	{r4, r5, pc}
 8002914:	ffefffff 	.word	0xffefffff
 8002918:	feff8fff 	.word	0xfeff8fff
 800291c:	ffdfffff 	.word	0xffdfffff
 8002920:	40012c00 	.word	0x40012c00
 8002924:	40014400 	.word	0x40014400
 8002928:	40014800 	.word	0x40014800
 800292c:	fffbffff 	.word	0xfffbffff

08002930 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8002930:	4770      	bx	lr

08002932 <HAL_TIM_PeriodElapsedCallback>:
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002932:	4770      	bx	lr

08002934 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002934:	4770      	bx	lr

08002936 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8002936:	4770      	bx	lr

08002938 <TIM_DMADelayPulseCplt>:
{
 8002938:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800293a:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800293c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800293e:	4282      	cmp	r2, r0
 8002940:	d10d      	bne.n	800295e <TIM_DMADelayPulseCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002942:	2301      	movs	r3, #1
 8002944:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002946:	69d2      	ldr	r2, [r2, #28]
 8002948:	2a00      	cmp	r2, #0
 800294a:	d102      	bne.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800294c:	0022      	movs	r2, r4
 800294e:	323e      	adds	r2, #62	@ 0x3e
 8002950:	7013      	strb	r3, [r2, #0]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002952:	0020      	movs	r0, r4
 8002954:	f7fe fa96 	bl	8000e84 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002958:	2300      	movs	r3, #0
 800295a:	7723      	strb	r3, [r4, #28]
}
 800295c:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800295e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002960:	4283      	cmp	r3, r0
 8002962:	d109      	bne.n	8002978 <TIM_DMADelayPulseCplt+0x40>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002964:	2202      	movs	r2, #2
 8002966:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f1      	bne.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800296e:	0023      	movs	r3, r4
 8002970:	3a01      	subs	r2, #1
 8002972:	333f      	adds	r3, #63	@ 0x3f
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002974:	701a      	strb	r2, [r3, #0]
 8002976:	e7ec      	b.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002978:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800297a:	4283      	cmp	r3, r0
 800297c:	d108      	bne.n	8002990 <TIM_DMADelayPulseCplt+0x58>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800297e:	2204      	movs	r2, #4
 8002980:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1e4      	bne.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002988:	0023      	movs	r3, r4
 800298a:	3a03      	subs	r2, #3
 800298c:	3340      	adds	r3, #64	@ 0x40
 800298e:	e7f1      	b.n	8002974 <TIM_DMADelayPulseCplt+0x3c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002990:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002992:	4283      	cmp	r3, r0
 8002994:	d1dd      	bne.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002996:	2208      	movs	r2, #8
 8002998:	7722      	strb	r2, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800299a:	69db      	ldr	r3, [r3, #28]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1d8      	bne.n	8002952 <TIM_DMADelayPulseCplt+0x1a>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80029a0:	0023      	movs	r3, r4
 80029a2:	3a07      	subs	r2, #7
 80029a4:	3341      	adds	r3, #65	@ 0x41
 80029a6:	e7e5      	b.n	8002974 <TIM_DMADelayPulseCplt+0x3c>

080029a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
 80029a8:	4770      	bx	lr

080029aa <TIM_DMADelayPulseHalfCplt>:
{
 80029aa:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029ac:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80029ae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80029b0:	4283      	cmp	r3, r0
 80029b2:	d107      	bne.n	80029c4 <TIM_DMADelayPulseHalfCplt+0x1a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029b4:	2301      	movs	r3, #1
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029b6:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80029b8:	0020      	movs	r0, r4
 80029ba:	f7ff fff5 	bl	80029a8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029be:	2300      	movs	r3, #0
 80029c0:	7723      	strb	r3, [r4, #28]
}
 80029c2:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80029c4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80029c6:	4283      	cmp	r3, r0
 80029c8:	d101      	bne.n	80029ce <TIM_DMADelayPulseHalfCplt+0x24>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029ca:	2302      	movs	r3, #2
 80029cc:	e7f3      	b.n	80029b6 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80029ce:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80029d0:	4283      	cmp	r3, r0
 80029d2:	d101      	bne.n	80029d8 <TIM_DMADelayPulseHalfCplt+0x2e>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029d4:	2304      	movs	r3, #4
 80029d6:	e7ee      	b.n	80029b6 <TIM_DMADelayPulseHalfCplt+0xc>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80029d8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80029da:	4283      	cmp	r3, r0
 80029dc:	d1ec      	bne.n	80029b8 <TIM_DMADelayPulseHalfCplt+0xe>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029de:	2308      	movs	r3, #8
 80029e0:	e7e9      	b.n	80029b6 <TIM_DMADelayPulseHalfCplt+0xc>

080029e2 <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029e4:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 80029e6:	6803      	ldr	r3, [r0, #0]
{
 80029e8:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80029ea:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80029ec:	691e      	ldr	r6, [r3, #16]
{
 80029ee:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80029f0:	4216      	tst	r6, r2
 80029f2:	d00d      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80029f4:	4215      	tst	r5, r2
 80029f6:	d00b      	beq.n	8002a10 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80029f8:	3a05      	subs	r2, #5
 80029fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029fc:	3204      	adds	r2, #4
 80029fe:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	079b      	lsls	r3, r3, #30
 8002a04:	d100      	bne.n	8002a08 <HAL_TIM_IRQHandler+0x24>
 8002a06:	e07c      	b.n	8002b02 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002a08:	f7ff ff95 	bl	8002936 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a10:	2304      	movs	r3, #4
 8002a12:	421e      	tst	r6, r3
 8002a14:	d012      	beq.n	8002a3c <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a16:	421d      	tst	r5, r3
 8002a18:	d010      	beq.n	8002a3c <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	6823      	ldr	r3, [r4, #0]
 8002a1e:	4252      	negs	r2, r2
 8002a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a22:	3207      	adds	r2, #7
 8002a24:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a26:	699a      	ldr	r2, [r3, #24]
 8002a28:	23c0      	movs	r3, #192	@ 0xc0
 8002a2a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002a2c:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a2e:	421a      	tst	r2, r3
 8002a30:	d100      	bne.n	8002a34 <HAL_TIM_IRQHandler+0x50>
 8002a32:	e06c      	b.n	8002b0e <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a34:	f7ff ff7f 	bl	8002936 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002a3c:	2308      	movs	r3, #8
 8002a3e:	421e      	tst	r6, r3
 8002a40:	d00f      	beq.n	8002a62 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002a42:	421d      	tst	r5, r3
 8002a44:	d00d      	beq.n	8002a62 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a46:	2209      	movs	r2, #9
 8002a48:	6823      	ldr	r3, [r4, #0]
 8002a4a:	4252      	negs	r2, r2
 8002a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a4e:	320d      	adds	r2, #13
 8002a50:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a52:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002a54:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a56:	079b      	lsls	r3, r3, #30
 8002a58:	d05f      	beq.n	8002b1a <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5a:	f7ff ff6c 	bl	8002936 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a62:	2310      	movs	r3, #16
 8002a64:	421e      	tst	r6, r3
 8002a66:	d011      	beq.n	8002a8c <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a68:	421d      	tst	r5, r3
 8002a6a:	d00f      	beq.n	8002a8c <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a6c:	2211      	movs	r2, #17
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	4252      	negs	r2, r2
 8002a72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a74:	3219      	adds	r2, #25
 8002a76:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a78:	69da      	ldr	r2, [r3, #28]
 8002a7a:	23c0      	movs	r3, #192	@ 0xc0
 8002a7c:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002a7e:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a80:	421a      	tst	r2, r3
 8002a82:	d050      	beq.n	8002b26 <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8002a84:	f7ff ff57 	bl	8002936 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	421e      	tst	r6, r3
 8002a90:	d008      	beq.n	8002aa4 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a92:	421d      	tst	r5, r3
 8002a94:	d006      	beq.n	8002aa4 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a96:	2202      	movs	r2, #2
 8002a98:	6823      	ldr	r3, [r4, #0]
 8002a9a:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a9c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a9e:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aa0:	f7ff ff47 	bl	8002932 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002aa4:	2382      	movs	r3, #130	@ 0x82
 8002aa6:	019b      	lsls	r3, r3, #6
 8002aa8:	421e      	tst	r6, r3
 8002aaa:	d007      	beq.n	8002abc <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002aac:	062b      	lsls	r3, r5, #24
 8002aae:	d505      	bpl.n	8002abc <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002ab0:	6823      	ldr	r3, [r4, #0]
 8002ab2:	4a20      	ldr	r2, [pc, #128]	@ (8002b34 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 8002ab4:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002ab6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002ab8:	f000 fba9 	bl	800320e <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002abc:	05f3      	lsls	r3, r6, #23
 8002abe:	d507      	bpl.n	8002ad0 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002ac0:	062b      	lsls	r3, r5, #24
 8002ac2:	d505      	bpl.n	8002ad0 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002ac4:	6823      	ldr	r3, [r4, #0]
 8002ac6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b38 <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 8002ac8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002aca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002acc:	f000 fba0 	bl	8003210 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ad0:	2340      	movs	r3, #64	@ 0x40
 8002ad2:	421e      	tst	r6, r3
 8002ad4:	d008      	beq.n	8002ae8 <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ad6:	421d      	tst	r5, r3
 8002ad8:	d006      	beq.n	8002ae8 <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ada:	2241      	movs	r2, #65	@ 0x41
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8002ae0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ae2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002ae4:	f7ff ff7d 	bl	80029e2 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ae8:	2320      	movs	r3, #32
 8002aea:	421e      	tst	r6, r3
 8002aec:	d008      	beq.n	8002b00 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aee:	421d      	tst	r5, r3
 8002af0:	d006      	beq.n	8002b00 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002af2:	2221      	movs	r2, #33	@ 0x21
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 8002af8:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002afa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002afc:	f000 fb86 	bl	800320c <HAL_TIMEx_CommutCallback>
}
 8002b00:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b02:	f7ff ff17 	bl	8002934 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b06:	0020      	movs	r0, r4
 8002b08:	f7fe f9bc 	bl	8000e84 <HAL_TIM_PWM_PulseFinishedCallback>
 8002b0c:	e77e      	b.n	8002a0c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b0e:	f7ff ff11 	bl	8002934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b12:	0020      	movs	r0, r4
 8002b14:	f7fe f9b6 	bl	8000e84 <HAL_TIM_PWM_PulseFinishedCallback>
 8002b18:	e78e      	b.n	8002a38 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b1a:	f7ff ff0b 	bl	8002934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b1e:	0020      	movs	r0, r4
 8002b20:	f7fe f9b0 	bl	8000e84 <HAL_TIM_PWM_PulseFinishedCallback>
 8002b24:	e79b      	b.n	8002a5e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b26:	f7ff ff05 	bl	8002934 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b2a:	0020      	movs	r0, r4
 8002b2c:	f7fe f9aa 	bl	8000e84 <HAL_TIM_PWM_PulseFinishedCallback>
 8002b30:	e7aa      	b.n	8002a88 <HAL_TIM_IRQHandler+0xa4>
 8002b32:	46c0      	nop			@ (mov r8, r8)
 8002b34:	ffffdf7f 	.word	0xffffdf7f
 8002b38:	fffffeff 	.word	0xfffffeff

08002b3c <HAL_TIM_ErrorCallback>:
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
 8002b3c:	4770      	bx	lr

08002b3e <TIM_DMAError>:
{
 8002b3e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b40:	6a84      	ldr	r4, [r0, #40]	@ 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002b42:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002b44:	4283      	cmp	r3, r0
 8002b46:	d105      	bne.n	8002b54 <TIM_DMAError+0x16>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b48:	2301      	movs	r3, #1
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b4a:	0022      	movs	r2, r4
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b4c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002b4e:	323e      	adds	r2, #62	@ 0x3e
    htim->State = HAL_TIM_STATE_READY;
 8002b50:	7013      	strb	r3, [r2, #0]
 8002b52:	e008      	b.n	8002b66 <TIM_DMAError+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002b54:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002b56:	4283      	cmp	r3, r0
 8002b58:	d10b      	bne.n	8002b72 <TIM_DMAError+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002b5e:	0023      	movs	r3, r4
 8002b60:	2201      	movs	r2, #1
 8002b62:	333f      	adds	r3, #63	@ 0x3f
 8002b64:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 8002b66:	0020      	movs	r0, r4
 8002b68:	f7ff ffe8 	bl	8002b3c <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	7723      	strb	r3, [r4, #28]
}
 8002b70:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002b72:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002b74:	2301      	movs	r3, #1
 8002b76:	4282      	cmp	r2, r0
 8002b78:	d104      	bne.n	8002b84 <TIM_DMAError+0x46>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002b7e:	0022      	movs	r2, r4
 8002b80:	3240      	adds	r2, #64	@ 0x40
 8002b82:	e7e5      	b.n	8002b50 <TIM_DMAError+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002b84:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002b86:	4282      	cmp	r2, r0
 8002b88:	d104      	bne.n	8002b94 <TIM_DMAError+0x56>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b8a:	2208      	movs	r2, #8
 8002b8c:	7722      	strb	r2, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002b8e:	0022      	movs	r2, r4
 8002b90:	3241      	adds	r2, #65	@ 0x41
 8002b92:	e7dd      	b.n	8002b50 <TIM_DMAError+0x12>
    htim->State = HAL_TIM_STATE_READY;
 8002b94:	0022      	movs	r2, r4
 8002b96:	323d      	adds	r2, #61	@ 0x3d
 8002b98:	e7da      	b.n	8002b50 <TIM_DMAError+0x12>
	...

08002b9c <TIM_Base_SetConfig>:
{
 8002b9c:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b9e:	4c1b      	ldr	r4, [pc, #108]	@ (8002c0c <TIM_Base_SetConfig+0x70>)
  tmpcr1 = TIMx->CR1;
 8002ba0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ba2:	42a0      	cmp	r0, r4
 8002ba4:	d00a      	beq.n	8002bbc <TIM_Base_SetConfig+0x20>
 8002ba6:	4a1a      	ldr	r2, [pc, #104]	@ (8002c10 <TIM_Base_SetConfig+0x74>)
 8002ba8:	4290      	cmp	r0, r2
 8002baa:	d007      	beq.n	8002bbc <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bac:	4a19      	ldr	r2, [pc, #100]	@ (8002c14 <TIM_Base_SetConfig+0x78>)
 8002bae:	4290      	cmp	r0, r2
 8002bb0:	d109      	bne.n	8002bc6 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bb2:	4a19      	ldr	r2, [pc, #100]	@ (8002c18 <TIM_Base_SetConfig+0x7c>)
 8002bb4:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bb6:	68cb      	ldr	r3, [r1, #12]
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	e00a      	b.n	8002bd2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bbc:	2270      	movs	r2, #112	@ 0x70
 8002bbe:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002bc0:	684a      	ldr	r2, [r1, #4]
 8002bc2:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bc4:	e7f5      	b.n	8002bb2 <TIM_Base_SetConfig+0x16>
 8002bc6:	4a15      	ldr	r2, [pc, #84]	@ (8002c1c <TIM_Base_SetConfig+0x80>)
 8002bc8:	4290      	cmp	r0, r2
 8002bca:	d0f2      	beq.n	8002bb2 <TIM_Base_SetConfig+0x16>
 8002bcc:	4a14      	ldr	r2, [pc, #80]	@ (8002c20 <TIM_Base_SetConfig+0x84>)
 8002bce:	4290      	cmp	r0, r2
 8002bd0:	d0ef      	beq.n	8002bb2 <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bd2:	2280      	movs	r2, #128	@ 0x80
 8002bd4:	4393      	bics	r3, r2
 8002bd6:	694a      	ldr	r2, [r1, #20]
 8002bd8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002bda:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002bdc:	688b      	ldr	r3, [r1, #8]
 8002bde:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002be0:	680b      	ldr	r3, [r1, #0]
 8002be2:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002be4:	42a0      	cmp	r0, r4
 8002be6:	d005      	beq.n	8002bf4 <TIM_Base_SetConfig+0x58>
 8002be8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c1c <TIM_Base_SetConfig+0x80>)
 8002bea:	4298      	cmp	r0, r3
 8002bec:	d002      	beq.n	8002bf4 <TIM_Base_SetConfig+0x58>
 8002bee:	4b0c      	ldr	r3, [pc, #48]	@ (8002c20 <TIM_Base_SetConfig+0x84>)
 8002bf0:	4298      	cmp	r0, r3
 8002bf2:	d101      	bne.n	8002bf8 <TIM_Base_SetConfig+0x5c>
    TIMx->RCR = Structure->RepetitionCounter;
 8002bf4:	690b      	ldr	r3, [r1, #16]
 8002bf6:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002bfc:	6903      	ldr	r3, [r0, #16]
 8002bfe:	4213      	tst	r3, r2
 8002c00:	d002      	beq.n	8002c08 <TIM_Base_SetConfig+0x6c>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c02:	6903      	ldr	r3, [r0, #16]
 8002c04:	4393      	bics	r3, r2
 8002c06:	6103      	str	r3, [r0, #16]
}
 8002c08:	bd10      	pop	{r4, pc}
 8002c0a:	46c0      	nop			@ (mov r8, r8)
 8002c0c:	40012c00 	.word	0x40012c00
 8002c10:	40000400 	.word	0x40000400
 8002c14:	40002000 	.word	0x40002000
 8002c18:	fffffcff 	.word	0xfffffcff
 8002c1c:	40014400 	.word	0x40014400
 8002c20:	40014800 	.word	0x40014800

08002c24 <HAL_TIM_Base_Init>:
{
 8002c24:	b570      	push	{r4, r5, r6, lr}
 8002c26:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002c28:	2001      	movs	r0, #1
  if (htim == NULL)
 8002c2a:	2c00      	cmp	r4, #0
 8002c2c:	d023      	beq.n	8002c76 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c2e:	0025      	movs	r5, r4
 8002c30:	353d      	adds	r5, #61	@ 0x3d
 8002c32:	782b      	ldrb	r3, [r5, #0]
 8002c34:	b2da      	uxtb	r2, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d105      	bne.n	8002c46 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002c3a:	0023      	movs	r3, r4
 8002c3c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002c3e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002c40:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8002c42:	f7fe fcc3 	bl	80015cc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	2302      	movs	r3, #2
 8002c48:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4a:	6820      	ldr	r0, [r4, #0]
 8002c4c:	1d21      	adds	r1, r4, #4
 8002c4e:	f7ff ffa5 	bl	8002b9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c52:	0022      	movs	r2, r4
 8002c54:	2301      	movs	r3, #1
  return HAL_OK;
 8002c56:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c58:	3248      	adds	r2, #72	@ 0x48
 8002c5a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c5c:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c5e:	3a0a      	subs	r2, #10
 8002c60:	7013      	strb	r3, [r2, #0]
 8002c62:	7053      	strb	r3, [r2, #1]
 8002c64:	7093      	strb	r3, [r2, #2]
 8002c66:	70d3      	strb	r3, [r2, #3]
 8002c68:	7113      	strb	r3, [r2, #4]
 8002c6a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c6c:	7193      	strb	r3, [r2, #6]
 8002c6e:	71d3      	strb	r3, [r2, #7]
 8002c70:	7213      	strb	r3, [r2, #8]
 8002c72:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002c74:	702b      	strb	r3, [r5, #0]
}
 8002c76:	bd70      	pop	{r4, r5, r6, pc}

08002c78 <HAL_TIM_PWM_Init>:
{
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002c7c:	2001      	movs	r0, #1
  if (htim == NULL)
 8002c7e:	2c00      	cmp	r4, #0
 8002c80:	d023      	beq.n	8002cca <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002c82:	0025      	movs	r5, r4
 8002c84:	353d      	adds	r5, #61	@ 0x3d
 8002c86:	782b      	ldrb	r3, [r5, #0]
 8002c88:	b2da      	uxtb	r2, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d105      	bne.n	8002c9a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002c8e:	0023      	movs	r3, r4
 8002c90:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002c92:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002c94:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8002c96:	f7ff fe4b 	bl	8002930 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c9a:	2302      	movs	r3, #2
 8002c9c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c9e:	6820      	ldr	r0, [r4, #0]
 8002ca0:	1d21      	adds	r1, r4, #4
 8002ca2:	f7ff ff7b 	bl	8002b9c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca6:	0022      	movs	r2, r4
 8002ca8:	2301      	movs	r3, #1
  return HAL_OK;
 8002caa:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cac:	3248      	adds	r2, #72	@ 0x48
 8002cae:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb0:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb2:	3a0a      	subs	r2, #10
 8002cb4:	7013      	strb	r3, [r2, #0]
 8002cb6:	7053      	strb	r3, [r2, #1]
 8002cb8:	7093      	strb	r3, [r2, #2]
 8002cba:	70d3      	strb	r3, [r2, #3]
 8002cbc:	7113      	strb	r3, [r2, #4]
 8002cbe:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cc0:	7193      	strb	r3, [r2, #6]
 8002cc2:	71d3      	strb	r3, [r2, #7]
 8002cc4:	7213      	strb	r3, [r2, #8]
 8002cc6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002cc8:	702b      	strb	r3, [r5, #0]
}
 8002cca:	bd70      	pop	{r4, r5, r6, pc}

08002ccc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ccc:	2210      	movs	r2, #16
{
 8002cce:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8002cd0:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cd2:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cd4:	4c16      	ldr	r4, [pc, #88]	@ (8002d30 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cd6:	4393      	bics	r3, r2
 8002cd8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002cda:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002cdc:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002cde:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ce0:	680c      	ldr	r4, [r1, #0]
 8002ce2:	0224      	lsls	r4, r4, #8
 8002ce4:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8002ce6:	2320      	movs	r3, #32
 8002ce8:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002cea:	688b      	ldr	r3, [r1, #8]
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002cf0:	4d10      	ldr	r5, [pc, #64]	@ (8002d34 <TIM_OC2_SetConfig+0x68>)
 8002cf2:	42a8      	cmp	r0, r5
 8002cf4:	d10f      	bne.n	8002d16 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8002cf6:	2580      	movs	r5, #128	@ 0x80
 8002cf8:	43ab      	bics	r3, r5
 8002cfa:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002cfc:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8002cfe:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002d00:	011b      	lsls	r3, r3, #4
 8002d02:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002d04:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d06:	4d0c      	ldr	r5, [pc, #48]	@ (8002d38 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d08:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002d0a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002d0c:	694a      	ldr	r2, [r1, #20]
 8002d0e:	4332      	orrs	r2, r6
 8002d10:	0092      	lsls	r2, r2, #2
 8002d12:	432a      	orrs	r2, r5
 8002d14:	e005      	b.n	8002d22 <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d16:	4d09      	ldr	r5, [pc, #36]	@ (8002d3c <TIM_OC2_SetConfig+0x70>)
 8002d18:	42a8      	cmp	r0, r5
 8002d1a:	d0f4      	beq.n	8002d06 <TIM_OC2_SetConfig+0x3a>
 8002d1c:	4d08      	ldr	r5, [pc, #32]	@ (8002d40 <TIM_OC2_SetConfig+0x74>)
 8002d1e:	42a8      	cmp	r0, r5
 8002d20:	d0f1      	beq.n	8002d06 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8002d22:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8002d24:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002d26:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002d28:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8002d2a:	6203      	str	r3, [r0, #32]
}
 8002d2c:	bd70      	pop	{r4, r5, r6, pc}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	feff8cff 	.word	0xfeff8cff
 8002d34:	40012c00 	.word	0x40012c00
 8002d38:	fffff3ff 	.word	0xfffff3ff
 8002d3c:	40014400 	.word	0x40014400
 8002d40:	40014800 	.word	0x40014800

08002d44 <HAL_TIM_PWM_ConfigChannel>:
{
 8002d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002d46:	0007      	movs	r7, r0
 8002d48:	373c      	adds	r7, #60	@ 0x3c
{
 8002d4a:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 8002d4c:	783a      	ldrb	r2, [r7, #0]
{
 8002d4e:	0003      	movs	r3, r0
 8002d50:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8002d52:	2002      	movs	r0, #2
 8002d54:	2a01      	cmp	r2, #1
 8002d56:	d00c      	beq.n	8002d72 <HAL_TIM_PWM_ConfigChannel+0x2e>
 8002d58:	3801      	subs	r0, #1
 8002d5a:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 8002d5c:	2d0c      	cmp	r5, #12
 8002d5e:	d051      	beq.n	8002e04 <HAL_TIM_PWM_ConfigChannel+0xc0>
 8002d60:	d808      	bhi.n	8002d74 <HAL_TIM_PWM_ConfigChannel+0x30>
 8002d62:	2d04      	cmp	r5, #4
 8002d64:	d02d      	beq.n	8002dc2 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8002d66:	2d08      	cmp	r5, #8
 8002d68:	d03c      	beq.n	8002de4 <HAL_TIM_PWM_ConfigChannel+0xa0>
 8002d6a:	2d00      	cmp	r5, #0
 8002d6c:	d017      	beq.n	8002d9e <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	703b      	strb	r3, [r7, #0]
}
 8002d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8002d74:	2d10      	cmp	r5, #16
 8002d76:	d058      	beq.n	8002e2a <HAL_TIM_PWM_ConfigChannel+0xe6>
 8002d78:	2d14      	cmp	r5, #20
 8002d7a:	d1f8      	bne.n	8002d6e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002d7c:	681d      	ldr	r5, [r3, #0]
 8002d7e:	0028      	movs	r0, r5
 8002d80:	f7ff fda2 	bl	80028c8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002d84:	2380      	movs	r3, #128	@ 0x80
 8002d86:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002d88:	011b      	lsls	r3, r3, #4
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002d8e:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002d90:	4a2e      	ldr	r2, [pc, #184]	@ (8002e4c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002d92:	4013      	ands	r3, r2
 8002d94:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002d96:	6923      	ldr	r3, [r4, #16]
 8002d98:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002d9a:	021b      	lsls	r3, r3, #8
 8002d9c:	e053      	b.n	8002e46 <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d9e:	681d      	ldr	r5, [r3, #0]
 8002da0:	0028      	movs	r0, r5
 8002da2:	f7ff fcb5 	bl	8002710 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002da6:	2308      	movs	r3, #8
 8002da8:	69aa      	ldr	r2, [r5, #24]
 8002daa:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dac:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dae:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002db0:	69ab      	ldr	r3, [r5, #24]
 8002db2:	4393      	bics	r3, r2
 8002db4:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002db6:	69ab      	ldr	r3, [r5, #24]
 8002db8:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8002dbe:	2000      	movs	r0, #0
 8002dc0:	e7d5      	b.n	8002d6e <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002dc2:	681d      	ldr	r5, [r3, #0]
 8002dc4:	0028      	movs	r0, r5
 8002dc6:	f7ff ff81 	bl	8002ccc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dca:	2380      	movs	r3, #128	@ 0x80
 8002dcc:	69aa      	ldr	r2, [r5, #24]
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002dd4:	69ab      	ldr	r3, [r5, #24]
 8002dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8002e4c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ddc:	6923      	ldr	r3, [r4, #16]
 8002dde:	69aa      	ldr	r2, [r5, #24]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	e7ea      	b.n	8002dba <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002de4:	681e      	ldr	r6, [r3, #0]
 8002de6:	0030      	movs	r0, r6
 8002de8:	f7ff fcc8 	bl	800277c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002dec:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002dee:	69f3      	ldr	r3, [r6, #28]
 8002df0:	431d      	orrs	r5, r3
 8002df2:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002df4:	69f3      	ldr	r3, [r6, #28]
 8002df6:	4393      	bics	r3, r2
 8002df8:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002dfa:	69f3      	ldr	r3, [r6, #28]
 8002dfc:	6922      	ldr	r2, [r4, #16]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	61f3      	str	r3, [r6, #28]
      break;
 8002e02:	e7dc      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e04:	681d      	ldr	r5, [r3, #0]
 8002e06:	0028      	movs	r0, r5
 8002e08:	f7ff fcfa 	bl	8002800 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e0c:	2380      	movs	r3, #128	@ 0x80
 8002e0e:	69ea      	ldr	r2, [r5, #28]
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	4313      	orrs	r3, r2
 8002e14:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e16:	69eb      	ldr	r3, [r5, #28]
 8002e18:	4a0c      	ldr	r2, [pc, #48]	@ (8002e4c <HAL_TIM_PWM_ConfigChannel+0x108>)
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e1e:	6923      	ldr	r3, [r4, #16]
 8002e20:	69ea      	ldr	r2, [r5, #28]
 8002e22:	021b      	lsls	r3, r3, #8
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61eb      	str	r3, [r5, #28]
      break;
 8002e28:	e7c9      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002e2a:	681d      	ldr	r5, [r3, #0]
 8002e2c:	0028      	movs	r0, r5
 8002e2e:	f7ff fd1b 	bl	8002868 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e32:	2308      	movs	r3, #8
 8002e34:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8002e36:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002e38:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002e3a:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002e3c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002e3e:	4393      	bics	r3, r2
 8002e40:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002e42:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8002e44:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e46:	4313      	orrs	r3, r2
 8002e48:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 8002e4a:	e7b8      	b.n	8002dbe <HAL_TIM_PWM_ConfigChannel+0x7a>
 8002e4c:	fffffbff 	.word	0xfffffbff

08002e50 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e50:	231f      	movs	r3, #31
{
 8002e52:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e54:	2401      	movs	r4, #1
 8002e56:	4019      	ands	r1, r3
 8002e58:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e5a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002e5c:	6a03      	ldr	r3, [r0, #32]
 8002e5e:	43a3      	bics	r3, r4
 8002e60:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002e62:	6a03      	ldr	r3, [r0, #32]
 8002e64:	431a      	orrs	r2, r3
 8002e66:	6202      	str	r2, [r0, #32]
}
 8002e68:	bd10      	pop	{r4, pc}
	...

08002e6c <HAL_TIM_OC_Start_DMA>:
{
 8002e6c:	b570      	push	{r4, r5, r6, lr}
 8002e6e:	000e      	movs	r6, r1
 8002e70:	0005      	movs	r5, r0
 8002e72:	0011      	movs	r1, r2
 8002e74:	2e08      	cmp	r6, #8
 8002e76:	d01c      	beq.n	8002eb2 <HAL_TIM_OC_Start_DMA+0x46>
 8002e78:	d806      	bhi.n	8002e88 <HAL_TIM_OC_Start_DMA+0x1c>
 8002e7a:	2e00      	cmp	r6, #0
 8002e7c:	d00b      	beq.n	8002e96 <HAL_TIM_OC_Start_DMA+0x2a>
 8002e7e:	2e04      	cmp	r6, #4
 8002e80:	d014      	beq.n	8002eac <HAL_TIM_OC_Start_DMA+0x40>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002e82:	002a      	movs	r2, r5
 8002e84:	3243      	adds	r2, #67	@ 0x43
 8002e86:	e008      	b.n	8002e9a <HAL_TIM_OC_Start_DMA+0x2e>
 8002e88:	2e0c      	cmp	r6, #12
 8002e8a:	d015      	beq.n	8002eb8 <HAL_TIM_OC_Start_DMA+0x4c>
 8002e8c:	2e10      	cmp	r6, #16
 8002e8e:	d1f8      	bne.n	8002e82 <HAL_TIM_OC_Start_DMA+0x16>
 8002e90:	0002      	movs	r2, r0
 8002e92:	3242      	adds	r2, #66	@ 0x42
 8002e94:	e001      	b.n	8002e9a <HAL_TIM_OC_Start_DMA+0x2e>
 8002e96:	0002      	movs	r2, r0
 8002e98:	323e      	adds	r2, #62	@ 0x3e
 8002e9a:	7814      	ldrb	r4, [r2, #0]
    return HAL_BUSY;
 8002e9c:	2002      	movs	r0, #2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002e9e:	3c02      	subs	r4, #2
 8002ea0:	4262      	negs	r2, r4
 8002ea2:	4154      	adcs	r4, r2
 8002ea4:	b2e4      	uxtb	r4, r4
 8002ea6:	2c00      	cmp	r4, #0
 8002ea8:	d009      	beq.n	8002ebe <HAL_TIM_OC_Start_DMA+0x52>
}
 8002eaa:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002eac:	0002      	movs	r2, r0
 8002eae:	323f      	adds	r2, #63	@ 0x3f
 8002eb0:	e7f3      	b.n	8002e9a <HAL_TIM_OC_Start_DMA+0x2e>
 8002eb2:	0002      	movs	r2, r0
 8002eb4:	3240      	adds	r2, #64	@ 0x40
 8002eb6:	e7f0      	b.n	8002e9a <HAL_TIM_OC_Start_DMA+0x2e>
 8002eb8:	0002      	movs	r2, r0
 8002eba:	3241      	adds	r2, #65	@ 0x41
 8002ebc:	e7ed      	b.n	8002e9a <HAL_TIM_OC_Start_DMA+0x2e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002ebe:	2e08      	cmp	r6, #8
 8002ec0:	d024      	beq.n	8002f0c <HAL_TIM_OC_Start_DMA+0xa0>
 8002ec2:	d806      	bhi.n	8002ed2 <HAL_TIM_OC_Start_DMA+0x66>
 8002ec4:	2e00      	cmp	r6, #0
 8002ec6:	d00b      	beq.n	8002ee0 <HAL_TIM_OC_Start_DMA+0x74>
 8002ec8:	2e04      	cmp	r6, #4
 8002eca:	d01c      	beq.n	8002f06 <HAL_TIM_OC_Start_DMA+0x9a>
 8002ecc:	002a      	movs	r2, r5
 8002ece:	3243      	adds	r2, #67	@ 0x43
 8002ed0:	e008      	b.n	8002ee4 <HAL_TIM_OC_Start_DMA+0x78>
 8002ed2:	2e0c      	cmp	r6, #12
 8002ed4:	d025      	beq.n	8002f22 <HAL_TIM_OC_Start_DMA+0xb6>
 8002ed6:	2e10      	cmp	r6, #16
 8002ed8:	d1f8      	bne.n	8002ecc <HAL_TIM_OC_Start_DMA+0x60>
 8002eda:	002a      	movs	r2, r5
 8002edc:	3242      	adds	r2, #66	@ 0x42
 8002ede:	e017      	b.n	8002f10 <HAL_TIM_OC_Start_DMA+0xa4>
 8002ee0:	002a      	movs	r2, r5
 8002ee2:	323e      	adds	r2, #62	@ 0x3e
 8002ee4:	7812      	ldrb	r2, [r2, #0]
 8002ee6:	2a01      	cmp	r2, #1
 8002ee8:	d119      	bne.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
    if ((pData == NULL) || (Length == 0U))
 8002eea:	2900      	cmp	r1, #0
 8002eec:	d017      	beq.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d015      	beq.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	2e08      	cmp	r6, #8
 8002ef6:	d066      	beq.n	8002fc6 <HAL_TIM_OC_Start_DMA+0x15a>
 8002ef8:	d816      	bhi.n	8002f28 <HAL_TIM_OC_Start_DMA+0xbc>
 8002efa:	2e00      	cmp	r6, #0
 8002efc:	d01b      	beq.n	8002f36 <HAL_TIM_OC_Start_DMA+0xca>
 8002efe:	2e04      	cmp	r6, #4
 8002f00:	d04c      	beq.n	8002f9c <HAL_TIM_OC_Start_DMA+0x130>
 8002f02:	3543      	adds	r5, #67	@ 0x43
 8002f04:	e015      	b.n	8002f32 <HAL_TIM_OC_Start_DMA+0xc6>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002f06:	002a      	movs	r2, r5
 8002f08:	323f      	adds	r2, #63	@ 0x3f
 8002f0a:	e7eb      	b.n	8002ee4 <HAL_TIM_OC_Start_DMA+0x78>
 8002f0c:	002a      	movs	r2, r5
 8002f0e:	3240      	adds	r2, #64	@ 0x40
 8002f10:	7812      	ldrb	r2, [r2, #0]
 8002f12:	3a01      	subs	r2, #1
 8002f14:	4250      	negs	r0, r2
 8002f16:	4142      	adcs	r2, r0
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	2a00      	cmp	r2, #0
 8002f1c:	d1e5      	bne.n	8002eea <HAL_TIM_OC_Start_DMA+0x7e>
      return HAL_ERROR;
 8002f1e:	2001      	movs	r0, #1
 8002f20:	e7c3      	b.n	8002eaa <HAL_TIM_OC_Start_DMA+0x3e>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002f22:	002a      	movs	r2, r5
 8002f24:	3241      	adds	r2, #65	@ 0x41
 8002f26:	e7f3      	b.n	8002f10 <HAL_TIM_OC_Start_DMA+0xa4>
 8002f28:	2e0c      	cmp	r6, #12
 8002f2a:	d061      	beq.n	8002ff0 <HAL_TIM_OC_Start_DMA+0x184>
 8002f2c:	2e10      	cmp	r6, #16
 8002f2e:	d1e8      	bne.n	8002f02 <HAL_TIM_OC_Start_DMA+0x96>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f30:	3542      	adds	r5, #66	@ 0x42
 8002f32:	702a      	strb	r2, [r5, #0]
  switch (Channel)
 8002f34:	e7f3      	b.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f36:	0028      	movs	r0, r5
 8002f38:	303e      	adds	r0, #62	@ 0x3e
 8002f3a:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002f3c:	6a68      	ldr	r0, [r5, #36]	@ 0x24
 8002f3e:	4a3d      	ldr	r2, [pc, #244]	@ (8003034 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002f40:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002f42:	4a3d      	ldr	r2, [pc, #244]	@ (8003038 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002f44:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002f46:	4a3d      	ldr	r2, [pc, #244]	@ (800303c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002f48:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002f4a:	682a      	ldr	r2, [r5, #0]
 8002f4c:	3234      	adds	r2, #52	@ 0x34
 8002f4e:	f7fe fd75 	bl	8001a3c <HAL_DMA_Start_IT>
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d1e3      	bne.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002f56:	2380      	movs	r3, #128	@ 0x80
 8002f58:	682a      	ldr	r2, [r5, #0]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	68d1      	ldr	r1, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f5e:	682c      	ldr	r4, [r5, #0]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002f60:	430b      	orrs	r3, r1
 8002f62:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002f64:	0031      	movs	r1, r6
 8002f66:	2201      	movs	r2, #1
 8002f68:	0020      	movs	r0, r4
 8002f6a:	f7ff ff71 	bl	8002e50 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f6e:	4a34      	ldr	r2, [pc, #208]	@ (8003040 <HAL_TIM_OC_Start_DMA+0x1d4>)
 8002f70:	4294      	cmp	r4, r2
 8002f72:	d005      	beq.n	8002f80 <HAL_TIM_OC_Start_DMA+0x114>
 8002f74:	4b33      	ldr	r3, [pc, #204]	@ (8003044 <HAL_TIM_OC_Start_DMA+0x1d8>)
 8002f76:	429c      	cmp	r4, r3
 8002f78:	d002      	beq.n	8002f80 <HAL_TIM_OC_Start_DMA+0x114>
 8002f7a:	4b33      	ldr	r3, [pc, #204]	@ (8003048 <HAL_TIM_OC_Start_DMA+0x1dc>)
 8002f7c:	429c      	cmp	r4, r3
 8002f7e:	d14c      	bne.n	800301a <HAL_TIM_OC_Start_DMA+0x1ae>
      __HAL_TIM_MOE_ENABLE(htim);
 8002f80:	2380      	movs	r3, #128	@ 0x80
 8002f82:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002f84:	021b      	lsls	r3, r3, #8
 8002f86:	430b      	orrs	r3, r1
 8002f88:	6463      	str	r3, [r4, #68]	@ 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f8a:	4294      	cmp	r4, r2
 8002f8c:	d148      	bne.n	8003020 <HAL_TIM_OC_Start_DMA+0x1b4>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f8e:	68a3      	ldr	r3, [r4, #8]
 8002f90:	4a2e      	ldr	r2, [pc, #184]	@ (800304c <HAL_TIM_OC_Start_DMA+0x1e0>)
 8002f92:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f94:	2b06      	cmp	r3, #6
 8002f96:	d148      	bne.n	800302a <HAL_TIM_OC_Start_DMA+0x1be>
    return HAL_BUSY;
 8002f98:	2000      	movs	r0, #0
 8002f9a:	e786      	b.n	8002eaa <HAL_TIM_OC_Start_DMA+0x3e>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f9c:	0028      	movs	r0, r5
 8002f9e:	303f      	adds	r0, #63	@ 0x3f
 8002fa0:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002fa2:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 8002fa4:	4a23      	ldr	r2, [pc, #140]	@ (8003034 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002fa6:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002fa8:	4a23      	ldr	r2, [pc, #140]	@ (8003038 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002faa:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002fac:	4a23      	ldr	r2, [pc, #140]	@ (800303c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002fae:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002fb0:	682a      	ldr	r2, [r5, #0]
 8002fb2:	3238      	adds	r2, #56	@ 0x38
 8002fb4:	f7fe fd42 	bl	8001a3c <HAL_DMA_Start_IT>
 8002fb8:	2800      	cmp	r0, #0
 8002fba:	d1b0      	bne.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	682a      	ldr	r2, [r5, #0]
 8002fc0:	00db      	lsls	r3, r3, #3
 8002fc2:	68d1      	ldr	r1, [r2, #12]
 8002fc4:	e7cb      	b.n	8002f5e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fc6:	0028      	movs	r0, r5
 8002fc8:	3040      	adds	r0, #64	@ 0x40
 8002fca:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002fcc:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002fce:	4a19      	ldr	r2, [pc, #100]	@ (8003034 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002fd0:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002fd2:	4a19      	ldr	r2, [pc, #100]	@ (8003038 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002fd4:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002fd6:	4a19      	ldr	r2, [pc, #100]	@ (800303c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8002fd8:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002fda:	682a      	ldr	r2, [r5, #0]
 8002fdc:	323c      	adds	r2, #60	@ 0x3c
 8002fde:	f7fe fd2d 	bl	8001a3c <HAL_DMA_Start_IT>
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	d19b      	bne.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002fe6:	2380      	movs	r3, #128	@ 0x80
 8002fe8:	682a      	ldr	r2, [r5, #0]
 8002fea:	011b      	lsls	r3, r3, #4
 8002fec:	68d1      	ldr	r1, [r2, #12]
 8002fee:	e7b6      	b.n	8002f5e <HAL_TIM_OC_Start_DMA+0xf2>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002ff0:	0028      	movs	r0, r5
 8002ff2:	3041      	adds	r0, #65	@ 0x41
 8002ff4:	7002      	strb	r2, [r0, #0]
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002ff6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002ff8:	4a0e      	ldr	r2, [pc, #56]	@ (8003034 <HAL_TIM_OC_Start_DMA+0x1c8>)
 8002ffa:	62c2      	str	r2, [r0, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ffc:	4a0e      	ldr	r2, [pc, #56]	@ (8003038 <HAL_TIM_OC_Start_DMA+0x1cc>)
 8002ffe:	6302      	str	r2, [r0, #48]	@ 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003000:	4a0e      	ldr	r2, [pc, #56]	@ (800303c <HAL_TIM_OC_Start_DMA+0x1d0>)
 8003002:	6342      	str	r2, [r0, #52]	@ 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003004:	682a      	ldr	r2, [r5, #0]
 8003006:	3240      	adds	r2, #64	@ 0x40
 8003008:	f7fe fd18 	bl	8001a3c <HAL_DMA_Start_IT>
 800300c:	2800      	cmp	r0, #0
 800300e:	d186      	bne.n	8002f1e <HAL_TIM_OC_Start_DMA+0xb2>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003010:	2380      	movs	r3, #128	@ 0x80
 8003012:	682a      	ldr	r2, [r5, #0]
 8003014:	015b      	lsls	r3, r3, #5
 8003016:	68d1      	ldr	r1, [r2, #12]
 8003018:	e7a1      	b.n	8002f5e <HAL_TIM_OC_Start_DMA+0xf2>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301a:	4b0d      	ldr	r3, [pc, #52]	@ (8003050 <HAL_TIM_OC_Start_DMA+0x1e4>)
 800301c:	429c      	cmp	r4, r3
 800301e:	d0b6      	beq.n	8002f8e <HAL_TIM_OC_Start_DMA+0x122>
      __HAL_TIM_ENABLE(htim);
 8003020:	2301      	movs	r3, #1
 8003022:	6822      	ldr	r2, [r4, #0]
 8003024:	4313      	orrs	r3, r2
 8003026:	6023      	str	r3, [r4, #0]
 8003028:	e7b6      	b.n	8002f98 <HAL_TIM_OC_Start_DMA+0x12c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800302a:	2280      	movs	r2, #128	@ 0x80
 800302c:	0252      	lsls	r2, r2, #9
 800302e:	4293      	cmp	r3, r2
 8003030:	d1f6      	bne.n	8003020 <HAL_TIM_OC_Start_DMA+0x1b4>
 8003032:	e7b1      	b.n	8002f98 <HAL_TIM_OC_Start_DMA+0x12c>
 8003034:	08002939 	.word	0x08002939
 8003038:	080029ab 	.word	0x080029ab
 800303c:	08002b3f 	.word	0x08002b3f
 8003040:	40012c00 	.word	0x40012c00
 8003044:	40014400 	.word	0x40014400
 8003048:	40014800 	.word	0x40014800
 800304c:	00010007 	.word	0x00010007
 8003050:	40000400 	.word	0x40000400

08003054 <HAL_TIM_PWM_Start_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
 8003054:	b510      	push	{r4, lr}
 8003056:	f7ff ff09 	bl	8002e6c <HAL_TIM_OC_Start_DMA>
 800305a:	bd10      	pop	{r4, pc}

0800305c <HAL_TIM_OC_Stop_DMA>:
{
 800305c:	b570      	push	{r4, r5, r6, lr}
 800305e:	0004      	movs	r4, r0
 8003060:	000e      	movs	r6, r1
  switch (Channel)
 8003062:	2908      	cmp	r1, #8
 8003064:	d04b      	beq.n	80030fe <HAL_TIM_OC_Stop_DMA+0xa2>
 8003066:	d805      	bhi.n	8003074 <HAL_TIM_OC_Stop_DMA+0x18>
 8003068:	2900      	cmp	r1, #0
 800306a:	d00c      	beq.n	8003086 <HAL_TIM_OC_Stop_DMA+0x2a>
 800306c:	2904      	cmp	r1, #4
 800306e:	d03f      	beq.n	80030f0 <HAL_TIM_OC_Stop_DMA+0x94>
 8003070:	2001      	movs	r0, #1
}
 8003072:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003074:	290c      	cmp	r1, #12
 8003076:	d1fb      	bne.n	8003070 <HAL_TIM_OC_Stop_DMA+0x14>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003078:	6802      	ldr	r2, [r0, #0]
 800307a:	4929      	ldr	r1, [pc, #164]	@ (8003120 <HAL_TIM_OC_Stop_DMA+0xc4>)
 800307c:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800307e:	6b00      	ldr	r0, [r0, #48]	@ 0x30
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003080:	400b      	ands	r3, r1
 8003082:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003084:	e005      	b.n	8003092 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003086:	6802      	ldr	r2, [r0, #0]
 8003088:	4926      	ldr	r1, [pc, #152]	@ (8003124 <HAL_TIM_OC_Stop_DMA+0xc8>)
 800308a:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800308c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800308e:	400b      	ands	r3, r1
 8003090:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003092:	f7fe fd55 	bl	8001b40 <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003096:	6825      	ldr	r5, [r4, #0]
 8003098:	2200      	movs	r2, #0
 800309a:	0031      	movs	r1, r6
 800309c:	0028      	movs	r0, r5
 800309e:	f7ff fed7 	bl	8002e50 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030a2:	4b21      	ldr	r3, [pc, #132]	@ (8003128 <HAL_TIM_OC_Stop_DMA+0xcc>)
 80030a4:	4a21      	ldr	r2, [pc, #132]	@ (800312c <HAL_TIM_OC_Stop_DMA+0xd0>)
 80030a6:	429d      	cmp	r5, r3
 80030a8:	d005      	beq.n	80030b6 <HAL_TIM_OC_Stop_DMA+0x5a>
 80030aa:	4b21      	ldr	r3, [pc, #132]	@ (8003130 <HAL_TIM_OC_Stop_DMA+0xd4>)
 80030ac:	429d      	cmp	r5, r3
 80030ae:	d002      	beq.n	80030b6 <HAL_TIM_OC_Stop_DMA+0x5a>
 80030b0:	4b20      	ldr	r3, [pc, #128]	@ (8003134 <HAL_TIM_OC_Stop_DMA+0xd8>)
 80030b2:	429d      	cmp	r5, r3
 80030b4:	d10a      	bne.n	80030cc <HAL_TIM_OC_Stop_DMA+0x70>
      __HAL_TIM_MOE_DISABLE(htim);
 80030b6:	6a2b      	ldr	r3, [r5, #32]
 80030b8:	4213      	tst	r3, r2
 80030ba:	d107      	bne.n	80030cc <HAL_TIM_OC_Stop_DMA+0x70>
 80030bc:	6a29      	ldr	r1, [r5, #32]
 80030be:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <HAL_TIM_OC_Stop_DMA+0xdc>)
 80030c0:	4219      	tst	r1, r3
 80030c2:	d103      	bne.n	80030cc <HAL_TIM_OC_Stop_DMA+0x70>
 80030c4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80030c6:	491d      	ldr	r1, [pc, #116]	@ (800313c <HAL_TIM_OC_Stop_DMA+0xe0>)
 80030c8:	400b      	ands	r3, r1
 80030ca:	646b      	str	r3, [r5, #68]	@ 0x44
    __HAL_TIM_DISABLE(htim);
 80030cc:	6a2b      	ldr	r3, [r5, #32]
 80030ce:	4213      	tst	r3, r2
 80030d0:	d107      	bne.n	80030e2 <HAL_TIM_OC_Stop_DMA+0x86>
 80030d2:	6a2a      	ldr	r2, [r5, #32]
 80030d4:	4b18      	ldr	r3, [pc, #96]	@ (8003138 <HAL_TIM_OC_Stop_DMA+0xdc>)
 80030d6:	421a      	tst	r2, r3
 80030d8:	d103      	bne.n	80030e2 <HAL_TIM_OC_Stop_DMA+0x86>
 80030da:	2201      	movs	r2, #1
 80030dc:	682b      	ldr	r3, [r5, #0]
 80030de:	4393      	bics	r3, r2
 80030e0:	602b      	str	r3, [r5, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80030e2:	2301      	movs	r3, #1
 80030e4:	2e00      	cmp	r6, #0
 80030e6:	d111      	bne.n	800310c <HAL_TIM_OC_Stop_DMA+0xb0>
 80030e8:	343e      	adds	r4, #62	@ 0x3e
  switch (Channel)
 80030ea:	2000      	movs	r0, #0
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80030ec:	7023      	strb	r3, [r4, #0]
 80030ee:	e7c0      	b.n	8003072 <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80030f0:	6802      	ldr	r2, [r0, #0]
 80030f2:	4913      	ldr	r1, [pc, #76]	@ (8003140 <HAL_TIM_OC_Stop_DMA+0xe4>)
 80030f4:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80030f6:	6a80      	ldr	r0, [r0, #40]	@ 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80030f8:	400b      	ands	r3, r1
 80030fa:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80030fc:	e7c9      	b.n	8003092 <HAL_TIM_OC_Stop_DMA+0x36>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80030fe:	6802      	ldr	r2, [r0, #0]
 8003100:	4910      	ldr	r1, [pc, #64]	@ (8003144 <HAL_TIM_OC_Stop_DMA+0xe8>)
 8003102:	68d3      	ldr	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003104:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003106:	400b      	ands	r3, r1
 8003108:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800310a:	e7c2      	b.n	8003092 <HAL_TIM_OC_Stop_DMA+0x36>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800310c:	2e04      	cmp	r6, #4
 800310e:	d101      	bne.n	8003114 <HAL_TIM_OC_Stop_DMA+0xb8>
 8003110:	343f      	adds	r4, #63	@ 0x3f
 8003112:	e7ea      	b.n	80030ea <HAL_TIM_OC_Stop_DMA+0x8e>
 8003114:	2e08      	cmp	r6, #8
 8003116:	d101      	bne.n	800311c <HAL_TIM_OC_Stop_DMA+0xc0>
 8003118:	3440      	adds	r4, #64	@ 0x40
 800311a:	e7e6      	b.n	80030ea <HAL_TIM_OC_Stop_DMA+0x8e>
 800311c:	3441      	adds	r4, #65	@ 0x41
 800311e:	e7e4      	b.n	80030ea <HAL_TIM_OC_Stop_DMA+0x8e>
 8003120:	ffffefff 	.word	0xffffefff
 8003124:	fffffdff 	.word	0xfffffdff
 8003128:	40012c00 	.word	0x40012c00
 800312c:	00001111 	.word	0x00001111
 8003130:	40014400 	.word	0x40014400
 8003134:	40014800 	.word	0x40014800
 8003138:	00000444 	.word	0x00000444
 800313c:	ffff7fff 	.word	0xffff7fff
 8003140:	fffffbff 	.word	0xfffffbff
 8003144:	fffff7ff 	.word	0xfffff7ff

08003148 <HAL_TIM_PWM_Stop_DMA>:
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
 8003148:	b510      	push	{r4, lr}
 800314a:	f7ff ff87 	bl	800305c <HAL_TIM_OC_Stop_DMA>
 800314e:	bd10      	pop	{r4, pc}

08003150 <HAL_TIMEx_ConfigBreakDeadTime>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
<<<<<<< HEAD
 8002c50:	b510      	push	{r4, lr}
=======
<<<<<<< HEAD
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	60fb      	str	r3, [r7, #12]
=======
 8003150:	b510      	push	{r4, lr}
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< HEAD
 8002c52:	0004      	movs	r4, r0
 8002c54:	343c      	adds	r4, #60	@ 0x3c
 8002c56:	7823      	ldrb	r3, [r4, #0]
{
 8002c58:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8002c5a:	2002      	movs	r0, #2
 8002c5c:	2b01      	cmp	r3, #1
 8002c5e:	d039      	beq.n	8002cd4 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
=======
<<<<<<< HEAD
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	223c      	movs	r2, #60	@ 0x3c
 8003e82:	5c9b      	ldrb	r3, [r3, r2]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d101      	bne.n	8003e8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e88:	2302      	movs	r3, #2
 8003e8a:	e06f      	b.n	8003f6c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	223c      	movs	r2, #60	@ 0x3c
 8003e90:	2101      	movs	r1, #1
 8003e92:	5499      	strb	r1, [r3, r2]

=======
 8003152:	0004      	movs	r4, r0
 8003154:	343c      	adds	r4, #60	@ 0x3c
 8003156:	7823      	ldrb	r3, [r4, #0]
{
 8003158:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 800315a:	2002      	movs	r0, #2
 800315c:	2b01      	cmp	r3, #1
 800315e:	d039      	beq.n	80031d4 <HAL_TIMEx_ConfigBreakDeadTime+0x84>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
<<<<<<< HEAD
=======
<<<<<<< HEAD
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	22ff      	movs	r2, #255	@ 0xff
 8003e98:	4393      	bics	r3, r2
 8003e9a:	001a      	movs	r2, r3
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	60fb      	str	r3, [r7, #12]
>>>>>>> main
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002c60:	481d      	ldr	r0, [pc, #116]	@ (8002cd8 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8002c62:	68cb      	ldr	r3, [r1, #12]
 8002c64:	4003      	ands	r3, r0
 8002c66:	6888      	ldr	r0, [r1, #8]
 8002c68:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002c6a:	481c      	ldr	r0, [pc, #112]	@ (8002cdc <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8002c6c:	4003      	ands	r3, r0
 8002c6e:	6848      	ldr	r0, [r1, #4]
 8002c70:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002c72:	481b      	ldr	r0, [pc, #108]	@ (8002ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8002c74:	4003      	ands	r3, r0
 8002c76:	6808      	ldr	r0, [r1, #0]
 8002c78:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002c7a:	481a      	ldr	r0, [pc, #104]	@ (8002ce4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 8002c7c:	4003      	ands	r3, r0
 8002c7e:	6908      	ldr	r0, [r1, #16]
 8002c80:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002c82:	4819      	ldr	r0, [pc, #100]	@ (8002ce8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8002c84:	4003      	ands	r3, r0
 8002c86:	6948      	ldr	r0, [r1, #20]
 8002c88:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002c8a:	4818      	ldr	r0, [pc, #96]	@ (8002cec <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 8002c8c:	4003      	ands	r3, r0
 8002c8e:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8002c90:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002c92:	4817      	ldr	r0, [pc, #92]	@ (8002cf0 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8002c94:	4003      	ands	r3, r0
 8002c96:	6988      	ldr	r0, [r1, #24]
 8002c98:	0400      	lsls	r0, r0, #16
 8002c9a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002c9c:	4815      	ldr	r0, [pc, #84]	@ (8002cf4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002c9e:	4003      	ands	r3, r0
 8002ca0:	69c8      	ldr	r0, [r1, #28]
 8002ca2:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
<<<<<<< HEAD
 8002ca4:	6810      	ldr	r0, [r2, #0]
 8002ca6:	4a14      	ldr	r2, [pc, #80]	@ (8002cf8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002ca8:	4290      	cmp	r0, r2
 8002caa:	d110      	bne.n	8002cce <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
=======
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8003f94 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	d11c      	bne.n	8003f5a <HAL_TIMEx_ConfigBreakDeadTime+0xea>
=======
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003160:	481d      	ldr	r0, [pc, #116]	@ (80031d8 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8003162:	68cb      	ldr	r3, [r1, #12]
 8003164:	4003      	ands	r3, r0
 8003166:	6888      	ldr	r0, [r1, #8]
 8003168:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800316a:	481c      	ldr	r0, [pc, #112]	@ (80031dc <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 800316c:	4003      	ands	r3, r0
 800316e:	6848      	ldr	r0, [r1, #4]
 8003170:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003172:	481b      	ldr	r0, [pc, #108]	@ (80031e0 <HAL_TIMEx_ConfigBreakDeadTime+0x90>)
 8003174:	4003      	ands	r3, r0
 8003176:	6808      	ldr	r0, [r1, #0]
 8003178:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800317a:	481a      	ldr	r0, [pc, #104]	@ (80031e4 <HAL_TIMEx_ConfigBreakDeadTime+0x94>)
 800317c:	4003      	ands	r3, r0
 800317e:	6908      	ldr	r0, [r1, #16]
 8003180:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003182:	4819      	ldr	r0, [pc, #100]	@ (80031e8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8003184:	4003      	ands	r3, r0
 8003186:	6948      	ldr	r0, [r1, #20]
 8003188:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800318a:	4818      	ldr	r0, [pc, #96]	@ (80031ec <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 800318c:	4003      	ands	r3, r0
 800318e:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8003190:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003192:	4817      	ldr	r0, [pc, #92]	@ (80031f0 <HAL_TIMEx_ConfigBreakDeadTime+0xa0>)
 8003194:	4003      	ands	r3, r0
 8003196:	6988      	ldr	r0, [r1, #24]
 8003198:	0400      	lsls	r0, r0, #16
 800319a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800319c:	4815      	ldr	r0, [pc, #84]	@ (80031f4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 800319e:	4003      	ands	r3, r0
 80031a0:	69c8      	ldr	r0, [r1, #28]
 80031a2:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80031a4:	6810      	ldr	r0, [r2, #0]
 80031a6:	4a14      	ldr	r2, [pc, #80]	@ (80031f8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80031a8:	4290      	cmp	r0, r2
 80031aa:	d110      	bne.n	80031ce <HAL_TIMEx_ConfigBreakDeadTime+0x7e>
>>>>>>> 53-création-de-la-gui
>>>>>>> main
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
<<<<<<< HEAD
 8002cac:	4a13      	ldr	r2, [pc, #76]	@ (8002cfc <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002cae:	4013      	ands	r3, r2
 8002cb0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8002cb2:	0512      	lsls	r2, r2, #20
 8002cb4:	431a      	orrs	r2, r3
=======
<<<<<<< HEAD
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4a1d      	ldr	r2, [pc, #116]	@ (8003f98 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003f24:	401a      	ands	r2, r3
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f2a:	051b      	lsls	r3, r3, #20
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]
>>>>>>> main
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002cb6:	4b12      	ldr	r3, [pc, #72]	@ (8002d00 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002cb8:	401a      	ands	r2, r3
 8002cba:	6a0b      	ldr	r3, [r1, #32]
 8002cbc:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002cbe:	4b11      	ldr	r3, [pc, #68]	@ (8002d04 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 8002cc4:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
<<<<<<< HEAD
 8002cc6:	4b10      	ldr	r3, [pc, #64]	@ (8002d08 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002cc8:	401a      	ands	r2, r3
 8002cca:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8002ccc:	4313      	orrs	r3, r2
=======
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	4a15      	ldr	r2, [pc, #84]	@ (8003fa4 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003f50:	401a      	ands	r2, r3
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f56:	4313      	orrs	r3, r2
 8003f58:	60fb      	str	r3, [r7, #12]
=======
 80031ac:	4a13      	ldr	r2, [pc, #76]	@ (80031fc <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 80031b2:	0512      	lsls	r2, r2, #20
 80031b4:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80031b6:	4b12      	ldr	r3, [pc, #72]	@ (8003200 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80031b8:	401a      	ands	r2, r3
 80031ba:	6a0b      	ldr	r3, [r1, #32]
 80031bc:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80031be:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80031c0:	401a      	ands	r2, r3
 80031c2:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80031c4:	431a      	orrs	r2, r3
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80031c6:	4b10      	ldr	r3, [pc, #64]	@ (8003208 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80031c8:	401a      	ands	r2, r3
 80031ca:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80031cc:	4313      	orrs	r3, r2
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
<<<<<<< HEAD
 8002cce:	6443      	str	r3, [r0, #68]	@ 0x44
=======
<<<<<<< HEAD
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	645a      	str	r2, [r3, #68]	@ 0x44
>>>>>>> main

  __HAL_UNLOCK(htim);
 8002cd0:	2000      	movs	r0, #0
 8002cd2:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8002cd4:	bd10      	pop	{r4, pc}
 8002cd6:	46c0      	nop			@ (mov r8, r8)
 8002cd8:	fffffcff 	.word	0xfffffcff
 8002cdc:	fffffbff 	.word	0xfffffbff
 8002ce0:	fffff7ff 	.word	0xfffff7ff
 8002ce4:	ffffefff 	.word	0xffffefff
 8002ce8:	ffffdfff 	.word	0xffffdfff
 8002cec:	ffffbfff 	.word	0xffffbfff
 8002cf0:	fff0ffff 	.word	0xfff0ffff
 8002cf4:	efffffff 	.word	0xefffffff
 8002cf8:	40012c00 	.word	0x40012c00
 8002cfc:	ff0fffff 	.word	0xff0fffff
 8002d00:	feffffff 	.word	0xfeffffff
 8002d04:	fdffffff 	.word	0xfdffffff
 8002d08:	dfffffff 	.word	0xdfffffff

08002d0c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8002d0c:	4770      	bx	lr

08002d0e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 8002d0e:	4770      	bx	lr

08002d10 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8002d10:	4770      	bx	lr
	...

<<<<<<< HEAD
08002d14 <UART_EndRxTransfer>:
=======
080046f4 <UART_EndRxTransfer>:
=======
 80031ce:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80031d0:	2000      	movs	r0, #0
 80031d2:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80031d4:	bd10      	pop	{r4, pc}
 80031d6:	46c0      	nop			@ (mov r8, r8)
 80031d8:	fffffcff 	.word	0xfffffcff
 80031dc:	fffffbff 	.word	0xfffffbff
 80031e0:	fffff7ff 	.word	0xfffff7ff
 80031e4:	ffffefff 	.word	0xffffefff
 80031e8:	ffffdfff 	.word	0xffffdfff
 80031ec:	ffffbfff 	.word	0xffffbfff
 80031f0:	fff0ffff 	.word	0xfff0ffff
 80031f4:	efffffff 	.word	0xefffffff
 80031f8:	40012c00 	.word	0x40012c00
 80031fc:	ff0fffff 	.word	0xff0fffff
 8003200:	feffffff 	.word	0xfeffffff
 8003204:	fdffffff 	.word	0xfdffffff
 8003208:	dfffffff 	.word	0xdfffffff

0800320c <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 800320c:	4770      	bx	lr

0800320e <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800320e:	4770      	bx	lr

08003210 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 8003210:	4770      	bx	lr
	...

08003214 <UART_EndRxTransfer>:
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
<<<<<<< HEAD
 8002d14:	b530      	push	{r4, r5, lr}
=======
<<<<<<< HEAD
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b08e      	sub	sp, #56	@ 0x38
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
>>>>>>> main
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d16:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d20:	6801      	ldr	r1, [r0, #0]
 8002d22:	4d13      	ldr	r5, [pc, #76]	@ (8002d70 <UART_EndRxTransfer+0x5c>)
 8002d24:	680b      	ldr	r3, [r1, #0]
 8002d26:	402b      	ands	r3, r5
 8002d28:	600b      	str	r3, [r1, #0]
 8002d2a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d2e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d32:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002d36:	6802      	ldr	r2, [r0, #0]
 8002d38:	4c0e      	ldr	r4, [pc, #56]	@ (8002d74 <UART_EndRxTransfer+0x60>)
 8002d3a:	6893      	ldr	r3, [r2, #8]
 8002d3c:	4023      	ands	r3, r4
 8002d3e:	6093      	str	r3, [r2, #8]
 8002d40:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d44:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8002d46:	2b01      	cmp	r3, #1
 8002d48:	d10a      	bne.n	8002d60 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d4a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
<<<<<<< HEAD
 8002d52:	2410      	movs	r4, #16
 8002d54:	6802      	ldr	r2, [r0, #0]
 8002d56:	6813      	ldr	r3, [r2, #0]
 8002d58:	43a3      	bics	r3, r4
 8002d5a:	6013      	str	r3, [r2, #0]
 8002d5c:	f381 8810 	msr	PRIMASK, r1
=======
 8004770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004772:	2301      	movs	r3, #1
 8004774:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f383 8810 	msr	PRIMASK, r3
}
 800477c:	46c0      	nop			@ (mov r8, r8)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2110      	movs	r1, #16
 800478a:	438a      	bics	r2, r1
 800478c:	601a      	str	r2, [r3, #0]
 800478e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004790:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	f383 8810 	msr	PRIMASK, r3
}
 8004798:	46c0      	nop			@ (mov r8, r8)
=======
 8003214:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003216:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321a:	2201      	movs	r2, #1
 800321c:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003220:	6801      	ldr	r1, [r0, #0]
 8003222:	4d13      	ldr	r5, [pc, #76]	@ (8003270 <UART_EndRxTransfer+0x5c>)
 8003224:	680b      	ldr	r3, [r1, #0]
 8003226:	402b      	ands	r3, r5
 8003228:	600b      	str	r3, [r1, #0]
 800322a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800322e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003232:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003236:	6802      	ldr	r2, [r0, #0]
 8003238:	4c0e      	ldr	r4, [pc, #56]	@ (8003274 <UART_EndRxTransfer+0x60>)
 800323a:	6893      	ldr	r3, [r2, #8]
 800323c:	4023      	ands	r3, r4
 800323e:	6093      	str	r3, [r2, #8]
 8003240:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003244:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003246:	2b01      	cmp	r3, #1
 8003248:	d10a      	bne.n	8003260 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800324a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003252:	2410      	movs	r4, #16
 8003254:	6802      	ldr	r2, [r0, #0]
 8003256:	6813      	ldr	r3, [r2, #0]
 8003258:	43a3      	bics	r3, r4
 800325a:	6013      	str	r3, [r2, #0]
 800325c:	f381 8810 	msr	PRIMASK, r1
>>>>>>> 53-création-de-la-gui
>>>>>>> main
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
<<<<<<< HEAD
 8002d60:	0003      	movs	r3, r0
 8002d62:	2220      	movs	r2, #32
 8002d64:	338c      	adds	r3, #140	@ 0x8c
 8002d66:	601a      	str	r2, [r3, #0]
=======
<<<<<<< HEAD
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	228c      	movs	r2, #140	@ 0x8c
 800479e:	2120      	movs	r1, #32
 80047a0:	5099      	str	r1, [r3, r2]
>>>>>>> main
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d6c:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8002d6e:	bd30      	pop	{r4, r5, pc}
 8002d70:	fffffedf 	.word	0xfffffedf
 8002d74:	effffffe 	.word	0xeffffffe

08002d78 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8002d78:	4770      	bx	lr

08002d7a <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8002d7a:	4770      	bx	lr

08002d7c <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d7c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	0002      	movs	r2, r0
{
 8002d82:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002d84:	325e      	adds	r2, #94	@ 0x5e
 8002d86:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002d88:	3a08      	subs	r2, #8
 8002d8a:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d8c:	f7ff fff5 	bl	8002d7a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d90:	bd10      	pop	{r4, pc}

08002d92 <HAL_UARTEx_RxEventCallback>:
}
 8002d92:	4770      	bx	lr

08002d94 <HAL_UART_IRQHandler>:
{
 8002d94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d96:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002d98:	4dc1      	ldr	r5, [pc, #772]	@ (80030a0 <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d9a:	69cb      	ldr	r3, [r1, #28]
{
 8002d9c:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d9e:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002da0:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 8002da2:	422b      	tst	r3, r5
 8002da4:	d110      	bne.n	8002dc8 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002da6:	2520      	movs	r5, #32
 8002da8:	422b      	tst	r3, r5
 8002daa:	d100      	bne.n	8002dae <HAL_UART_IRQHandler+0x1a>
 8002dac:	e09b      	b.n	8002ee6 <HAL_UART_IRQHandler+0x152>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002dae:	2680      	movs	r6, #128	@ 0x80
 8002db0:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002db2:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002db4:	4006      	ands	r6, r0
 8002db6:	4335      	orrs	r5, r6
 8002db8:	d100      	bne.n	8002dbc <HAL_UART_IRQHandler+0x28>
 8002dba:	e094      	b.n	8002ee6 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 8002dbc:	6f63      	ldr	r3, [r4, #116]	@ 0x74
      huart->TxISR(huart);
 8002dbe:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d000      	beq.n	8002dc6 <HAL_UART_IRQHandler+0x32>
 8002dc4:	e085      	b.n	8002ed2 <HAL_UART_IRQHandler+0x13e>
 8002dc6:	e085      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002dc8:	4db6      	ldr	r5, [pc, #728]	@ (80030a4 <HAL_UART_IRQHandler+0x310>)
 8002dca:	4005      	ands	r5, r0
 8002dcc:	9500      	str	r5, [sp, #0]
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002dce:	4db6      	ldr	r5, [pc, #728]	@ (80030a8 <HAL_UART_IRQHandler+0x314>)
 8002dd0:	9e00      	ldr	r6, [sp, #0]
 8002dd2:	4015      	ands	r5, r2
 8002dd4:	4335      	orrs	r5, r6
 8002dd6:	d100      	bne.n	8002dda <HAL_UART_IRQHandler+0x46>
 8002dd8:	e085      	b.n	8002ee6 <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002dda:	0025      	movs	r5, r4
 8002ddc:	2601      	movs	r6, #1
 8002dde:	3590      	adds	r5, #144	@ 0x90
 8002de0:	4233      	tst	r3, r6
 8002de2:	d005      	beq.n	8002df0 <HAL_UART_IRQHandler+0x5c>
 8002de4:	05d7      	lsls	r7, r2, #23
 8002de6:	d503      	bpl.n	8002df0 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002de8:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dea:	682f      	ldr	r7, [r5, #0]
 8002dec:	433e      	orrs	r6, r7
 8002dee:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002df0:	2602      	movs	r6, #2
 8002df2:	4233      	tst	r3, r6
 8002df4:	d00c      	beq.n	8002e10 <HAL_UART_IRQHandler+0x7c>
 8002df6:	07c7      	lsls	r7, r0, #31
 8002df8:	d50a      	bpl.n	8002e10 <HAL_UART_IRQHandler+0x7c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dfa:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002dfc:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002dfe:	3790      	adds	r7, #144	@ 0x90
 8002e00:	683e      	ldr	r6, [r7, #0]
 8002e02:	9701      	str	r7, [sp, #4]
 8002e04:	46b4      	mov	ip, r6
 8002e06:	2604      	movs	r6, #4
 8002e08:	4667      	mov	r7, ip
 8002e0a:	433e      	orrs	r6, r7
 8002e0c:	9f01      	ldr	r7, [sp, #4]
 8002e0e:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002e10:	2604      	movs	r6, #4
 8002e12:	4233      	tst	r3, r6
 8002e14:	d00c      	beq.n	8002e30 <HAL_UART_IRQHandler+0x9c>
 8002e16:	07c7      	lsls	r7, r0, #31
 8002e18:	d50a      	bpl.n	8002e30 <HAL_UART_IRQHandler+0x9c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e1a:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002e1c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002e1e:	3790      	adds	r7, #144	@ 0x90
 8002e20:	683e      	ldr	r6, [r7, #0]
 8002e22:	9701      	str	r7, [sp, #4]
 8002e24:	46b4      	mov	ip, r6
 8002e26:	2602      	movs	r6, #2
 8002e28:	4667      	mov	r7, ip
 8002e2a:	433e      	orrs	r6, r7
 8002e2c:	9f01      	ldr	r7, [sp, #4]
 8002e2e:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002e30:	2608      	movs	r6, #8
 8002e32:	46b4      	mov	ip, r6
 8002e34:	4233      	tst	r3, r6
 8002e36:	d009      	beq.n	8002e4c <HAL_UART_IRQHandler+0xb8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002e38:	2720      	movs	r7, #32
 8002e3a:	9e00      	ldr	r6, [sp, #0]
 8002e3c:	4017      	ands	r7, r2
 8002e3e:	4337      	orrs	r7, r6
 8002e40:	d004      	beq.n	8002e4c <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e42:	4666      	mov	r6, ip
 8002e44:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e46:	682f      	ldr	r7, [r5, #0]
 8002e48:	433e      	orrs	r6, r7
 8002e4a:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002e4c:	2680      	movs	r6, #128	@ 0x80
 8002e4e:	0136      	lsls	r6, r6, #4
 8002e50:	4233      	tst	r3, r6
 8002e52:	d006      	beq.n	8002e62 <HAL_UART_IRQHandler+0xce>
 8002e54:	0157      	lsls	r7, r2, #5
 8002e56:	d504      	bpl.n	8002e62 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e58:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002e5a:	2120      	movs	r1, #32
 8002e5c:	682e      	ldr	r6, [r5, #0]
 8002e5e:	4331      	orrs	r1, r6
 8002e60:	6029      	str	r1, [r5, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e62:	6829      	ldr	r1, [r5, #0]
 8002e64:	2900      	cmp	r1, #0
 8002e66:	d035      	beq.n	8002ed4 <HAL_UART_IRQHandler+0x140>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002e68:	2120      	movs	r1, #32
 8002e6a:	420b      	tst	r3, r1
 8002e6c:	d00a      	beq.n	8002e84 <HAL_UART_IRQHandler+0xf0>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002e6e:	2380      	movs	r3, #128	@ 0x80
 8002e70:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002e72:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002e74:	4003      	ands	r3, r0
 8002e76:	4319      	orrs	r1, r3
 8002e78:	d004      	beq.n	8002e84 <HAL_UART_IRQHandler+0xf0>
        if (huart->RxISR != NULL)
 8002e7a:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_UART_IRQHandler+0xf0>
          huart->RxISR(huart);
 8002e80:	0020      	movs	r0, r4
 8002e82:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e84:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8002e86:	682b      	ldr	r3, [r5, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e88:	2740      	movs	r7, #64	@ 0x40
 8002e8a:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002e8c:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e8e:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002e90:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8002e92:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002e94:	431e      	orrs	r6, r3
 8002e96:	d022      	beq.n	8002ede <HAL_UART_IRQHandler+0x14a>
        UART_EndRxTransfer(huart);
 8002e98:	f7ff ff3c 	bl	8002d14 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	423b      	tst	r3, r7
 8002ea2:	d018      	beq.n	8002ed6 <HAL_UART_IRQHandler+0x142>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ea4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002eae:	0025      	movs	r5, r4
 8002eb0:	cd04      	ldmia	r5!, {r2}
 8002eb2:	6893      	ldr	r3, [r2, #8]
 8002eb4:	43bb      	bics	r3, r7
 8002eb6:	6093      	str	r3, [r2, #8]
 8002eb8:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8002ebc:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d009      	beq.n	8002ed6 <HAL_UART_IRQHandler+0x142>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ec2:	4b7a      	ldr	r3, [pc, #488]	@ (80030ac <HAL_UART_IRQHandler+0x318>)
 8002ec4:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ec6:	f7fe fd0d 	bl	80018e4 <HAL_DMA_Abort_IT>
 8002eca:	2800      	cmp	r0, #0
 8002ecc:	d002      	beq.n	8002ed4 <HAL_UART_IRQHandler+0x140>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ece:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 8002ed0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8002ed2:	4798      	blx	r3
}
 8002ed4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8002ed6:	0020      	movs	r0, r4
 8002ed8:	f7ff ff4f 	bl	8002d7a <HAL_UART_ErrorCallback>
 8002edc:	e7fa      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
        HAL_UART_ErrorCallback(huart);
 8002ede:	f7ff ff4c 	bl	8002d7a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee2:	602e      	str	r6, [r5, #0]
 8002ee4:	e7f6      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ee6:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 8002ee8:	2d01      	cmp	r5, #1
 8002eea:	d000      	beq.n	8002eee <HAL_UART_IRQHandler+0x15a>
 8002eec:	e09f      	b.n	800302e <HAL_UART_IRQHandler+0x29a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002eee:	2610      	movs	r6, #16
 8002ef0:	4233      	tst	r3, r6
 8002ef2:	d100      	bne.n	8002ef6 <HAL_UART_IRQHandler+0x162>
 8002ef4:	e09b      	b.n	800302e <HAL_UART_IRQHandler+0x29a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002ef6:	4232      	tst	r2, r6
 8002ef8:	d100      	bne.n	8002efc <HAL_UART_IRQHandler+0x168>
 8002efa:	e098      	b.n	800302e <HAL_UART_IRQHandler+0x29a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002efc:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002efe:	6889      	ldr	r1, [r1, #8]
 8002f00:	2340      	movs	r3, #64	@ 0x40
 8002f02:	000a      	movs	r2, r1
 8002f04:	401a      	ands	r2, r3
 8002f06:	4219      	tst	r1, r3
 8002f08:	d057      	beq.n	8002fba <HAL_UART_IRQHandler+0x226>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f0a:	1d21      	adds	r1, r4, #4
 8002f0c:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 8002f0e:	6810      	ldr	r0, [r2, #0]
 8002f10:	6842      	ldr	r2, [r0, #4]
 8002f12:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8002f14:	2a00      	cmp	r2, #0
 8002f16:	d0dd      	beq.n	8002ed4 <HAL_UART_IRQHandler+0x140>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f18:	0027      	movs	r7, r4
 8002f1a:	375c      	adds	r7, #92	@ 0x5c
 8002f1c:	883f      	ldrh	r7, [r7, #0]
 8002f1e:	4297      	cmp	r7, r2
 8002f20:	d9d8      	bls.n	8002ed4 <HAL_UART_IRQHandler+0x140>
        huart->RxXferCount = nb_remaining_rx_data;
 8002f22:	0027      	movs	r7, r4
 8002f24:	375e      	adds	r7, #94	@ 0x5e
 8002f26:	803a      	strh	r2, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002f28:	6802      	ldr	r2, [r0, #0]
 8002f2a:	2020      	movs	r0, #32
 8002f2c:	4684      	mov	ip, r0
 8002f2e:	4010      	ands	r0, r2
 8002f30:	9000      	str	r0, [sp, #0]
 8002f32:	4660      	mov	r0, ip
 8002f34:	4202      	tst	r2, r0
 8002f36:	d132      	bne.n	8002f9e <HAL_UART_IRQHandler+0x20a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f38:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f40:	6820      	ldr	r0, [r4, #0]
 8002f42:	4e5b      	ldr	r6, [pc, #364]	@ (80030b0 <HAL_UART_IRQHandler+0x31c>)
 8002f44:	6802      	ldr	r2, [r0, #0]
 8002f46:	4032      	ands	r2, r6
 8002f48:	6002      	str	r2, [r0, #0]
 8002f4a:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f4e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f52:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f56:	6820      	ldr	r0, [r4, #0]
 8002f58:	6882      	ldr	r2, [r0, #8]
 8002f5a:	43aa      	bics	r2, r5
 8002f5c:	6082      	str	r2, [r0, #8]
 8002f5e:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f62:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f66:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f6a:	6820      	ldr	r0, [r4, #0]
 8002f6c:	6882      	ldr	r2, [r0, #8]
 8002f6e:	439a      	bics	r2, r3
 8002f70:	6082      	str	r2, [r0, #8]
 8002f72:	f387 8810 	msr	PRIMASK, r7
          huart->RxState = HAL_UART_STATE_READY;
 8002f76:	0023      	movs	r3, r4
 8002f78:	4662      	mov	r2, ip
 8002f7a:	338c      	adds	r3, #140	@ 0x8c
 8002f7c:	601a      	str	r2, [r3, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f7e:	9b00      	ldr	r3, [sp, #0]
 8002f80:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f82:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f86:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f8a:	6822      	ldr	r2, [r4, #0]
 8002f8c:	350f      	adds	r5, #15
 8002f8e:	6813      	ldr	r3, [r2, #0]
 8002f90:	43ab      	bics	r3, r5
 8002f92:	6013      	str	r3, [r2, #0]
 8002f94:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002f98:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 8002f9a:	f7fe fc69 	bl	8001870 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002f9e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fa0:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fa2:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fa4:	0023      	movs	r3, r4
 8002fa6:	325c      	adds	r2, #92	@ 0x5c
 8002fa8:	335e      	adds	r3, #94	@ 0x5e
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	8811      	ldrh	r1, [r2, #0]
 8002fae:	1ac9      	subs	r1, r1, r3
 8002fb0:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002fb2:	0020      	movs	r0, r4
 8002fb4:	f7ff feed 	bl	8002d92 <HAL_UARTEx_RxEventCallback>
 8002fb8:	e78c      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fba:	0023      	movs	r3, r4
 8002fbc:	0020      	movs	r0, r4
 8002fbe:	335c      	adds	r3, #92	@ 0x5c
 8002fc0:	305e      	adds	r0, #94	@ 0x5e
 8002fc2:	8819      	ldrh	r1, [r3, #0]
 8002fc4:	8803      	ldrh	r3, [r0, #0]
      if ((huart->RxXferCount > 0U)
 8002fc6:	8800      	ldrh	r0, [r0, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fc8:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8002fca:	2800      	cmp	r0, #0
 8002fcc:	d100      	bne.n	8002fd0 <HAL_UART_IRQHandler+0x23c>
 8002fce:	e781      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002fd0:	1ac9      	subs	r1, r1, r3
 8002fd2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8002fd4:	2900      	cmp	r1, #0
 8002fd6:	d100      	bne.n	8002fda <HAL_UART_IRQHandler+0x246>
 8002fd8:	e77c      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fda:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fde:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002fe2:	6820      	ldr	r0, [r4, #0]
 8002fe4:	4e33      	ldr	r6, [pc, #204]	@ (80030b4 <HAL_UART_IRQHandler+0x320>)
 8002fe6:	6803      	ldr	r3, [r0, #0]
 8002fe8:	4033      	ands	r3, r6
 8002fea:	6003      	str	r3, [r0, #0]
 8002fec:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ff0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff4:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002ff8:	6820      	ldr	r0, [r4, #0]
 8002ffa:	4e2f      	ldr	r6, [pc, #188]	@ (80030b8 <HAL_UART_IRQHandler+0x324>)
 8002ffc:	6883      	ldr	r3, [r0, #8]
 8002ffe:	4033      	ands	r3, r6
 8003000:	6083      	str	r3, [r0, #8]
 8003002:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8003006:	0023      	movs	r3, r4
 8003008:	2020      	movs	r0, #32
 800300a:	338c      	adds	r3, #140	@ 0x8c
 800300c:	6018      	str	r0, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800300e:	66e2      	str	r2, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8003010:	6762      	str	r2, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003012:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003016:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800301a:	2510      	movs	r5, #16
 800301c:	6822      	ldr	r2, [r4, #0]
 800301e:	6813      	ldr	r3, [r2, #0]
 8003020:	43ab      	bics	r3, r5
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003028:	2302      	movs	r3, #2
 800302a:	6723      	str	r3, [r4, #112]	@ 0x70
 800302c:	e7c1      	b.n	8002fb2 <HAL_UART_IRQHandler+0x21e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800302e:	2580      	movs	r5, #128	@ 0x80
 8003030:	036d      	lsls	r5, r5, #13
 8003032:	422b      	tst	r3, r5
 8003034:	d006      	beq.n	8003044 <HAL_UART_IRQHandler+0x2b0>
 8003036:	0246      	lsls	r6, r0, #9
 8003038:	d504      	bpl.n	8003044 <HAL_UART_IRQHandler+0x2b0>
    HAL_UARTEx_WakeupCallback(huart);
 800303a:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800303c:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800303e:	f000 fe1b 	bl	8003c78 <HAL_UARTEx_WakeupCallback>
    return;
 8003042:	e747      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003044:	2180      	movs	r1, #128	@ 0x80
 8003046:	420b      	tst	r3, r1
 8003048:	d007      	beq.n	800305a <HAL_UART_IRQHandler+0x2c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800304a:	2580      	movs	r5, #128	@ 0x80
 800304c:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800304e:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003050:	4028      	ands	r0, r5
 8003052:	4301      	orrs	r1, r0
 8003054:	d001      	beq.n	800305a <HAL_UART_IRQHandler+0x2c6>
    if (huart->TxISR != NULL)
 8003056:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003058:	e6b1      	b.n	8002dbe <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800305a:	2140      	movs	r1, #64	@ 0x40
 800305c:	420b      	tst	r3, r1
 800305e:	d016      	beq.n	800308e <HAL_UART_IRQHandler+0x2fa>
 8003060:	420a      	tst	r2, r1
 8003062:	d014      	beq.n	800308e <HAL_UART_IRQHandler+0x2fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003064:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003068:	2301      	movs	r3, #1
 800306a:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800306e:	6822      	ldr	r2, [r4, #0]
 8003070:	6813      	ldr	r3, [r2, #0]
 8003072:	438b      	bics	r3, r1
 8003074:	6013      	str	r3, [r2, #0]
 8003076:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800307a:	0023      	movs	r3, r4
 800307c:	2220      	movs	r2, #32
 800307e:	3388      	adds	r3, #136	@ 0x88
 8003080:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003082:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003084:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8003086:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8003088:	f7ff fe76 	bl	8002d78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800308c:	e722      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800308e:	0219      	lsls	r1, r3, #8
 8003090:	d514      	bpl.n	80030bc <HAL_UART_IRQHandler+0x328>
 8003092:	0051      	lsls	r1, r2, #1
 8003094:	d512      	bpl.n	80030bc <HAL_UART_IRQHandler+0x328>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003096:	0020      	movs	r0, r4
 8003098:	f000 fdf0 	bl	8003c7c <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800309c:	e71a      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	0000080f 	.word	0x0000080f
 80030a4:	10000001 	.word	0x10000001
 80030a8:	04000120 	.word	0x04000120
 80030ac:	08002d7d 	.word	0x08002d7d
 80030b0:	fffffeff 	.word	0xfffffeff
 80030b4:	fffffedf 	.word	0xfffffedf
 80030b8:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80030bc:	01db      	lsls	r3, r3, #7
 80030be:	d400      	bmi.n	80030c2 <HAL_UART_IRQHandler+0x32e>
 80030c0:	e708      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
 80030c2:	2a00      	cmp	r2, #0
 80030c4:	db00      	blt.n	80030c8 <HAL_UART_IRQHandler+0x334>
 80030c6:	e705      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80030c8:	0020      	movs	r0, r4
 80030ca:	f000 fdd6 	bl	8003c7a <HAL_UARTEx_RxFifoFullCallback>
    return;
 80030ce:	e701      	b.n	8002ed4 <HAL_UART_IRQHandler+0x140>

080030d0 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030d0:	0001      	movs	r1, r0
{
 80030d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80030d4:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030d6:	318c      	adds	r1, #140	@ 0x8c
 80030d8:	680c      	ldr	r4, [r1, #0]
  uint16_t uhMask = huart->Mask;
 80030da:	3360      	adds	r3, #96	@ 0x60
 80030dc:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80030de:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030e0:	2c22      	cmp	r4, #34	@ 0x22
 80030e2:	d157      	bne.n	8003194 <UART_RxISR_8BIT+0xc4>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80030e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80030e6:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 80030e8:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 80030ea:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80030ec:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 80030ee:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80030f0:	325e      	adds	r2, #94	@ 0x5e
    huart->pRxBuffPtr++;
 80030f2:	3301      	adds	r3, #1
 80030f4:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80030f6:	8813      	ldrh	r3, [r2, #0]
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 80030fe:	8813      	ldrh	r3, [r2, #0]
 8003100:	b29c      	uxth	r4, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d142      	bne.n	800318c <UART_RxISR_8BIT+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003106:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310a:	3301      	adds	r3, #1
 800310c:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003110:	6805      	ldr	r5, [r0, #0]
 8003112:	4f23      	ldr	r7, [pc, #140]	@ (80031a0 <UART_RxISR_8BIT+0xd0>)
 8003114:	682a      	ldr	r2, [r5, #0]
 8003116:	403a      	ands	r2, r7
 8003118:	602a      	str	r2, [r5, #0]
 800311a:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800311e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003122:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003126:	6805      	ldr	r5, [r0, #0]
 8003128:	68aa      	ldr	r2, [r5, #8]
 800312a:	439a      	bics	r2, r3
 800312c:	60aa      	str	r2, [r5, #8]
 800312e:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003132:	2220      	movs	r2, #32
 8003134:	600a      	str	r2, [r1, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003136:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003138:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800313a:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 800313c:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800313e:	0212      	lsls	r2, r2, #8
 8003140:	d50a      	bpl.n	8003158 <UART_RxISR_8BIT+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003142:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003146:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800314a:	6802      	ldr	r2, [r0, #0]
 800314c:	4c15      	ldr	r4, [pc, #84]	@ (80031a4 <UART_RxISR_8BIT+0xd4>)
 800314e:	6813      	ldr	r3, [r2, #0]
 8003150:	4023      	ands	r3, r4
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003158:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800315a:	2b01      	cmp	r3, #1
 800315c:	d117      	bne.n	800318e <UART_RxISR_8BIT+0xbe>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800315e:	2200      	movs	r2, #0
 8003160:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003162:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003166:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800316a:	6801      	ldr	r1, [r0, #0]
 800316c:	330f      	adds	r3, #15
 800316e:	680a      	ldr	r2, [r1, #0]
 8003170:	439a      	bics	r2, r3
 8003172:	600a      	str	r2, [r1, #0]
 8003174:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003178:	6802      	ldr	r2, [r0, #0]
 800317a:	69d1      	ldr	r1, [r2, #28]
 800317c:	4219      	tst	r1, r3
 800317e:	d000      	beq.n	8003182 <UART_RxISR_8BIT+0xb2>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003180:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003182:	0003      	movs	r3, r0
 8003184:	335c      	adds	r3, #92	@ 0x5c
 8003186:	8819      	ldrh	r1, [r3, #0]
 8003188:	f7ff fe03 	bl	8002d92 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800318c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 800318e:	f7fd fcab 	bl	8000ae8 <HAL_UART_RxCpltCallback>
 8003192:	e7fb      	b.n	800318c <UART_RxISR_8BIT+0xbc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003194:	2208      	movs	r2, #8
 8003196:	6999      	ldr	r1, [r3, #24]
 8003198:	430a      	orrs	r2, r1
 800319a:	619a      	str	r2, [r3, #24]
}
 800319c:	e7f6      	b.n	800318c <UART_RxISR_8BIT+0xbc>
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	fffffedf 	.word	0xfffffedf
 80031a4:	fbffffff 	.word	0xfbffffff

080031a8 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031a8:	0002      	movs	r2, r0
{
 80031aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80031ac:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031ae:	328c      	adds	r2, #140	@ 0x8c
 80031b0:	6811      	ldr	r1, [r2, #0]
  uint16_t uhMask = huart->Mask;
 80031b2:	3360      	adds	r3, #96	@ 0x60
 80031b4:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80031b6:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80031b8:	2922      	cmp	r1, #34	@ 0x22
 80031ba:	d156      	bne.n	800326a <UART_RxISR_16BIT+0xc2>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80031bc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80031be:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 80031c0:	4021      	ands	r1, r4
 80031c2:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80031c4:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80031c6:	3302      	adds	r3, #2
 80031c8:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80031ca:	315e      	adds	r1, #94	@ 0x5e
 80031cc:	880b      	ldrh	r3, [r1, #0]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 80031d4:	880b      	ldrh	r3, [r1, #0]
 80031d6:	b29c      	uxth	r4, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d142      	bne.n	8003262 <UART_RxISR_16BIT+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031dc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e0:	3301      	adds	r3, #1
 80031e2:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80031e6:	6805      	ldr	r5, [r0, #0]
 80031e8:	4f22      	ldr	r7, [pc, #136]	@ (8003274 <UART_RxISR_16BIT+0xcc>)
 80031ea:	6829      	ldr	r1, [r5, #0]
 80031ec:	4039      	ands	r1, r7
 80031ee:	6029      	str	r1, [r5, #0]
 80031f0:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031f4:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f8:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031fc:	6805      	ldr	r5, [r0, #0]
 80031fe:	68a9      	ldr	r1, [r5, #8]
 8003200:	4399      	bics	r1, r3
 8003202:	60a9      	str	r1, [r5, #8]
 8003204:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003208:	2120      	movs	r1, #32
 800320a:	6011      	str	r1, [r2, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800320c:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800320e:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003210:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8003212:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003214:	0212      	lsls	r2, r2, #8
 8003216:	d50a      	bpl.n	800322e <UART_RxISR_16BIT+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003218:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321c:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003220:	6802      	ldr	r2, [r0, #0]
 8003222:	4c15      	ldr	r4, [pc, #84]	@ (8003278 <UART_RxISR_16BIT+0xd0>)
 8003224:	6813      	ldr	r3, [r2, #0]
 8003226:	4023      	ands	r3, r4
 8003228:	6013      	str	r3, [r2, #0]
 800322a:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800322e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003230:	2b01      	cmp	r3, #1
 8003232:	d117      	bne.n	8003264 <UART_RxISR_16BIT+0xbc>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003234:	2200      	movs	r2, #0
 8003236:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003238:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800323c:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003240:	6801      	ldr	r1, [r0, #0]
 8003242:	330f      	adds	r3, #15
 8003244:	680a      	ldr	r2, [r1, #0]
 8003246:	439a      	bics	r2, r3
 8003248:	600a      	str	r2, [r1, #0]
 800324a:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800324e:	6802      	ldr	r2, [r0, #0]
 8003250:	69d1      	ldr	r1, [r2, #28]
 8003252:	4219      	tst	r1, r3
 8003254:	d000      	beq.n	8003258 <UART_RxISR_16BIT+0xb0>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003256:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003258:	0003      	movs	r3, r0
 800325a:	335c      	adds	r3, #92	@ 0x5c
 800325c:	8819      	ldrh	r1, [r3, #0]
 800325e:	f7ff fd98 	bl	8002d92 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003262:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8003264:	f7fd fc40 	bl	8000ae8 <HAL_UART_RxCpltCallback>
 8003268:	e7fb      	b.n	8003262 <UART_RxISR_16BIT+0xba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800326a:	2208      	movs	r2, #8
 800326c:	6999      	ldr	r1, [r3, #24]
 800326e:	430a      	orrs	r2, r1
 8003270:	619a      	str	r2, [r3, #24]
}
 8003272:	e7f6      	b.n	8003262 <UART_RxISR_16BIT+0xba>
 8003274:	fffffedf 	.word	0xfffffedf
 8003278:	fbffffff 	.word	0xfbffffff

0800327c <UART_RxISR_8BIT_FIFOEN>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 800327c:	0003      	movs	r3, r0
{
 800327e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 8003280:	3360      	adds	r3, #96	@ 0x60
 8003282:	881b      	ldrh	r3, [r3, #0]
{
 8003284:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8003286:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003288:	6803      	ldr	r3, [r0, #0]
{
 800328a:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800328c:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003296:	0002      	movs	r2, r0
 8003298:	328c      	adds	r2, #140	@ 0x8c
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	2a22      	cmp	r2, #34	@ 0x22
 800329e:	d000      	beq.n	80032a2 <UART_RxISR_8BIT_FIFOEN+0x26>
 80032a0:	e0c4      	b.n	800342c <UART_RxISR_8BIT_FIFOEN+0x1b0>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80032a2:	0003      	movs	r3, r0
 80032a4:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d002      	beq.n	80032b2 <UART_RxISR_8BIT_FIFOEN+0x36>
 80032ac:	2320      	movs	r3, #32
 80032ae:	421d      	tst	r5, r3
 80032b0:	d108      	bne.n	80032c4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80032b2:	0023      	movs	r3, r4
 80032b4:	335e      	adds	r3, #94	@ 0x5e
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d000      	beq.n	80032c0 <UART_RxISR_8BIT_FIFOEN+0x44>
 80032be:	e095      	b.n	80033ec <UART_RxISR_8BIT_FIFOEN+0x170>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80032c0:	b005      	add	sp, #20
 80032c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 80032c4:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80032c6:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80032c8:	9902      	ldr	r1, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80032ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80032cc:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80032ce:	400b      	ands	r3, r1
 80032d0:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80032d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80032d4:	365e      	adds	r6, #94	@ 0x5e
      huart->pRxBuffPtr++;
 80032d6:	3301      	adds	r3, #1
 80032d8:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80032da:	8833      	ldrh	r3, [r6, #0]
      isrflags = READ_REG(huart->Instance->ISR);
 80032dc:	6822      	ldr	r2, [r4, #0]
      huart->RxXferCount--;
 80032de:	3b01      	subs	r3, #1
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	8033      	strh	r3, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80032e4:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80032e6:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80032e8:	421d      	tst	r5, r3
 80032ea:	d02f      	beq.n	800334c <UART_RxISR_8BIT_FIFOEN+0xd0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80032ec:	3b06      	subs	r3, #6
 80032ee:	421d      	tst	r5, r3
 80032f0:	d008      	beq.n	8003304 <UART_RxISR_8BIT_FIFOEN+0x88>
 80032f2:	9903      	ldr	r1, [sp, #12]
 80032f4:	05c9      	lsls	r1, r1, #23
 80032f6:	d505      	bpl.n	8003304 <UART_RxISR_8BIT_FIFOEN+0x88>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032f8:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80032fa:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032fc:	3190      	adds	r1, #144	@ 0x90
 80032fe:	6808      	ldr	r0, [r1, #0]
 8003300:	4303      	orrs	r3, r0
 8003302:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003304:	2302      	movs	r3, #2
 8003306:	421d      	tst	r5, r3
 8003308:	d009      	beq.n	800331e <UART_RxISR_8BIT_FIFOEN+0xa2>
 800330a:	9901      	ldr	r1, [sp, #4]
 800330c:	07c9      	lsls	r1, r1, #31
 800330e:	d506      	bpl.n	800331e <UART_RxISR_8BIT_FIFOEN+0xa2>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003310:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003312:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003314:	3190      	adds	r1, #144	@ 0x90
 8003316:	6808      	ldr	r0, [r1, #0]
 8003318:	18db      	adds	r3, r3, r3
 800331a:	4303      	orrs	r3, r0
 800331c:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800331e:	2304      	movs	r3, #4
 8003320:	421d      	tst	r5, r3
 8003322:	d009      	beq.n	8003338 <UART_RxISR_8BIT_FIFOEN+0xbc>
 8003324:	9901      	ldr	r1, [sp, #4]
 8003326:	07c9      	lsls	r1, r1, #31
 8003328:	d506      	bpl.n	8003338 <UART_RxISR_8BIT_FIFOEN+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800332a:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800332c:	0022      	movs	r2, r4
 800332e:	3290      	adds	r2, #144	@ 0x90
 8003330:	6811      	ldr	r1, [r2, #0]
 8003332:	3b02      	subs	r3, #2
 8003334:	430b      	orrs	r3, r1
 8003336:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003338:	0027      	movs	r7, r4
 800333a:	3790      	adds	r7, #144	@ 0x90
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d004      	beq.n	800334c <UART_RxISR_8BIT_FIFOEN+0xd0>
          HAL_UART_ErrorCallback(huart);
 8003342:	0020      	movs	r0, r4
 8003344:	f7ff fd19 	bl	8002d7a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003348:	2300      	movs	r3, #0
 800334a:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 800334c:	8833      	ldrh	r3, [r6, #0]
 800334e:	b299      	uxth	r1, r3
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1ab      	bne.n	80032ac <UART_RxISR_8BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003354:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003358:	3301      	adds	r3, #1
 800335a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800335e:	6820      	ldr	r0, [r4, #0]
 8003360:	4f35      	ldr	r7, [pc, #212]	@ (8003438 <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 8003362:	6802      	ldr	r2, [r0, #0]
 8003364:	403a      	ands	r2, r7
 8003366:	6002      	str	r2, [r0, #0]
 8003368:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800336c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003370:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003374:	6820      	ldr	r0, [r4, #0]
 8003376:	4f31      	ldr	r7, [pc, #196]	@ (800343c <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 8003378:	6882      	ldr	r2, [r0, #8]
 800337a:	403a      	ands	r2, r7
 800337c:	6082      	str	r2, [r0, #8]
 800337e:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 8003382:	0022      	movs	r2, r4
 8003384:	2020      	movs	r0, #32
 8003386:	328c      	adds	r2, #140	@ 0x8c
 8003388:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800338a:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800338c:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800338e:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 8003390:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003392:	0212      	lsls	r2, r2, #8
 8003394:	d50a      	bpl.n	80033ac <UART_RxISR_8BIT_FIFOEN+0x130>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003396:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339a:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800339e:	6822      	ldr	r2, [r4, #0]
 80033a0:	4827      	ldr	r0, [pc, #156]	@ (8003440 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80033a2:	6813      	ldr	r3, [r2, #0]
 80033a4:	4003      	ands	r3, r0
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033ac:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80033ae:	2b01      	cmp	r3, #1
 80033b0:	d118      	bne.n	80033e4 <UART_RxISR_8BIT_FIFOEN+0x168>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b2:	2200      	movs	r2, #0
 80033b4:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ba:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033be:	6821      	ldr	r1, [r4, #0]
 80033c0:	330f      	adds	r3, #15
 80033c2:	680a      	ldr	r2, [r1, #0]
 80033c4:	439a      	bics	r2, r3
 80033c6:	600a      	str	r2, [r1, #0]
 80033c8:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80033cc:	6822      	ldr	r2, [r4, #0]
 80033ce:	69d1      	ldr	r1, [r2, #28]
 80033d0:	4219      	tst	r1, r3
 80033d2:	d000      	beq.n	80033d6 <UART_RxISR_8BIT_FIFOEN+0x15a>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033d4:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80033d6:	0023      	movs	r3, r4
 80033d8:	335c      	adds	r3, #92	@ 0x5c
 80033da:	0020      	movs	r0, r4
 80033dc:	8819      	ldrh	r1, [r3, #0]
 80033de:	f7ff fcd8 	bl	8002d92 <HAL_UARTEx_RxEventCallback>
 80033e2:	e763      	b.n	80032ac <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80033e4:	0020      	movs	r0, r4
 80033e6:	f7fd fb7f 	bl	8000ae8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80033ea:	e75f      	b.n	80032ac <UART_RxISR_8BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80033ec:	0023      	movs	r3, r4
 80033ee:	3368      	adds	r3, #104	@ 0x68
 80033f0:	881b      	ldrh	r3, [r3, #0]
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d800      	bhi.n	80033f8 <UART_RxISR_8BIT_FIFOEN+0x17c>
 80033f6:	e763      	b.n	80032c0 <UART_RxISR_8BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033fc:	2201      	movs	r2, #1
 80033fe:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003402:	6821      	ldr	r1, [r4, #0]
 8003404:	4d0f      	ldr	r5, [pc, #60]	@ (8003444 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8003406:	688b      	ldr	r3, [r1, #8]
 8003408:	402b      	ands	r3, r5
 800340a:	608b      	str	r3, [r1, #8]
 800340c:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_8BIT;
 8003410:	4b0d      	ldr	r3, [pc, #52]	@ (8003448 <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 8003412:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003414:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003418:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800341c:	2320      	movs	r3, #32
 800341e:	6822      	ldr	r2, [r4, #0]
 8003420:	6810      	ldr	r0, [r2, #0]
 8003422:	4303      	orrs	r3, r0
 8003424:	6013      	str	r3, [r2, #0]
 8003426:	f381 8810 	msr	PRIMASK, r1
}
 800342a:	e749      	b.n	80032c0 <UART_RxISR_8BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800342c:	2208      	movs	r2, #8
 800342e:	6999      	ldr	r1, [r3, #24]
 8003430:	430a      	orrs	r2, r1
 8003432:	619a      	str	r2, [r3, #24]
}
 8003434:	e744      	b.n	80032c0 <UART_RxISR_8BIT_FIFOEN+0x44>
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	fffffeff 	.word	0xfffffeff
 800343c:	effffffe 	.word	0xeffffffe
 8003440:	fbffffff 	.word	0xfbffffff
 8003444:	efffffff 	.word	0xefffffff
 8003448:	080030d1 	.word	0x080030d1

0800344c <UART_RxISR_16BIT_FIFOEN>:
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800344c:	0003      	movs	r3, r0
{
 800344e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 8003450:	3360      	adds	r3, #96	@ 0x60
 8003452:	881b      	ldrh	r3, [r3, #0]
{
 8003454:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8003456:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003458:	6803      	ldr	r3, [r0, #0]
{
 800345a:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800345c:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003462:	689a      	ldr	r2, [r3, #8]
 8003464:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003466:	0002      	movs	r2, r0
 8003468:	328c      	adds	r2, #140	@ 0x8c
 800346a:	6812      	ldr	r2, [r2, #0]
 800346c:	2a22      	cmp	r2, #34	@ 0x22
 800346e:	d000      	beq.n	8003472 <UART_RxISR_16BIT_FIFOEN+0x26>
 8003470:	e0c2      	b.n	80035f8 <UART_RxISR_16BIT_FIFOEN+0x1ac>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003472:	0003      	movs	r3, r0
 8003474:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003476:	881b      	ldrh	r3, [r3, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d002      	beq.n	8003482 <UART_RxISR_16BIT_FIFOEN+0x36>
 800347c:	2320      	movs	r3, #32
 800347e:	421d      	tst	r5, r3
 8003480:	d108      	bne.n	8003494 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003482:	0023      	movs	r3, r4
 8003484:	335e      	adds	r3, #94	@ 0x5e
 8003486:	881b      	ldrh	r3, [r3, #0]
 8003488:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800348a:	2b00      	cmp	r3, #0
 800348c:	d000      	beq.n	8003490 <UART_RxISR_16BIT_FIFOEN+0x44>
 800348e:	e093      	b.n	80035b8 <UART_RxISR_16BIT_FIFOEN+0x16c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003490:	b005      	add	sp, #20
 8003492:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 8003494:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003496:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8003498:	9802      	ldr	r0, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800349a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800349c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800349e:	4001      	ands	r1, r0
 80034a0:	8011      	strh	r1, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80034a2:	3202      	adds	r2, #2
 80034a4:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80034a6:	365e      	adds	r6, #94	@ 0x5e
 80034a8:	8832      	ldrh	r2, [r6, #0]
 80034aa:	3a01      	subs	r2, #1
 80034ac:	b292      	uxth	r2, r2
 80034ae:	8032      	strh	r2, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80034b0:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80034b2:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80034b4:	4215      	tst	r5, r2
 80034b6:	d02f      	beq.n	8003518 <UART_RxISR_16BIT_FIFOEN+0xcc>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80034b8:	3a06      	subs	r2, #6
 80034ba:	4215      	tst	r5, r2
 80034bc:	d008      	beq.n	80034d0 <UART_RxISR_16BIT_FIFOEN+0x84>
 80034be:	9903      	ldr	r1, [sp, #12]
 80034c0:	05c9      	lsls	r1, r1, #23
 80034c2:	d505      	bpl.n	80034d0 <UART_RxISR_16BIT_FIFOEN+0x84>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034c4:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80034c6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80034c8:	3190      	adds	r1, #144	@ 0x90
 80034ca:	6808      	ldr	r0, [r1, #0]
 80034cc:	4302      	orrs	r2, r0
 80034ce:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034d0:	2202      	movs	r2, #2
 80034d2:	4215      	tst	r5, r2
 80034d4:	d009      	beq.n	80034ea <UART_RxISR_16BIT_FIFOEN+0x9e>
 80034d6:	9901      	ldr	r1, [sp, #4]
 80034d8:	07c9      	lsls	r1, r1, #31
 80034da:	d506      	bpl.n	80034ea <UART_RxISR_16BIT_FIFOEN+0x9e>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034dc:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80034de:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80034e0:	3190      	adds	r1, #144	@ 0x90
 80034e2:	6808      	ldr	r0, [r1, #0]
 80034e4:	1892      	adds	r2, r2, r2
 80034e6:	4302      	orrs	r2, r0
 80034e8:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80034ea:	2204      	movs	r2, #4
 80034ec:	4215      	tst	r5, r2
 80034ee:	d009      	beq.n	8003504 <UART_RxISR_16BIT_FIFOEN+0xb8>
 80034f0:	9901      	ldr	r1, [sp, #4]
 80034f2:	07c9      	lsls	r1, r1, #31
 80034f4:	d506      	bpl.n	8003504 <UART_RxISR_16BIT_FIFOEN+0xb8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80034f6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80034f8:	0022      	movs	r2, r4
 80034fa:	2302      	movs	r3, #2
 80034fc:	3290      	adds	r2, #144	@ 0x90
 80034fe:	6811      	ldr	r1, [r2, #0]
 8003500:	430b      	orrs	r3, r1
 8003502:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003504:	0027      	movs	r7, r4
 8003506:	3790      	adds	r7, #144	@ 0x90
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d004      	beq.n	8003518 <UART_RxISR_16BIT_FIFOEN+0xcc>
          HAL_UART_ErrorCallback(huart);
 800350e:	0020      	movs	r0, r4
 8003510:	f7ff fc33 	bl	8002d7a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003514:	2300      	movs	r3, #0
 8003516:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8003518:	8833      	ldrh	r3, [r6, #0]
 800351a:	b299      	uxth	r1, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1ad      	bne.n	800347c <UART_RxISR_16BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003520:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003524:	3301      	adds	r3, #1
 8003526:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800352a:	6820      	ldr	r0, [r4, #0]
 800352c:	4f35      	ldr	r7, [pc, #212]	@ (8003604 <UART_RxISR_16BIT_FIFOEN+0x1b8>)
 800352e:	6802      	ldr	r2, [r0, #0]
 8003530:	403a      	ands	r2, r7
 8003532:	6002      	str	r2, [r0, #0]
 8003534:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003538:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800353c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003540:	6820      	ldr	r0, [r4, #0]
 8003542:	4f31      	ldr	r7, [pc, #196]	@ (8003608 <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8003544:	6882      	ldr	r2, [r0, #8]
 8003546:	403a      	ands	r2, r7
 8003548:	6082      	str	r2, [r0, #8]
 800354a:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 800354e:	0022      	movs	r2, r4
 8003550:	2020      	movs	r0, #32
 8003552:	328c      	adds	r2, #140	@ 0x8c
 8003554:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003556:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003558:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800355a:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 800355c:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800355e:	0212      	lsls	r2, r2, #8
 8003560:	d50a      	bpl.n	8003578 <UART_RxISR_16BIT_FIFOEN+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003562:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003566:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800356a:	6822      	ldr	r2, [r4, #0]
 800356c:	4827      	ldr	r0, [pc, #156]	@ (800360c <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	4003      	ands	r3, r0
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003578:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800357a:	2b01      	cmp	r3, #1
 800357c:	d118      	bne.n	80035b0 <UART_RxISR_16BIT_FIFOEN+0x164>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800357e:	2200      	movs	r2, #0
 8003580:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003582:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003586:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800358a:	6821      	ldr	r1, [r4, #0]
 800358c:	330f      	adds	r3, #15
 800358e:	680a      	ldr	r2, [r1, #0]
 8003590:	439a      	bics	r2, r3
 8003592:	600a      	str	r2, [r1, #0]
 8003594:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003598:	6822      	ldr	r2, [r4, #0]
 800359a:	69d1      	ldr	r1, [r2, #28]
 800359c:	4219      	tst	r1, r3
 800359e:	d000      	beq.n	80035a2 <UART_RxISR_16BIT_FIFOEN+0x156>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80035a0:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80035a2:	0023      	movs	r3, r4
 80035a4:	335c      	adds	r3, #92	@ 0x5c
 80035a6:	0020      	movs	r0, r4
 80035a8:	8819      	ldrh	r1, [r3, #0]
 80035aa:	f7ff fbf2 	bl	8002d92 <HAL_UARTEx_RxEventCallback>
 80035ae:	e765      	b.n	800347c <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80035b0:	0020      	movs	r0, r4
 80035b2:	f7fd fa99 	bl	8000ae8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80035b6:	e761      	b.n	800347c <UART_RxISR_16BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80035b8:	0023      	movs	r3, r4
 80035ba:	3368      	adds	r3, #104	@ 0x68
 80035bc:	881b      	ldrh	r3, [r3, #0]
 80035be:	4293      	cmp	r3, r2
 80035c0:	d800      	bhi.n	80035c4 <UART_RxISR_16BIT_FIFOEN+0x178>
 80035c2:	e765      	b.n	8003490 <UART_RxISR_16BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035c8:	2201      	movs	r2, #1
 80035ca:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80035ce:	6821      	ldr	r1, [r4, #0]
 80035d0:	4d0f      	ldr	r5, [pc, #60]	@ (8003610 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 80035d2:	688b      	ldr	r3, [r1, #8]
 80035d4:	402b      	ands	r3, r5
 80035d6:	608b      	str	r3, [r1, #8]
 80035d8:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_16BIT;
 80035dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003614 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 80035de:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035e0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80035e8:	2320      	movs	r3, #32
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	6810      	ldr	r0, [r2, #0]
 80035ee:	4303      	orrs	r3, r0
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	f381 8810 	msr	PRIMASK, r1
}
 80035f6:	e74b      	b.n	8003490 <UART_RxISR_16BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80035f8:	2208      	movs	r2, #8
 80035fa:	6999      	ldr	r1, [r3, #24]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	619a      	str	r2, [r3, #24]
}
 8003600:	e746      	b.n	8003490 <UART_RxISR_16BIT_FIFOEN+0x44>
 8003602:	46c0      	nop			@ (mov r8, r8)
 8003604:	fffffeff 	.word	0xfffffeff
 8003608:	effffffe 	.word	0xeffffffe
 800360c:	fbffffff 	.word	0xfbffffff
 8003610:	efffffff 	.word	0xefffffff
 8003614:	080031a9 	.word	0x080031a9

08003618 <UART_SetConfig>:
{
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800361c:	6925      	ldr	r5, [r4, #16]
 800361e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003620:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003622:	4329      	orrs	r1, r5
 8003624:	6965      	ldr	r5, [r4, #20]
 8003626:	69c2      	ldr	r2, [r0, #28]
 8003628:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800362a:	6818      	ldr	r0, [r3, #0]
 800362c:	4d49      	ldr	r5, [pc, #292]	@ (8003754 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800362e:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003630:	4028      	ands	r0, r5
 8003632:	4301      	orrs	r1, r0
 8003634:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003636:	6859      	ldr	r1, [r3, #4]
 8003638:	4847      	ldr	r0, [pc, #284]	@ (8003758 <UART_SetConfig+0x140>)
    tmpreg |= huart->Init.OneBitSampling;
 800363a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800363c:	4001      	ands	r1, r0
 800363e:	68e0      	ldr	r0, [r4, #12]
 8003640:	4301      	orrs	r1, r0
 8003642:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003644:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003646:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003648:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800364a:	4d44      	ldr	r5, [pc, #272]	@ (800375c <UART_SetConfig+0x144>)
 800364c:	4028      	ands	r0, r5
 800364e:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003650:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003652:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003654:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003656:	4381      	bics	r1, r0
 8003658:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800365a:	4301      	orrs	r1, r0
 800365c:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800365e:	4940      	ldr	r1, [pc, #256]	@ (8003760 <UART_SetConfig+0x148>)
 8003660:	428b      	cmp	r3, r1
 8003662:	d115      	bne.n	8003690 <UART_SetConfig+0x78>
 8003664:	2103      	movs	r1, #3
 8003666:	4b3f      	ldr	r3, [pc, #252]	@ (8003764 <UART_SetConfig+0x14c>)
 8003668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366a:	400b      	ands	r3, r1
 800366c:	3b01      	subs	r3, #1
 800366e:	2b02      	cmp	r3, #2
 8003670:	d860      	bhi.n	8003734 <UART_SetConfig+0x11c>
 8003672:	493d      	ldr	r1, [pc, #244]	@ (8003768 <UART_SetConfig+0x150>)
 8003674:	5cc8      	ldrb	r0, [r1, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003676:	2380      	movs	r3, #128	@ 0x80
 8003678:	021b      	lsls	r3, r3, #8
 800367a:	429a      	cmp	r2, r3
 800367c:	d12f      	bne.n	80036de <UART_SetConfig+0xc6>
    switch (clocksource)
 800367e:	2808      	cmp	r0, #8
 8003680:	d856      	bhi.n	8003730 <UART_SetConfig+0x118>
 8003682:	f7fc fd4f 	bl	8000124 <__gnu_thumb1_case_uqi>
 8003686:	555b      	.short	0x555b
 8003688:	550b550e 	.word	0x550b550e
 800368c:	5555      	.short	0x5555
 800368e:	0f          	.byte	0x0f
 800368f:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003690:	4936      	ldr	r1, [pc, #216]	@ (800376c <UART_SetConfig+0x154>)
 8003692:	185b      	adds	r3, r3, r1
 8003694:	1e59      	subs	r1, r3, #1
 8003696:	418b      	sbcs	r3, r1
 8003698:	0118      	lsls	r0, r3, #4
 800369a:	e7ec      	b.n	8003676 <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 800369c:	f7fe fcb6 	bl	800200c <HAL_RCC_GetSysClockFreq>
 80036a0:	e04e      	b.n	8003740 <UART_SetConfig+0x128>
    switch (clocksource)
 80036a2:	4a33      	ldr	r2, [pc, #204]	@ (8003770 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036a4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80036a6:	4b33      	ldr	r3, [pc, #204]	@ (8003774 <UART_SetConfig+0x15c>)
 80036a8:	0049      	lsls	r1, r1, #1
 80036aa:	0010      	movs	r0, r2
 80036ac:	5ac9      	ldrh	r1, [r1, r3]
 80036ae:	f7fc fd57 	bl	8000160 <__udivsi3>
 80036b2:	6865      	ldr	r5, [r4, #4]
 80036b4:	0040      	lsls	r0, r0, #1
 80036b6:	086b      	lsrs	r3, r5, #1
 80036b8:	18c0      	adds	r0, r0, r3
 80036ba:	0029      	movs	r1, r5
 80036bc:	f7fc fd50 	bl	8000160 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036c0:	0002      	movs	r2, r0
 80036c2:	4b2d      	ldr	r3, [pc, #180]	@ (8003778 <UART_SetConfig+0x160>)
 80036c4:	3a10      	subs	r2, #16
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d832      	bhi.n	8003730 <UART_SetConfig+0x118>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036ca:	230f      	movs	r3, #15
 80036cc:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036ce:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036d0:	439a      	bics	r2, r3
 80036d2:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036d4:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80036d6:	6822      	ldr	r2, [r4, #0]
 80036d8:	4303      	orrs	r3, r0
 80036da:	60d3      	str	r3, [r2, #12]
 80036dc:	e032      	b.n	8003744 <UART_SetConfig+0x12c>
    switch (clocksource)
 80036de:	2808      	cmp	r0, #8
 80036e0:	d826      	bhi.n	8003730 <UART_SetConfig+0x118>
 80036e2:	f7fc fd1f 	bl	8000124 <__gnu_thumb1_case_uqi>
 80036e6:	251a      	.short	0x251a
 80036e8:	251f2505 	.word	0x251f2505
 80036ec:	2525      	.short	0x2525
 80036ee:	22          	.byte	0x22
 80036ef:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 80036f0:	481f      	ldr	r0, [pc, #124]	@ (8003770 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036f2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80036f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003774 <UART_SetConfig+0x15c>)
 80036f6:	0052      	lsls	r2, r2, #1
 80036f8:	5ad1      	ldrh	r1, [r2, r3]
 80036fa:	f7fc fd31 	bl	8000160 <__udivsi3>
 80036fe:	6865      	ldr	r5, [r4, #4]
 8003700:	086b      	lsrs	r3, r5, #1
 8003702:	18c0      	adds	r0, r0, r3
 8003704:	0029      	movs	r1, r5
 8003706:	f7fc fd2b 	bl	8000160 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800370a:	0002      	movs	r2, r0
 800370c:	4b1a      	ldr	r3, [pc, #104]	@ (8003778 <UART_SetConfig+0x160>)
 800370e:	3a10      	subs	r2, #16
 8003710:	429a      	cmp	r2, r3
 8003712:	d80d      	bhi.n	8003730 <UART_SetConfig+0x118>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003714:	6823      	ldr	r3, [r4, #0]
 8003716:	60d8      	str	r0, [r3, #12]
 8003718:	e014      	b.n	8003744 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 800371a:	f7fe fd65 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800371e:	2800      	cmp	r0, #0
 8003720:	d010      	beq.n	8003744 <UART_SetConfig+0x12c>
 8003722:	e7e6      	b.n	80036f2 <UART_SetConfig+0xda>
        pclk = HAL_RCC_GetSysClockFreq();
 8003724:	f7fe fc72 	bl	800200c <HAL_RCC_GetSysClockFreq>
        break;
 8003728:	e7f9      	b.n	800371e <UART_SetConfig+0x106>
    switch (clocksource)
 800372a:	2080      	movs	r0, #128	@ 0x80
 800372c:	0200      	lsls	r0, r0, #8
 800372e:	e7e0      	b.n	80036f2 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8003730:	2001      	movs	r0, #1
 8003732:	e008      	b.n	8003746 <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003734:	2380      	movs	r3, #128	@ 0x80
 8003736:	021b      	lsls	r3, r3, #8
 8003738:	429a      	cmp	r2, r3
 800373a:	d1ee      	bne.n	800371a <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 800373c:	f7fe fd54 	bl	80021e8 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8003740:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8003742:	d1af      	bne.n	80036a4 <UART_SetConfig+0x8c>
        ret = HAL_ERROR;
 8003744:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8003746:	4b0d      	ldr	r3, [pc, #52]	@ (800377c <UART_SetConfig+0x164>)
 8003748:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800374a:	2300      	movs	r3, #0
 800374c:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800374e:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8003750:	bd70      	pop	{r4, r5, r6, pc}
 8003752:	46c0      	nop			@ (mov r8, r8)
 8003754:	cfff69f3 	.word	0xcfff69f3
 8003758:	ffffcfff 	.word	0xffffcfff
 800375c:	11fff4ff 	.word	0x11fff4ff
 8003760:	40013800 	.word	0x40013800
 8003764:	40021000 	.word	0x40021000
 8003768:	08004954 	.word	0x08004954
 800376c:	bfffbc00 	.word	0xbfffbc00
 8003770:	00f42400 	.word	0x00f42400
 8003774:	08004958 	.word	0x08004958
 8003778:	0000ffef 	.word	0x0000ffef
 800377c:	00010001 	.word	0x00010001

08003780 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003780:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8003782:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003784:	071a      	lsls	r2, r3, #28
 8003786:	d506      	bpl.n	8003796 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003788:	6801      	ldr	r1, [r0, #0]
 800378a:	4c28      	ldr	r4, [pc, #160]	@ (800382c <UART_AdvFeatureConfig+0xac>)
 800378c:	684a      	ldr	r2, [r1, #4]
 800378e:	4022      	ands	r2, r4
 8003790:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003792:	4322      	orrs	r2, r4
 8003794:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003796:	07da      	lsls	r2, r3, #31
 8003798:	d506      	bpl.n	80037a8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800379a:	6801      	ldr	r1, [r0, #0]
 800379c:	4c24      	ldr	r4, [pc, #144]	@ (8003830 <UART_AdvFeatureConfig+0xb0>)
 800379e:	684a      	ldr	r2, [r1, #4]
 80037a0:	4022      	ands	r2, r4
 80037a2:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 80037a4:	4322      	orrs	r2, r4
 80037a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037a8:	079a      	lsls	r2, r3, #30
 80037aa:	d506      	bpl.n	80037ba <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037ac:	6801      	ldr	r1, [r0, #0]
 80037ae:	4c21      	ldr	r4, [pc, #132]	@ (8003834 <UART_AdvFeatureConfig+0xb4>)
 80037b0:	684a      	ldr	r2, [r1, #4]
 80037b2:	4022      	ands	r2, r4
 80037b4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 80037b6:	4322      	orrs	r2, r4
 80037b8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80037ba:	075a      	lsls	r2, r3, #29
 80037bc:	d506      	bpl.n	80037cc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80037be:	6801      	ldr	r1, [r0, #0]
 80037c0:	4c1d      	ldr	r4, [pc, #116]	@ (8003838 <UART_AdvFeatureConfig+0xb8>)
 80037c2:	684a      	ldr	r2, [r1, #4]
 80037c4:	4022      	ands	r2, r4
 80037c6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 80037c8:	4322      	orrs	r2, r4
 80037ca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80037cc:	06da      	lsls	r2, r3, #27
 80037ce:	d506      	bpl.n	80037de <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80037d0:	6801      	ldr	r1, [r0, #0]
 80037d2:	4c1a      	ldr	r4, [pc, #104]	@ (800383c <UART_AdvFeatureConfig+0xbc>)
 80037d4:	688a      	ldr	r2, [r1, #8]
 80037d6:	4022      	ands	r2, r4
 80037d8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 80037da:	4322      	orrs	r2, r4
 80037dc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80037de:	069a      	lsls	r2, r3, #26
 80037e0:	d506      	bpl.n	80037f0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80037e2:	6801      	ldr	r1, [r0, #0]
 80037e4:	4c16      	ldr	r4, [pc, #88]	@ (8003840 <UART_AdvFeatureConfig+0xc0>)
 80037e6:	688a      	ldr	r2, [r1, #8]
 80037e8:	4022      	ands	r2, r4
 80037ea:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 80037ec:	4322      	orrs	r2, r4
 80037ee:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80037f0:	065a      	lsls	r2, r3, #25
 80037f2:	d510      	bpl.n	8003816 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80037f4:	6801      	ldr	r1, [r0, #0]
 80037f6:	4d13      	ldr	r5, [pc, #76]	@ (8003844 <UART_AdvFeatureConfig+0xc4>)
 80037f8:	684a      	ldr	r2, [r1, #4]
 80037fa:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 80037fc:	402a      	ands	r2, r5
 80037fe:	4322      	orrs	r2, r4
 8003800:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003802:	2280      	movs	r2, #128	@ 0x80
 8003804:	0352      	lsls	r2, r2, #13
 8003806:	4294      	cmp	r4, r2
 8003808:	d105      	bne.n	8003816 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800380a:	684a      	ldr	r2, [r1, #4]
 800380c:	4c0e      	ldr	r4, [pc, #56]	@ (8003848 <UART_AdvFeatureConfig+0xc8>)
 800380e:	4022      	ands	r2, r4
 8003810:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8003812:	4322      	orrs	r2, r4
 8003814:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003816:	061b      	lsls	r3, r3, #24
 8003818:	d506      	bpl.n	8003828 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800381a:	6802      	ldr	r2, [r0, #0]
 800381c:	490b      	ldr	r1, [pc, #44]	@ (800384c <UART_AdvFeatureConfig+0xcc>)
 800381e:	6853      	ldr	r3, [r2, #4]
 8003820:	400b      	ands	r3, r1
 8003822:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003824:	430b      	orrs	r3, r1
 8003826:	6053      	str	r3, [r2, #4]
}
 8003828:	bd30      	pop	{r4, r5, pc}
 800382a:	46c0      	nop			@ (mov r8, r8)
 800382c:	ffff7fff 	.word	0xffff7fff
 8003830:	fffdffff 	.word	0xfffdffff
 8003834:	fffeffff 	.word	0xfffeffff
 8003838:	fffbffff 	.word	0xfffbffff
 800383c:	ffffefff 	.word	0xffffefff
 8003840:	ffffdfff 	.word	0xffffdfff
 8003844:	ffefffff 	.word	0xffefffff
 8003848:	ff9fffff 	.word	0xff9fffff
 800384c:	fff7ffff 	.word	0xfff7ffff

08003850 <UART_WaitOnFlagUntilTimeout>:
{
 8003850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003852:	0004      	movs	r4, r0
 8003854:	000d      	movs	r5, r1
 8003856:	0017      	movs	r7, r2
 8003858:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800385a:	6822      	ldr	r2, [r4, #0]
 800385c:	69d3      	ldr	r3, [r2, #28]
 800385e:	402b      	ands	r3, r5
 8003860:	1b5b      	subs	r3, r3, r5
 8003862:	4259      	negs	r1, r3
 8003864:	414b      	adcs	r3, r1
 8003866:	42bb      	cmp	r3, r7
 8003868:	d001      	beq.n	800386e <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 800386a:	2000      	movs	r0, #0
 800386c:	e026      	b.n	80038bc <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 800386e:	9b08      	ldr	r3, [sp, #32]
 8003870:	3301      	adds	r3, #1
 8003872:	d0f3      	beq.n	800385c <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003874:	f7fd feb8 	bl	80015e8 <HAL_GetTick>
 8003878:	9b00      	ldr	r3, [sp, #0]
 800387a:	1ac0      	subs	r0, r0, r3
 800387c:	9b08      	ldr	r3, [sp, #32]
 800387e:	4298      	cmp	r0, r3
 8003880:	d82d      	bhi.n	80038de <UART_WaitOnFlagUntilTimeout+0x8e>
 8003882:	2b00      	cmp	r3, #0
 8003884:	d02b      	beq.n	80038de <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003886:	6823      	ldr	r3, [r4, #0]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	0752      	lsls	r2, r2, #29
 800388c:	d5e5      	bpl.n	800385a <UART_WaitOnFlagUntilTimeout+0xa>
 800388e:	002a      	movs	r2, r5
 8003890:	2140      	movs	r1, #64	@ 0x40
 8003892:	3a40      	subs	r2, #64	@ 0x40
 8003894:	438a      	bics	r2, r1
 8003896:	d0e0      	beq.n	800385a <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003898:	69da      	ldr	r2, [r3, #28]
 800389a:	2608      	movs	r6, #8
 800389c:	0011      	movs	r1, r2
 800389e:	4031      	ands	r1, r6
 80038a0:	9101      	str	r1, [sp, #4]
 80038a2:	4232      	tst	r2, r6
 80038a4:	d00b      	beq.n	80038be <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 80038a6:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038a8:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80038aa:	f7ff fa33 	bl	8002d14 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038ae:	0023      	movs	r3, r4
 80038b0:	3390      	adds	r3, #144	@ 0x90
 80038b2:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 80038b4:	2300      	movs	r3, #0
          return HAL_ERROR;
 80038b6:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80038b8:	3484      	adds	r4, #132	@ 0x84
 80038ba:	7023      	strb	r3, [r4, #0]
}
 80038bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038be:	2280      	movs	r2, #128	@ 0x80
 80038c0:	69d9      	ldr	r1, [r3, #28]
 80038c2:	0112      	lsls	r2, r2, #4
 80038c4:	4211      	tst	r1, r2
 80038c6:	d0c8      	beq.n	800385a <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038c8:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80038ca:	0020      	movs	r0, r4
 80038cc:	f7ff fa22 	bl	8002d14 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038d0:	0023      	movs	r3, r4
 80038d2:	2220      	movs	r2, #32
 80038d4:	3390      	adds	r3, #144	@ 0x90
 80038d6:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 80038d8:	9b01      	ldr	r3, [sp, #4]
 80038da:	3484      	adds	r4, #132	@ 0x84
 80038dc:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80038de:	2003      	movs	r0, #3
 80038e0:	e7ec      	b.n	80038bc <UART_WaitOnFlagUntilTimeout+0x6c>

080038e2 <HAL_UART_Transmit>:
{
 80038e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038e4:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80038e6:	0002      	movs	r2, r0
{
 80038e8:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 80038ea:	3288      	adds	r2, #136	@ 0x88
{
 80038ec:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 80038ee:	6813      	ldr	r3, [r2, #0]
{
 80038f0:	0004      	movs	r4, r0
 80038f2:	000d      	movs	r5, r1
    return HAL_BUSY;
 80038f4:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 80038f6:	2b20      	cmp	r3, #32
 80038f8:	d139      	bne.n	800396e <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 80038fa:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80038fc:	2900      	cmp	r1, #0
 80038fe:	d036      	beq.n	800396e <HAL_UART_Transmit+0x8c>
 8003900:	2f00      	cmp	r7, #0
 8003902:	d034      	beq.n	800396e <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003904:	2380      	movs	r3, #128	@ 0x80
 8003906:	68a1      	ldr	r1, [r4, #8]
 8003908:	015b      	lsls	r3, r3, #5
 800390a:	4299      	cmp	r1, r3
 800390c:	d104      	bne.n	8003918 <HAL_UART_Transmit+0x36>
 800390e:	6923      	ldr	r3, [r4, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003914:	4205      	tst	r5, r0
 8003916:	d12a      	bne.n	800396e <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003918:	0023      	movs	r3, r4
 800391a:	2600      	movs	r6, #0
 800391c:	3390      	adds	r3, #144	@ 0x90
 800391e:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003920:	2321      	movs	r3, #33	@ 0x21
 8003922:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003924:	f7fd fe60 	bl	80015e8 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003928:	0023      	movs	r3, r4
 800392a:	3354      	adds	r3, #84	@ 0x54
 800392c:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 800392e:	3302      	adds	r3, #2
 8003930:	9303      	str	r3, [sp, #12]
 8003932:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003934:	2380      	movs	r3, #128	@ 0x80
 8003936:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003938:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800393a:	015b      	lsls	r3, r3, #5
 800393c:	429a      	cmp	r2, r3
 800393e:	d104      	bne.n	800394a <HAL_UART_Transmit+0x68>
 8003940:	6923      	ldr	r3, [r4, #16]
 8003942:	42b3      	cmp	r3, r6
 8003944:	d101      	bne.n	800394a <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8003946:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8003948:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 800394a:	0023      	movs	r3, r4
 800394c:	3356      	adds	r3, #86	@ 0x56
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	b29a      	uxth	r2, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10d      	bne.n	8003972 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003956:	9b05      	ldr	r3, [sp, #20]
 8003958:	0020      	movs	r0, r4
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	2140      	movs	r1, #64	@ 0x40
 800395e:	9b04      	ldr	r3, [sp, #16]
 8003960:	f7ff ff76 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8003964:	2320      	movs	r3, #32
 8003966:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8003968:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800396a:	2800      	cmp	r0, #0
 800396c:	d10e      	bne.n	800398c <HAL_UART_Transmit+0xaa>
}
 800396e:	b007      	add	sp, #28
 8003970:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003972:	9b05      	ldr	r3, [sp, #20]
 8003974:	2200      	movs	r2, #0
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	2180      	movs	r1, #128	@ 0x80
 800397a:	0020      	movs	r0, r4
 800397c:	9b04      	ldr	r3, [sp, #16]
 800397e:	f7ff ff67 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8003982:	2800      	cmp	r0, #0
 8003984:	d004      	beq.n	8003990 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8003986:	2320      	movs	r3, #32
 8003988:	3488      	adds	r4, #136	@ 0x88
 800398a:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 800398c:	2003      	movs	r0, #3
 800398e:	e7ee      	b.n	800396e <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003990:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003992:	2d00      	cmp	r5, #0
 8003994:	d10b      	bne.n	80039ae <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003996:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8003998:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800399a:	05db      	lsls	r3, r3, #23
 800399c:	0ddb      	lsrs	r3, r3, #23
 800399e:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 80039a0:	9b03      	ldr	r3, [sp, #12]
 80039a2:	9a03      	ldr	r2, [sp, #12]
 80039a4:	881b      	ldrh	r3, [r3, #0]
 80039a6:	3b01      	subs	r3, #1
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	8013      	strh	r3, [r2, #0]
 80039ac:	e7cd      	b.n	800394a <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ae:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80039b0:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039b2:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 80039b4:	e7f4      	b.n	80039a0 <HAL_UART_Transmit+0xbe>
	...

080039b8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039b8:	0003      	movs	r3, r0
{
 80039ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039bc:	2600      	movs	r6, #0
{
 80039be:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c0:	3390      	adds	r3, #144	@ 0x90
 80039c2:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 80039c4:	f7fd fe10 	bl	80015e8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039c8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80039ca:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	071b      	lsls	r3, r3, #28
 80039d0:	d51f      	bpl.n	8003a12 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039d2:	2180      	movs	r1, #128	@ 0x80
 80039d4:	4b28      	ldr	r3, [pc, #160]	@ (8003a78 <UART_CheckIdleState+0xc0>)
 80039d6:	0032      	movs	r2, r6
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	0389      	lsls	r1, r1, #14
 80039dc:	0003      	movs	r3, r0
 80039de:	0020      	movs	r0, r4
 80039e0:	f7ff ff36 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 80039e4:	42b0      	cmp	r0, r6
 80039e6:	d014      	beq.n	8003a12 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ec:	2301      	movs	r3, #1
 80039ee:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80039f2:	2080      	movs	r0, #128	@ 0x80
 80039f4:	6822      	ldr	r2, [r4, #0]
 80039f6:	6813      	ldr	r3, [r2, #0]
 80039f8:	4383      	bics	r3, r0
 80039fa:	6013      	str	r3, [r2, #0]
 80039fc:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003a00:	0023      	movs	r3, r4
 8003a02:	2220      	movs	r2, #32
 8003a04:	3388      	adds	r3, #136	@ 0x88
 8003a06:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 8003a08:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	3484      	adds	r4, #132	@ 0x84
 8003a0e:	7023      	strb	r3, [r4, #0]
}
 8003a10:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a12:	0026      	movs	r6, r4
 8003a14:	6823      	ldr	r3, [r4, #0]
 8003a16:	368c      	adds	r6, #140	@ 0x8c
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	075b      	lsls	r3, r3, #29
 8003a1c:	d523      	bpl.n	8003a66 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a1e:	2180      	movs	r1, #128	@ 0x80
 8003a20:	4b15      	ldr	r3, [pc, #84]	@ (8003a78 <UART_CheckIdleState+0xc0>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	0020      	movs	r0, r4
 8003a28:	002b      	movs	r3, r5
 8003a2a:	03c9      	lsls	r1, r1, #15
 8003a2c:	f7ff ff10 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8003a30:	2800      	cmp	r0, #0
 8003a32:	d018      	beq.n	8003a66 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a3e:	6821      	ldr	r1, [r4, #0]
 8003a40:	4d0e      	ldr	r5, [pc, #56]	@ (8003a7c <UART_CheckIdleState+0xc4>)
 8003a42:	680b      	ldr	r3, [r1, #0]
 8003a44:	402b      	ands	r3, r5
 8003a46:	600b      	str	r3, [r1, #0]
 8003a48:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a50:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a54:	6821      	ldr	r1, [r4, #0]
 8003a56:	688b      	ldr	r3, [r1, #8]
 8003a58:	4393      	bics	r3, r2
 8003a5a:	608b      	str	r3, [r1, #8]
 8003a5c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003a60:	2320      	movs	r3, #32
 8003a62:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8003a64:	e7d0      	b.n	8003a08 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003a66:	0023      	movs	r3, r4
 8003a68:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a6a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003a6c:	3388      	adds	r3, #136	@ 0x88
 8003a6e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8003a70:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a72:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a74:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8003a76:	e7c8      	b.n	8003a0a <UART_CheckIdleState+0x52>
 8003a78:	01ffffff 	.word	0x01ffffff
 8003a7c:	fffffedf 	.word	0xfffffedf

08003a80 <HAL_UART_Init>:
{
 8003a80:	b570      	push	{r4, r5, r6, lr}
 8003a82:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003a84:	d101      	bne.n	8003a8a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003a86:	2001      	movs	r0, #1
}
 8003a88:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003a8a:	0005      	movs	r5, r0
 8003a8c:	3588      	adds	r5, #136	@ 0x88
 8003a8e:	682b      	ldr	r3, [r5, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d104      	bne.n	8003a9e <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003a94:	0002      	movs	r2, r0
 8003a96:	3284      	adds	r2, #132	@ 0x84
 8003a98:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003a9a:	f7fd fcbb 	bl	8001414 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003a9e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003aa4:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003aa6:	6813      	ldr	r3, [r2, #0]
 8003aa8:	438b      	bics	r3, r1
 8003aaa:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003aac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d002      	beq.n	8003ab8 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8003ab2:	0020      	movs	r0, r4
 8003ab4:	f7ff fe64 	bl	8003780 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f7ff fdad 	bl	8003618 <UART_SetConfig>
 8003abe:	2801      	cmp	r0, #1
 8003ac0:	d0e1      	beq.n	8003a86 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	4907      	ldr	r1, [pc, #28]	@ (8003ae4 <HAL_UART_Init+0x64>)
 8003ac6:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003ac8:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aca:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003acc:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ace:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	438a      	bics	r2, r1
 8003ad4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	6819      	ldr	r1, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003ade:	f7ff ff6b 	bl	80039b8 <UART_CheckIdleState>
 8003ae2:	e7d1      	b.n	8003a88 <HAL_UART_Init+0x8>
 8003ae4:	ffffb7ff 	.word	0xffffb7ff

08003ae8 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8003ae8:	0003      	movs	r3, r0
 8003aea:	335c      	adds	r3, #92	@ 0x5c
{
 8003aec:	b570      	push	{r4, r5, r6, lr}
  huart->pRxBuffPtr  = pData;
 8003aee:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8003af0:	2480      	movs	r4, #128	@ 0x80
  huart->RxXferSize  = Size;
 8003af2:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8003af4:	805a      	strh	r2, [r3, #2]
  huart->RxISR       = NULL;
 8003af6:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8003af8:	6881      	ldr	r1, [r0, #8]
  huart->RxISR       = NULL;
 8003afa:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8003afc:	0164      	lsls	r4, r4, #5
 8003afe:	42a1      	cmp	r1, r4
 8003b00:	d13c      	bne.n	8003b7c <UART_Start_Receive_IT+0x94>
 8003b02:	6903      	ldr	r3, [r0, #16]
 8003b04:	4259      	negs	r1, r3
 8003b06:	414b      	adcs	r3, r1
 8003b08:	021b      	lsls	r3, r3, #8
 8003b0a:	33ff      	adds	r3, #255	@ 0xff
 8003b0c:	0001      	movs	r1, r0
 8003b0e:	3160      	adds	r1, #96	@ 0x60
 8003b10:	800b      	strh	r3, [r1, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b12:	0003      	movs	r3, r0
 8003b14:	2100      	movs	r1, #0
 8003b16:	3390      	adds	r3, #144	@ 0x90
 8003b18:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b1a:	3122      	adds	r1, #34	@ 0x22
 8003b1c:	3b04      	subs	r3, #4
 8003b1e:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b20:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b24:	2301      	movs	r3, #1
 8003b26:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b2a:	6801      	ldr	r1, [r0, #0]
 8003b2c:	688d      	ldr	r5, [r1, #8]
 8003b2e:	432b      	orrs	r3, r5
 8003b30:	608b      	str	r3, [r1, #8]
 8003b32:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003b36:	2580      	movs	r5, #128	@ 0x80
 8003b38:	2180      	movs	r1, #128	@ 0x80
 8003b3a:	6e46      	ldr	r6, [r0, #100]	@ 0x64
 8003b3c:	6884      	ldr	r4, [r0, #8]
 8003b3e:	6903      	ldr	r3, [r0, #16]
 8003b40:	05ad      	lsls	r5, r5, #22
 8003b42:	0149      	lsls	r1, r1, #5
 8003b44:	42ae      	cmp	r6, r5
 8003b46:	d13f      	bne.n	8003bc8 <UART_Start_Receive_IT+0xe0>
 8003b48:	0005      	movs	r5, r0
 8003b4a:	3568      	adds	r5, #104	@ 0x68
 8003b4c:	882d      	ldrh	r5, [r5, #0]
 8003b4e:	4295      	cmp	r5, r2
 8003b50:	d83a      	bhi.n	8003bc8 <UART_Start_Receive_IT+0xe0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b52:	428c      	cmp	r4, r1
 8003b54:	d133      	bne.n	8003bbe <UART_Start_Receive_IT+0xd6>
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d122      	bne.n	8003ba0 <UART_Start_Receive_IT+0xb8>
 8003b5a:	4b2c      	ldr	r3, [pc, #176]	@ (8003c0c <UART_Start_Receive_IT+0x124>)
 8003b5c:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b5e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b62:	2301      	movs	r3, #1
 8003b64:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003b68:	2380      	movs	r3, #128	@ 0x80
 8003b6a:	6802      	ldr	r2, [r0, #0]
 8003b6c:	055b      	lsls	r3, r3, #21
 8003b6e:	6890      	ldr	r0, [r2, #8]
 8003b70:	4303      	orrs	r3, r0
 8003b72:	6093      	str	r3, [r2, #8]
 8003b74:	f381 8810 	msr	PRIMASK, r1
}
 8003b78:	2000      	movs	r0, #0
 8003b7a:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 8003b7c:	2900      	cmp	r1, #0
 8003b7e:	d105      	bne.n	8003b8c <UART_Start_Receive_IT+0xa4>
 8003b80:	6901      	ldr	r1, [r0, #16]
 8003b82:	23ff      	movs	r3, #255	@ 0xff
 8003b84:	2900      	cmp	r1, #0
 8003b86:	d0c1      	beq.n	8003b0c <UART_Start_Receive_IT+0x24>
 8003b88:	3b80      	subs	r3, #128	@ 0x80
 8003b8a:	e7bf      	b.n	8003b0c <UART_Start_Receive_IT+0x24>
 8003b8c:	2480      	movs	r4, #128	@ 0x80
 8003b8e:	0564      	lsls	r4, r4, #21
 8003b90:	42a1      	cmp	r1, r4
 8003b92:	d1bb      	bne.n	8003b0c <UART_Start_Receive_IT+0x24>
 8003b94:	6901      	ldr	r1, [r0, #16]
 8003b96:	237f      	movs	r3, #127	@ 0x7f
 8003b98:	2900      	cmp	r1, #0
 8003b9a:	d0b7      	beq.n	8003b0c <UART_Start_Receive_IT+0x24>
 8003b9c:	3b40      	subs	r3, #64	@ 0x40
 8003b9e:	e7b5      	b.n	8003b0c <UART_Start_Receive_IT+0x24>
 8003ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <UART_Start_Receive_IT+0x128>)
 8003ba2:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bae:	6802      	ldr	r2, [r0, #0]
 8003bb0:	33ff      	adds	r3, #255	@ 0xff
 8003bb2:	6814      	ldr	r4, [r2, #0]
 8003bb4:	4323      	orrs	r3, r4
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	f381 8810 	msr	PRIMASK, r1
}
 8003bbc:	e7cf      	b.n	8003b5e <UART_Start_Receive_IT+0x76>
 8003bbe:	4a14      	ldr	r2, [pc, #80]	@ (8003c10 <UART_Start_Receive_IT+0x128>)
 8003bc0:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d0cb      	beq.n	8003b5e <UART_Start_Receive_IT+0x76>
 8003bc6:	e7ed      	b.n	8003ba4 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bc8:	428c      	cmp	r4, r1
 8003bca:	d11a      	bne.n	8003c02 <UART_Start_Receive_IT+0x11a>
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10a      	bne.n	8003be6 <UART_Start_Receive_IT+0xfe>
 8003bd0:	4b10      	ldr	r3, [pc, #64]	@ (8003c14 <UART_Start_Receive_IT+0x12c>)
 8003bd2:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bd4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd8:	2301      	movs	r3, #1
 8003bda:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003bde:	6802      	ldr	r2, [r0, #0]
 8003be0:	331f      	adds	r3, #31
 8003be2:	6810      	ldr	r0, [r2, #0]
 8003be4:	e00a      	b.n	8003bfc <UART_Start_Receive_IT+0x114>
 8003be6:	4b0c      	ldr	r3, [pc, #48]	@ (8003c18 <UART_Start_Receive_IT+0x130>)
 8003be8:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bea:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003bf4:	6802      	ldr	r2, [r0, #0]
 8003bf6:	3320      	adds	r3, #32
 8003bf8:	6810      	ldr	r0, [r2, #0]
 8003bfa:	33ff      	adds	r3, #255	@ 0xff
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003bfc:	4303      	orrs	r3, r0
 8003bfe:	6013      	str	r3, [r2, #0]
 8003c00:	e7b8      	b.n	8003b74 <UART_Start_Receive_IT+0x8c>
 8003c02:	4a05      	ldr	r2, [pc, #20]	@ (8003c18 <UART_Start_Receive_IT+0x130>)
 8003c04:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1ef      	bne.n	8003bea <UART_Start_Receive_IT+0x102>
 8003c0a:	e7e3      	b.n	8003bd4 <UART_Start_Receive_IT+0xec>
 8003c0c:	0800344d 	.word	0x0800344d
 8003c10:	0800327d 	.word	0x0800327d
 8003c14:	080031a9 	.word	0x080031a9
 8003c18:	080030d1 	.word	0x080030d1

08003c1c <HAL_UART_Receive_IT>:
{
 8003c1c:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c1e:	308c      	adds	r0, #140	@ 0x8c
{
 8003c20:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c22:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8003c24:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003c26:	2c20      	cmp	r4, #32
 8003c28:	d125      	bne.n	8003c76 <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 8003c2a:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003c2c:	2900      	cmp	r1, #0
 8003c2e:	d022      	beq.n	8003c76 <HAL_UART_Receive_IT+0x5a>
 8003c30:	2a00      	cmp	r2, #0
 8003c32:	d020      	beq.n	8003c76 <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c34:	2080      	movs	r0, #128	@ 0x80
 8003c36:	689c      	ldr	r4, [r3, #8]
 8003c38:	0140      	lsls	r0, r0, #5
 8003c3a:	4284      	cmp	r4, r0
 8003c3c:	d105      	bne.n	8003c4a <HAL_UART_Receive_IT+0x2e>
 8003c3e:	6918      	ldr	r0, [r3, #16]
 8003c40:	2800      	cmp	r0, #0
 8003c42:	d102      	bne.n	8003c4a <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8003c44:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c46:	4201      	tst	r1, r0
 8003c48:	d115      	bne.n	8003c76 <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4a:	2000      	movs	r0, #0
 8003c4c:	66d8      	str	r0, [r3, #108]	@ 0x6c
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003c4e:	6818      	ldr	r0, [r3, #0]
 8003c50:	6840      	ldr	r0, [r0, #4]
 8003c52:	0200      	lsls	r0, r0, #8
 8003c54:	d50c      	bpl.n	8003c70 <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c56:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c5a:	2001      	movs	r0, #1
 8003c5c:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003c60:	2080      	movs	r0, #128	@ 0x80
 8003c62:	681c      	ldr	r4, [r3, #0]
 8003c64:	04c0      	lsls	r0, r0, #19
 8003c66:	6826      	ldr	r6, [r4, #0]
 8003c68:	4330      	orrs	r0, r6
 8003c6a:	6020      	str	r0, [r4, #0]
 8003c6c:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003c70:	0018      	movs	r0, r3
 8003c72:	f7ff ff39 	bl	8003ae8 <UART_Start_Receive_IT>
}
 8003c76:	bd70      	pop	{r4, r5, r6, pc}

08003c78 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003c78:	4770      	bx	lr

08003c7a <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 8003c7a:	4770      	bx	lr

08003c7c <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 8003c7c:	4770      	bx	lr
	...

08003c80 <_strtoul_l.isra.0>:
 8003c80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c82:	001e      	movs	r6, r3
 8003c84:	4b3e      	ldr	r3, [pc, #248]	@ (8003d80 <_strtoul_l.isra.0+0x100>)
 8003c86:	0017      	movs	r7, r2
 8003c88:	000c      	movs	r4, r1
 8003c8a:	469c      	mov	ip, r3
 8003c8c:	2208      	movs	r2, #8
 8003c8e:	b085      	sub	sp, #20
 8003c90:	9003      	str	r0, [sp, #12]
 8003c92:	9100      	str	r1, [sp, #0]
 8003c94:	0023      	movs	r3, r4
 8003c96:	4661      	mov	r1, ip
 8003c98:	781d      	ldrb	r5, [r3, #0]
 8003c9a:	3401      	adds	r4, #1
 8003c9c:	5d48      	ldrb	r0, [r1, r5]
 8003c9e:	0001      	movs	r1, r0
 8003ca0:	4011      	ands	r1, r2
 8003ca2:	4210      	tst	r0, r2
 8003ca4:	d1f6      	bne.n	8003c94 <_strtoul_l.isra.0+0x14>
 8003ca6:	2d2d      	cmp	r5, #45	@ 0x2d
 8003ca8:	d112      	bne.n	8003cd0 <_strtoul_l.isra.0+0x50>
 8003caa:	7825      	ldrb	r5, [r4, #0]
 8003cac:	1c9c      	adds	r4, r3, #2
 8003cae:	2301      	movs	r3, #1
 8003cb0:	9302      	str	r3, [sp, #8]
 8003cb2:	2210      	movs	r2, #16
 8003cb4:	0033      	movs	r3, r6
 8003cb6:	4393      	bics	r3, r2
 8003cb8:	d116      	bne.n	8003ce8 <_strtoul_l.isra.0+0x68>
 8003cba:	2d30      	cmp	r5, #48	@ 0x30
 8003cbc:	d10e      	bne.n	8003cdc <_strtoul_l.isra.0+0x5c>
 8003cbe:	2120      	movs	r1, #32
 8003cc0:	7823      	ldrb	r3, [r4, #0]
 8003cc2:	438b      	bics	r3, r1
 8003cc4:	2b58      	cmp	r3, #88	@ 0x58
 8003cc6:	d109      	bne.n	8003cdc <_strtoul_l.isra.0+0x5c>
 8003cc8:	7865      	ldrb	r5, [r4, #1]
 8003cca:	3402      	adds	r4, #2
 8003ccc:	2610      	movs	r6, #16
 8003cce:	e00b      	b.n	8003ce8 <_strtoul_l.isra.0+0x68>
 8003cd0:	9102      	str	r1, [sp, #8]
 8003cd2:	2d2b      	cmp	r5, #43	@ 0x2b
 8003cd4:	d1ed      	bne.n	8003cb2 <_strtoul_l.isra.0+0x32>
 8003cd6:	7825      	ldrb	r5, [r4, #0]
 8003cd8:	1c9c      	adds	r4, r3, #2
 8003cda:	e7ea      	b.n	8003cb2 <_strtoul_l.isra.0+0x32>
 8003cdc:	2e00      	cmp	r6, #0
 8003cde:	d1f5      	bne.n	8003ccc <_strtoul_l.isra.0+0x4c>
 8003ce0:	360a      	adds	r6, #10
 8003ce2:	2d30      	cmp	r5, #48	@ 0x30
 8003ce4:	d100      	bne.n	8003ce8 <_strtoul_l.isra.0+0x68>
 8003ce6:	3e02      	subs	r6, #2
 8003ce8:	2001      	movs	r0, #1
 8003cea:	0031      	movs	r1, r6
 8003cec:	4240      	negs	r0, r0
 8003cee:	f7fc fa37 	bl	8000160 <__udivsi3>
 8003cf2:	9001      	str	r0, [sp, #4]
 8003cf4:	2001      	movs	r0, #1
 8003cf6:	0031      	movs	r1, r6
 8003cf8:	4240      	negs	r0, r0
 8003cfa:	f7fc fab7 	bl	800026c <__aeabi_uidivmod>
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2201      	movs	r2, #1
 8003d02:	0018      	movs	r0, r3
 8003d04:	4694      	mov	ip, r2
 8003d06:	002a      	movs	r2, r5
 8003d08:	3a30      	subs	r2, #48	@ 0x30
 8003d0a:	2a09      	cmp	r2, #9
 8003d0c:	d812      	bhi.n	8003d34 <_strtoul_l.isra.0+0xb4>
 8003d0e:	0015      	movs	r5, r2
 8003d10:	42ae      	cmp	r6, r5
 8003d12:	dd1e      	ble.n	8003d52 <_strtoul_l.isra.0+0xd2>
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	d00a      	beq.n	8003d2e <_strtoul_l.isra.0+0xae>
 8003d18:	2301      	movs	r3, #1
 8003d1a:	9a01      	ldr	r2, [sp, #4]
 8003d1c:	425b      	negs	r3, r3
 8003d1e:	4282      	cmp	r2, r0
 8003d20:	d305      	bcc.n	8003d2e <_strtoul_l.isra.0+0xae>
 8003d22:	d101      	bne.n	8003d28 <_strtoul_l.isra.0+0xa8>
 8003d24:	42a9      	cmp	r1, r5
 8003d26:	db11      	blt.n	8003d4c <_strtoul_l.isra.0+0xcc>
 8003d28:	4663      	mov	r3, ip
 8003d2a:	4370      	muls	r0, r6
 8003d2c:	1828      	adds	r0, r5, r0
 8003d2e:	7825      	ldrb	r5, [r4, #0]
 8003d30:	3401      	adds	r4, #1
 8003d32:	e7e8      	b.n	8003d06 <_strtoul_l.isra.0+0x86>
 8003d34:	002a      	movs	r2, r5
 8003d36:	3a41      	subs	r2, #65	@ 0x41
 8003d38:	2a19      	cmp	r2, #25
 8003d3a:	d801      	bhi.n	8003d40 <_strtoul_l.isra.0+0xc0>
 8003d3c:	3d37      	subs	r5, #55	@ 0x37
 8003d3e:	e7e7      	b.n	8003d10 <_strtoul_l.isra.0+0x90>
 8003d40:	002a      	movs	r2, r5
 8003d42:	3a61      	subs	r2, #97	@ 0x61
 8003d44:	2a19      	cmp	r2, #25
 8003d46:	d804      	bhi.n	8003d52 <_strtoul_l.isra.0+0xd2>
 8003d48:	3d57      	subs	r5, #87	@ 0x57
 8003d4a:	e7e1      	b.n	8003d10 <_strtoul_l.isra.0+0x90>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	425b      	negs	r3, r3
 8003d50:	e7ed      	b.n	8003d2e <_strtoul_l.isra.0+0xae>
 8003d52:	1c5a      	adds	r2, r3, #1
 8003d54:	d107      	bne.n	8003d66 <_strtoul_l.isra.0+0xe6>
 8003d56:	2222      	movs	r2, #34	@ 0x22
 8003d58:	9903      	ldr	r1, [sp, #12]
 8003d5a:	0018      	movs	r0, r3
 8003d5c:	600a      	str	r2, [r1, #0]
 8003d5e:	2f00      	cmp	r7, #0
 8003d60:	d109      	bne.n	8003d76 <_strtoul_l.isra.0+0xf6>
 8003d62:	b005      	add	sp, #20
 8003d64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d66:	9a02      	ldr	r2, [sp, #8]
 8003d68:	2a00      	cmp	r2, #0
 8003d6a:	d000      	beq.n	8003d6e <_strtoul_l.isra.0+0xee>
 8003d6c:	4240      	negs	r0, r0
 8003d6e:	2f00      	cmp	r7, #0
 8003d70:	d0f7      	beq.n	8003d62 <_strtoul_l.isra.0+0xe2>
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <_strtoul_l.isra.0+0xfa>
 8003d76:	1e63      	subs	r3, r4, #1
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	9b00      	ldr	r3, [sp, #0]
 8003d7c:	603b      	str	r3, [r7, #0]
 8003d7e:	e7f0      	b.n	8003d62 <_strtoul_l.isra.0+0xe2>
 8003d80:	08004971 	.word	0x08004971

08003d84 <strtoul>:
 8003d84:	b510      	push	{r4, lr}
 8003d86:	4c04      	ldr	r4, [pc, #16]	@ (8003d98 <strtoul+0x14>)
 8003d88:	0013      	movs	r3, r2
 8003d8a:	000a      	movs	r2, r1
 8003d8c:	0001      	movs	r1, r0
 8003d8e:	6820      	ldr	r0, [r4, #0]
 8003d90:	f7ff ff76 	bl	8003c80 <_strtoul_l.isra.0>
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	20000014 	.word	0x20000014

08003d9c <sniprintf>:
 8003d9c:	b40c      	push	{r2, r3}
 8003d9e:	b530      	push	{r4, r5, lr}
 8003da0:	4b18      	ldr	r3, [pc, #96]	@ (8003e04 <sniprintf+0x68>)
 8003da2:	000c      	movs	r4, r1
 8003da4:	681d      	ldr	r5, [r3, #0]
 8003da6:	b09d      	sub	sp, #116	@ 0x74
 8003da8:	2900      	cmp	r1, #0
 8003daa:	da08      	bge.n	8003dbe <sniprintf+0x22>
 8003dac:	238b      	movs	r3, #139	@ 0x8b
 8003dae:	2001      	movs	r0, #1
 8003db0:	602b      	str	r3, [r5, #0]
 8003db2:	4240      	negs	r0, r0
 8003db4:	b01d      	add	sp, #116	@ 0x74
 8003db6:	bc30      	pop	{r4, r5}
 8003db8:	bc08      	pop	{r3}
 8003dba:	b002      	add	sp, #8
 8003dbc:	4718      	bx	r3
 8003dbe:	2382      	movs	r3, #130	@ 0x82
 8003dc0:	466a      	mov	r2, sp
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	8293      	strh	r3, [r2, #20]
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	9002      	str	r0, [sp, #8]
 8003dca:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003dcc:	9006      	str	r0, [sp, #24]
 8003dce:	4299      	cmp	r1, r3
 8003dd0:	d000      	beq.n	8003dd4 <sniprintf+0x38>
 8003dd2:	1e4b      	subs	r3, r1, #1
 8003dd4:	9304      	str	r3, [sp, #16]
 8003dd6:	9307      	str	r3, [sp, #28]
 8003dd8:	2301      	movs	r3, #1
 8003dda:	466a      	mov	r2, sp
 8003ddc:	425b      	negs	r3, r3
 8003dde:	82d3      	strh	r3, [r2, #22]
 8003de0:	0028      	movs	r0, r5
 8003de2:	ab21      	add	r3, sp, #132	@ 0x84
 8003de4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003de6:	a902      	add	r1, sp, #8
 8003de8:	9301      	str	r3, [sp, #4]
 8003dea:	f000 fa13 	bl	8004214 <_svfiprintf_r>
 8003dee:	1c43      	adds	r3, r0, #1
 8003df0:	da01      	bge.n	8003df6 <sniprintf+0x5a>
 8003df2:	238b      	movs	r3, #139	@ 0x8b
 8003df4:	602b      	str	r3, [r5, #0]
 8003df6:	2c00      	cmp	r4, #0
 8003df8:	d0dc      	beq.n	8003db4 <sniprintf+0x18>
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	9b02      	ldr	r3, [sp, #8]
 8003dfe:	701a      	strb	r2, [r3, #0]
 8003e00:	e7d8      	b.n	8003db4 <sniprintf+0x18>
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	20000014 	.word	0x20000014

08003e08 <_vsniprintf_r>:
 8003e08:	b530      	push	{r4, r5, lr}
 8003e0a:	0005      	movs	r5, r0
 8003e0c:	0014      	movs	r4, r2
 8003e0e:	0008      	movs	r0, r1
 8003e10:	001a      	movs	r2, r3
 8003e12:	b09b      	sub	sp, #108	@ 0x6c
 8003e14:	2c00      	cmp	r4, #0
 8003e16:	da05      	bge.n	8003e24 <_vsniprintf_r+0x1c>
 8003e18:	238b      	movs	r3, #139	@ 0x8b
 8003e1a:	2001      	movs	r0, #1
 8003e1c:	602b      	str	r3, [r5, #0]
 8003e1e:	4240      	negs	r0, r0
 8003e20:	b01b      	add	sp, #108	@ 0x6c
 8003e22:	bd30      	pop	{r4, r5, pc}
 8003e24:	2382      	movs	r3, #130	@ 0x82
 8003e26:	4669      	mov	r1, sp
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	818b      	strh	r3, [r1, #12]
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	9000      	str	r0, [sp, #0]
 8003e30:	9119      	str	r1, [sp, #100]	@ 0x64
 8003e32:	9004      	str	r0, [sp, #16]
 8003e34:	428c      	cmp	r4, r1
 8003e36:	d000      	beq.n	8003e3a <_vsniprintf_r+0x32>
 8003e38:	1e61      	subs	r1, r4, #1
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	9102      	str	r1, [sp, #8]
 8003e3e:	9105      	str	r1, [sp, #20]
 8003e40:	4669      	mov	r1, sp
 8003e42:	425b      	negs	r3, r3
 8003e44:	81cb      	strh	r3, [r1, #14]
 8003e46:	0028      	movs	r0, r5
 8003e48:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003e4a:	f000 f9e3 	bl	8004214 <_svfiprintf_r>
 8003e4e:	1c43      	adds	r3, r0, #1
 8003e50:	da01      	bge.n	8003e56 <_vsniprintf_r+0x4e>
 8003e52:	238b      	movs	r3, #139	@ 0x8b
 8003e54:	602b      	str	r3, [r5, #0]
 8003e56:	2c00      	cmp	r4, #0
 8003e58:	d0e2      	beq.n	8003e20 <_vsniprintf_r+0x18>
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	9b00      	ldr	r3, [sp, #0]
 8003e5e:	701a      	strb	r2, [r3, #0]
 8003e60:	e7de      	b.n	8003e20 <_vsniprintf_r+0x18>
	...

08003e64 <vsniprintf>:
 8003e64:	b513      	push	{r0, r1, r4, lr}
 8003e66:	4c04      	ldr	r4, [pc, #16]	@ (8003e78 <vsniprintf+0x14>)
 8003e68:	9300      	str	r3, [sp, #0]
 8003e6a:	0013      	movs	r3, r2
 8003e6c:	000a      	movs	r2, r1
 8003e6e:	0001      	movs	r1, r0
 8003e70:	6820      	ldr	r0, [r4, #0]
 8003e72:	f7ff ffc9 	bl	8003e08 <_vsniprintf_r>
 8003e76:	bd16      	pop	{r1, r2, r4, pc}
 8003e78:	20000014 	.word	0x20000014

08003e7c <memmove>:
 8003e7c:	b510      	push	{r4, lr}
 8003e7e:	4288      	cmp	r0, r1
 8003e80:	d902      	bls.n	8003e88 <memmove+0xc>
 8003e82:	188b      	adds	r3, r1, r2
 8003e84:	4298      	cmp	r0, r3
 8003e86:	d308      	bcc.n	8003e9a <memmove+0x1e>
 8003e88:	2300      	movs	r3, #0
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d007      	beq.n	8003e9e <memmove+0x22>
 8003e8e:	5ccc      	ldrb	r4, [r1, r3]
 8003e90:	54c4      	strb	r4, [r0, r3]
 8003e92:	3301      	adds	r3, #1
 8003e94:	e7f9      	b.n	8003e8a <memmove+0xe>
 8003e96:	5c8b      	ldrb	r3, [r1, r2]
 8003e98:	5483      	strb	r3, [r0, r2]
 8003e9a:	3a01      	subs	r2, #1
 8003e9c:	d2fb      	bcs.n	8003e96 <memmove+0x1a>
 8003e9e:	bd10      	pop	{r4, pc}

08003ea0 <memset>:
 8003ea0:	0003      	movs	r3, r0
 8003ea2:	1882      	adds	r2, r0, r2
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d100      	bne.n	8003eaa <memset+0xa>
 8003ea8:	4770      	bx	lr
 8003eaa:	7019      	strb	r1, [r3, #0]
 8003eac:	3301      	adds	r3, #1
 8003eae:	e7f9      	b.n	8003ea4 <memset+0x4>

08003eb0 <strncpy>:
 8003eb0:	0003      	movs	r3, r0
 8003eb2:	b530      	push	{r4, r5, lr}
 8003eb4:	001d      	movs	r5, r3
 8003eb6:	2a00      	cmp	r2, #0
 8003eb8:	d006      	beq.n	8003ec8 <strncpy+0x18>
 8003eba:	780c      	ldrb	r4, [r1, #0]
 8003ebc:	3a01      	subs	r2, #1
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	702c      	strb	r4, [r5, #0]
 8003ec2:	3101      	adds	r1, #1
 8003ec4:	2c00      	cmp	r4, #0
 8003ec6:	d1f5      	bne.n	8003eb4 <strncpy+0x4>
 8003ec8:	2100      	movs	r1, #0
 8003eca:	189a      	adds	r2, r3, r2
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d100      	bne.n	8003ed2 <strncpy+0x22>
 8003ed0:	bd30      	pop	{r4, r5, pc}
 8003ed2:	7019      	strb	r1, [r3, #0]
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	e7f9      	b.n	8003ecc <strncpy+0x1c>

08003ed8 <strnlen>:
 8003ed8:	0003      	movs	r3, r0
 8003eda:	1841      	adds	r1, r0, r1
 8003edc:	428b      	cmp	r3, r1
 8003ede:	d002      	beq.n	8003ee6 <strnlen+0xe>
 8003ee0:	781a      	ldrb	r2, [r3, #0]
 8003ee2:	2a00      	cmp	r2, #0
 8003ee4:	d101      	bne.n	8003eea <strnlen+0x12>
 8003ee6:	1a18      	subs	r0, r3, r0
 8003ee8:	4770      	bx	lr
 8003eea:	3301      	adds	r3, #1
 8003eec:	e7f6      	b.n	8003edc <strnlen+0x4>
	...

08003ef0 <__errno>:
 8003ef0:	4b01      	ldr	r3, [pc, #4]	@ (8003ef8 <__errno+0x8>)
 8003ef2:	6818      	ldr	r0, [r3, #0]
 8003ef4:	4770      	bx	lr
 8003ef6:	46c0      	nop			@ (mov r8, r8)
 8003ef8:	20000014 	.word	0x20000014

08003efc <__libc_init_array>:
 8003efc:	b570      	push	{r4, r5, r6, lr}
 8003efe:	2600      	movs	r6, #0
 8003f00:	4c0c      	ldr	r4, [pc, #48]	@ (8003f34 <__libc_init_array+0x38>)
 8003f02:	4d0d      	ldr	r5, [pc, #52]	@ (8003f38 <__libc_init_array+0x3c>)
 8003f04:	1b64      	subs	r4, r4, r5
 8003f06:	10a4      	asrs	r4, r4, #2
 8003f08:	42a6      	cmp	r6, r4
 8003f0a:	d109      	bne.n	8003f20 <__libc_init_array+0x24>
 8003f0c:	2600      	movs	r6, #0
 8003f0e:	f000 fc51 	bl	80047b4 <_init>
 8003f12:	4c0a      	ldr	r4, [pc, #40]	@ (8003f3c <__libc_init_array+0x40>)
 8003f14:	4d0a      	ldr	r5, [pc, #40]	@ (8003f40 <__libc_init_array+0x44>)
 8003f16:	1b64      	subs	r4, r4, r5
 8003f18:	10a4      	asrs	r4, r4, #2
 8003f1a:	42a6      	cmp	r6, r4
 8003f1c:	d105      	bne.n	8003f2a <__libc_init_array+0x2e>
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	00b3      	lsls	r3, r6, #2
 8003f22:	58eb      	ldr	r3, [r5, r3]
 8003f24:	4798      	blx	r3
 8003f26:	3601      	adds	r6, #1
 8003f28:	e7ee      	b.n	8003f08 <__libc_init_array+0xc>
 8003f2a:	00b3      	lsls	r3, r6, #2
 8003f2c:	58eb      	ldr	r3, [r5, r3]
 8003f2e:	4798      	blx	r3
 8003f30:	3601      	adds	r6, #1
 8003f32:	e7f2      	b.n	8003f1a <__libc_init_array+0x1e>
 8003f34:	08004a74 	.word	0x08004a74
 8003f38:	08004a74 	.word	0x08004a74
 8003f3c:	08004a78 	.word	0x08004a78
 8003f40:	08004a74 	.word	0x08004a74

08003f44 <__retarget_lock_acquire_recursive>:
 8003f44:	4770      	bx	lr

08003f46 <__retarget_lock_release_recursive>:
 8003f46:	4770      	bx	lr

08003f48 <memcpy>:
 8003f48:	2300      	movs	r3, #0
 8003f4a:	b510      	push	{r4, lr}
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d100      	bne.n	8003f52 <memcpy+0xa>
 8003f50:	bd10      	pop	{r4, pc}
 8003f52:	5ccc      	ldrb	r4, [r1, r3]
 8003f54:	54c4      	strb	r4, [r0, r3]
 8003f56:	3301      	adds	r3, #1
 8003f58:	e7f8      	b.n	8003f4c <memcpy+0x4>
	...

08003f5c <_free_r>:
 8003f5c:	b570      	push	{r4, r5, r6, lr}
 8003f5e:	0005      	movs	r5, r0
 8003f60:	1e0c      	subs	r4, r1, #0
 8003f62:	d010      	beq.n	8003f86 <_free_r+0x2a>
 8003f64:	3c04      	subs	r4, #4
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	da00      	bge.n	8003f6e <_free_r+0x12>
 8003f6c:	18e4      	adds	r4, r4, r3
 8003f6e:	0028      	movs	r0, r5
 8003f70:	f000 f8e0 	bl	8004134 <__malloc_lock>
 8003f74:	4a1d      	ldr	r2, [pc, #116]	@ (8003fec <_free_r+0x90>)
 8003f76:	6813      	ldr	r3, [r2, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d105      	bne.n	8003f88 <_free_r+0x2c>
 8003f7c:	6063      	str	r3, [r4, #4]
 8003f7e:	6014      	str	r4, [r2, #0]
 8003f80:	0028      	movs	r0, r5
 8003f82:	f000 f8df 	bl	8004144 <__malloc_unlock>
 8003f86:	bd70      	pop	{r4, r5, r6, pc}
 8003f88:	42a3      	cmp	r3, r4
 8003f8a:	d908      	bls.n	8003f9e <_free_r+0x42>
 8003f8c:	6820      	ldr	r0, [r4, #0]
 8003f8e:	1821      	adds	r1, r4, r0
 8003f90:	428b      	cmp	r3, r1
 8003f92:	d1f3      	bne.n	8003f7c <_free_r+0x20>
 8003f94:	6819      	ldr	r1, [r3, #0]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	1809      	adds	r1, r1, r0
 8003f9a:	6021      	str	r1, [r4, #0]
 8003f9c:	e7ee      	b.n	8003f7c <_free_r+0x20>
 8003f9e:	001a      	movs	r2, r3
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <_free_r+0x4e>
 8003fa6:	42a3      	cmp	r3, r4
 8003fa8:	d9f9      	bls.n	8003f9e <_free_r+0x42>
 8003faa:	6811      	ldr	r1, [r2, #0]
 8003fac:	1850      	adds	r0, r2, r1
 8003fae:	42a0      	cmp	r0, r4
 8003fb0:	d10b      	bne.n	8003fca <_free_r+0x6e>
 8003fb2:	6820      	ldr	r0, [r4, #0]
 8003fb4:	1809      	adds	r1, r1, r0
 8003fb6:	1850      	adds	r0, r2, r1
 8003fb8:	6011      	str	r1, [r2, #0]
 8003fba:	4283      	cmp	r3, r0
 8003fbc:	d1e0      	bne.n	8003f80 <_free_r+0x24>
 8003fbe:	6818      	ldr	r0, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	1841      	adds	r1, r0, r1
 8003fc4:	6011      	str	r1, [r2, #0]
 8003fc6:	6053      	str	r3, [r2, #4]
 8003fc8:	e7da      	b.n	8003f80 <_free_r+0x24>
 8003fca:	42a0      	cmp	r0, r4
 8003fcc:	d902      	bls.n	8003fd4 <_free_r+0x78>
 8003fce:	230c      	movs	r3, #12
 8003fd0:	602b      	str	r3, [r5, #0]
 8003fd2:	e7d5      	b.n	8003f80 <_free_r+0x24>
 8003fd4:	6820      	ldr	r0, [r4, #0]
 8003fd6:	1821      	adds	r1, r4, r0
 8003fd8:	428b      	cmp	r3, r1
 8003fda:	d103      	bne.n	8003fe4 <_free_r+0x88>
 8003fdc:	6819      	ldr	r1, [r3, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	1809      	adds	r1, r1, r0
 8003fe2:	6021      	str	r1, [r4, #0]
 8003fe4:	6063      	str	r3, [r4, #4]
 8003fe6:	6054      	str	r4, [r2, #4]
 8003fe8:	e7ca      	b.n	8003f80 <_free_r+0x24>
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	20000818 	.word	0x20000818

08003ff0 <sbrk_aligned>:
 8003ff0:	b570      	push	{r4, r5, r6, lr}
 8003ff2:	4e0f      	ldr	r6, [pc, #60]	@ (8004030 <sbrk_aligned+0x40>)
 8003ff4:	000d      	movs	r5, r1
 8003ff6:	6831      	ldr	r1, [r6, #0]
 8003ff8:	0004      	movs	r4, r0
 8003ffa:	2900      	cmp	r1, #0
 8003ffc:	d102      	bne.n	8004004 <sbrk_aligned+0x14>
 8003ffe:	f000 fb83 	bl	8004708 <_sbrk_r>
 8004002:	6030      	str	r0, [r6, #0]
 8004004:	0029      	movs	r1, r5
 8004006:	0020      	movs	r0, r4
 8004008:	f000 fb7e 	bl	8004708 <_sbrk_r>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d103      	bne.n	8004018 <sbrk_aligned+0x28>
 8004010:	2501      	movs	r5, #1
 8004012:	426d      	negs	r5, r5
 8004014:	0028      	movs	r0, r5
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	2303      	movs	r3, #3
 800401a:	1cc5      	adds	r5, r0, #3
 800401c:	439d      	bics	r5, r3
 800401e:	42a8      	cmp	r0, r5
 8004020:	d0f8      	beq.n	8004014 <sbrk_aligned+0x24>
 8004022:	1a29      	subs	r1, r5, r0
 8004024:	0020      	movs	r0, r4
 8004026:	f000 fb6f 	bl	8004708 <_sbrk_r>
 800402a:	3001      	adds	r0, #1
 800402c:	d1f2      	bne.n	8004014 <sbrk_aligned+0x24>
 800402e:	e7ef      	b.n	8004010 <sbrk_aligned+0x20>
 8004030:	20000814 	.word	0x20000814

08004034 <_malloc_r>:
 8004034:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004036:	2203      	movs	r2, #3
 8004038:	1ccb      	adds	r3, r1, #3
 800403a:	4393      	bics	r3, r2
 800403c:	3308      	adds	r3, #8
 800403e:	0005      	movs	r5, r0
 8004040:	001f      	movs	r7, r3
 8004042:	2b0c      	cmp	r3, #12
 8004044:	d234      	bcs.n	80040b0 <_malloc_r+0x7c>
 8004046:	270c      	movs	r7, #12
 8004048:	42b9      	cmp	r1, r7
 800404a:	d833      	bhi.n	80040b4 <_malloc_r+0x80>
 800404c:	0028      	movs	r0, r5
 800404e:	f000 f871 	bl	8004134 <__malloc_lock>
 8004052:	4e37      	ldr	r6, [pc, #220]	@ (8004130 <_malloc_r+0xfc>)
 8004054:	6833      	ldr	r3, [r6, #0]
 8004056:	001c      	movs	r4, r3
 8004058:	2c00      	cmp	r4, #0
 800405a:	d12f      	bne.n	80040bc <_malloc_r+0x88>
 800405c:	0039      	movs	r1, r7
 800405e:	0028      	movs	r0, r5
 8004060:	f7ff ffc6 	bl	8003ff0 <sbrk_aligned>
 8004064:	0004      	movs	r4, r0
 8004066:	1c43      	adds	r3, r0, #1
 8004068:	d15f      	bne.n	800412a <_malloc_r+0xf6>
 800406a:	6834      	ldr	r4, [r6, #0]
 800406c:	9400      	str	r4, [sp, #0]
 800406e:	9b00      	ldr	r3, [sp, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d14a      	bne.n	800410a <_malloc_r+0xd6>
 8004074:	2c00      	cmp	r4, #0
 8004076:	d052      	beq.n	800411e <_malloc_r+0xea>
 8004078:	6823      	ldr	r3, [r4, #0]
 800407a:	0028      	movs	r0, r5
 800407c:	18e3      	adds	r3, r4, r3
 800407e:	9900      	ldr	r1, [sp, #0]
 8004080:	9301      	str	r3, [sp, #4]
 8004082:	f000 fb41 	bl	8004708 <_sbrk_r>
 8004086:	9b01      	ldr	r3, [sp, #4]
 8004088:	4283      	cmp	r3, r0
 800408a:	d148      	bne.n	800411e <_malloc_r+0xea>
 800408c:	6823      	ldr	r3, [r4, #0]
 800408e:	0028      	movs	r0, r5
 8004090:	1aff      	subs	r7, r7, r3
 8004092:	0039      	movs	r1, r7
 8004094:	f7ff ffac 	bl	8003ff0 <sbrk_aligned>
 8004098:	3001      	adds	r0, #1
 800409a:	d040      	beq.n	800411e <_malloc_r+0xea>
 800409c:	6823      	ldr	r3, [r4, #0]
 800409e:	19db      	adds	r3, r3, r7
 80040a0:	6023      	str	r3, [r4, #0]
 80040a2:	6833      	ldr	r3, [r6, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	2a00      	cmp	r2, #0
 80040a8:	d133      	bne.n	8004112 <_malloc_r+0xde>
 80040aa:	9b00      	ldr	r3, [sp, #0]
 80040ac:	6033      	str	r3, [r6, #0]
 80040ae:	e019      	b.n	80040e4 <_malloc_r+0xb0>
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	dac9      	bge.n	8004048 <_malloc_r+0x14>
 80040b4:	230c      	movs	r3, #12
 80040b6:	602b      	str	r3, [r5, #0]
 80040b8:	2000      	movs	r0, #0
 80040ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80040bc:	6821      	ldr	r1, [r4, #0]
 80040be:	1bc9      	subs	r1, r1, r7
 80040c0:	d420      	bmi.n	8004104 <_malloc_r+0xd0>
 80040c2:	290b      	cmp	r1, #11
 80040c4:	d90a      	bls.n	80040dc <_malloc_r+0xa8>
 80040c6:	19e2      	adds	r2, r4, r7
 80040c8:	6027      	str	r7, [r4, #0]
 80040ca:	42a3      	cmp	r3, r4
 80040cc:	d104      	bne.n	80040d8 <_malloc_r+0xa4>
 80040ce:	6032      	str	r2, [r6, #0]
 80040d0:	6863      	ldr	r3, [r4, #4]
 80040d2:	6011      	str	r1, [r2, #0]
 80040d4:	6053      	str	r3, [r2, #4]
 80040d6:	e005      	b.n	80040e4 <_malloc_r+0xb0>
 80040d8:	605a      	str	r2, [r3, #4]
 80040da:	e7f9      	b.n	80040d0 <_malloc_r+0x9c>
 80040dc:	6862      	ldr	r2, [r4, #4]
 80040de:	42a3      	cmp	r3, r4
 80040e0:	d10e      	bne.n	8004100 <_malloc_r+0xcc>
 80040e2:	6032      	str	r2, [r6, #0]
 80040e4:	0028      	movs	r0, r5
 80040e6:	f000 f82d 	bl	8004144 <__malloc_unlock>
 80040ea:	0020      	movs	r0, r4
 80040ec:	2207      	movs	r2, #7
 80040ee:	300b      	adds	r0, #11
 80040f0:	1d23      	adds	r3, r4, #4
 80040f2:	4390      	bics	r0, r2
 80040f4:	1ac2      	subs	r2, r0, r3
 80040f6:	4298      	cmp	r0, r3
 80040f8:	d0df      	beq.n	80040ba <_malloc_r+0x86>
 80040fa:	1a1b      	subs	r3, r3, r0
 80040fc:	50a3      	str	r3, [r4, r2]
 80040fe:	e7dc      	b.n	80040ba <_malloc_r+0x86>
 8004100:	605a      	str	r2, [r3, #4]
 8004102:	e7ef      	b.n	80040e4 <_malloc_r+0xb0>
 8004104:	0023      	movs	r3, r4
 8004106:	6864      	ldr	r4, [r4, #4]
 8004108:	e7a6      	b.n	8004058 <_malloc_r+0x24>
 800410a:	9c00      	ldr	r4, [sp, #0]
 800410c:	6863      	ldr	r3, [r4, #4]
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	e7ad      	b.n	800406e <_malloc_r+0x3a>
 8004112:	001a      	movs	r2, r3
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	42a3      	cmp	r3, r4
 8004118:	d1fb      	bne.n	8004112 <_malloc_r+0xde>
 800411a:	2300      	movs	r3, #0
 800411c:	e7da      	b.n	80040d4 <_malloc_r+0xa0>
 800411e:	230c      	movs	r3, #12
 8004120:	0028      	movs	r0, r5
 8004122:	602b      	str	r3, [r5, #0]
 8004124:	f000 f80e 	bl	8004144 <__malloc_unlock>
 8004128:	e7c6      	b.n	80040b8 <_malloc_r+0x84>
 800412a:	6007      	str	r7, [r0, #0]
 800412c:	e7da      	b.n	80040e4 <_malloc_r+0xb0>
 800412e:	46c0      	nop			@ (mov r8, r8)
 8004130:	20000818 	.word	0x20000818

08004134 <__malloc_lock>:
 8004134:	b510      	push	{r4, lr}
 8004136:	4802      	ldr	r0, [pc, #8]	@ (8004140 <__malloc_lock+0xc>)
 8004138:	f7ff ff04 	bl	8003f44 <__retarget_lock_acquire_recursive>
 800413c:	bd10      	pop	{r4, pc}
 800413e:	46c0      	nop			@ (mov r8, r8)
 8004140:	20000810 	.word	0x20000810

08004144 <__malloc_unlock>:
 8004144:	b510      	push	{r4, lr}
 8004146:	4802      	ldr	r0, [pc, #8]	@ (8004150 <__malloc_unlock+0xc>)
 8004148:	f7ff fefd 	bl	8003f46 <__retarget_lock_release_recursive>
 800414c:	bd10      	pop	{r4, pc}
 800414e:	46c0      	nop			@ (mov r8, r8)
 8004150:	20000810 	.word	0x20000810

08004154 <__ssputs_r>:
 8004154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004156:	688e      	ldr	r6, [r1, #8]
 8004158:	b085      	sub	sp, #20
 800415a:	001f      	movs	r7, r3
 800415c:	000c      	movs	r4, r1
 800415e:	680b      	ldr	r3, [r1, #0]
 8004160:	9002      	str	r0, [sp, #8]
 8004162:	9203      	str	r2, [sp, #12]
 8004164:	42be      	cmp	r6, r7
 8004166:	d830      	bhi.n	80041ca <__ssputs_r+0x76>
 8004168:	210c      	movs	r1, #12
 800416a:	5e62      	ldrsh	r2, [r4, r1]
 800416c:	2190      	movs	r1, #144	@ 0x90
 800416e:	00c9      	lsls	r1, r1, #3
 8004170:	420a      	tst	r2, r1
 8004172:	d028      	beq.n	80041c6 <__ssputs_r+0x72>
 8004174:	2003      	movs	r0, #3
 8004176:	6921      	ldr	r1, [r4, #16]
 8004178:	1a5b      	subs	r3, r3, r1
 800417a:	9301      	str	r3, [sp, #4]
 800417c:	6963      	ldr	r3, [r4, #20]
 800417e:	4343      	muls	r3, r0
 8004180:	9801      	ldr	r0, [sp, #4]
 8004182:	0fdd      	lsrs	r5, r3, #31
 8004184:	18ed      	adds	r5, r5, r3
 8004186:	1c7b      	adds	r3, r7, #1
 8004188:	181b      	adds	r3, r3, r0
 800418a:	106d      	asrs	r5, r5, #1
 800418c:	42ab      	cmp	r3, r5
 800418e:	d900      	bls.n	8004192 <__ssputs_r+0x3e>
 8004190:	001d      	movs	r5, r3
 8004192:	0552      	lsls	r2, r2, #21
 8004194:	d528      	bpl.n	80041e8 <__ssputs_r+0x94>
 8004196:	0029      	movs	r1, r5
 8004198:	9802      	ldr	r0, [sp, #8]
 800419a:	f7ff ff4b 	bl	8004034 <_malloc_r>
 800419e:	1e06      	subs	r6, r0, #0
 80041a0:	d02c      	beq.n	80041fc <__ssputs_r+0xa8>
 80041a2:	9a01      	ldr	r2, [sp, #4]
 80041a4:	6921      	ldr	r1, [r4, #16]
 80041a6:	f7ff fecf 	bl	8003f48 <memcpy>
 80041aa:	89a2      	ldrh	r2, [r4, #12]
 80041ac:	4b18      	ldr	r3, [pc, #96]	@ (8004210 <__ssputs_r+0xbc>)
 80041ae:	401a      	ands	r2, r3
 80041b0:	2380      	movs	r3, #128	@ 0x80
 80041b2:	4313      	orrs	r3, r2
 80041b4:	81a3      	strh	r3, [r4, #12]
 80041b6:	9b01      	ldr	r3, [sp, #4]
 80041b8:	6126      	str	r6, [r4, #16]
 80041ba:	18f6      	adds	r6, r6, r3
 80041bc:	6026      	str	r6, [r4, #0]
 80041be:	003e      	movs	r6, r7
 80041c0:	6165      	str	r5, [r4, #20]
 80041c2:	1aed      	subs	r5, r5, r3
 80041c4:	60a5      	str	r5, [r4, #8]
 80041c6:	42be      	cmp	r6, r7
 80041c8:	d900      	bls.n	80041cc <__ssputs_r+0x78>
 80041ca:	003e      	movs	r6, r7
 80041cc:	0032      	movs	r2, r6
 80041ce:	9903      	ldr	r1, [sp, #12]
 80041d0:	6820      	ldr	r0, [r4, #0]
 80041d2:	f7ff fe53 	bl	8003e7c <memmove>
 80041d6:	2000      	movs	r0, #0
 80041d8:	68a3      	ldr	r3, [r4, #8]
 80041da:	1b9b      	subs	r3, r3, r6
 80041dc:	60a3      	str	r3, [r4, #8]
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	199b      	adds	r3, r3, r6
 80041e2:	6023      	str	r3, [r4, #0]
 80041e4:	b005      	add	sp, #20
 80041e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041e8:	002a      	movs	r2, r5
 80041ea:	9802      	ldr	r0, [sp, #8]
 80041ec:	f000 faa9 	bl	8004742 <_realloc_r>
 80041f0:	1e06      	subs	r6, r0, #0
 80041f2:	d1e0      	bne.n	80041b6 <__ssputs_r+0x62>
 80041f4:	6921      	ldr	r1, [r4, #16]
 80041f6:	9802      	ldr	r0, [sp, #8]
 80041f8:	f7ff feb0 	bl	8003f5c <_free_r>
 80041fc:	230c      	movs	r3, #12
 80041fe:	2001      	movs	r0, #1
 8004200:	9a02      	ldr	r2, [sp, #8]
 8004202:	4240      	negs	r0, r0
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	89a2      	ldrh	r2, [r4, #12]
 8004208:	3334      	adds	r3, #52	@ 0x34
 800420a:	4313      	orrs	r3, r2
 800420c:	81a3      	strh	r3, [r4, #12]
 800420e:	e7e9      	b.n	80041e4 <__ssputs_r+0x90>
 8004210:	fffffb7f 	.word	0xfffffb7f

08004214 <_svfiprintf_r>:
 8004214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004216:	b0a1      	sub	sp, #132	@ 0x84
 8004218:	9003      	str	r0, [sp, #12]
 800421a:	001d      	movs	r5, r3
 800421c:	898b      	ldrh	r3, [r1, #12]
 800421e:	000f      	movs	r7, r1
 8004220:	0016      	movs	r6, r2
 8004222:	061b      	lsls	r3, r3, #24
 8004224:	d511      	bpl.n	800424a <_svfiprintf_r+0x36>
 8004226:	690b      	ldr	r3, [r1, #16]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d10e      	bne.n	800424a <_svfiprintf_r+0x36>
 800422c:	2140      	movs	r1, #64	@ 0x40
 800422e:	f7ff ff01 	bl	8004034 <_malloc_r>
 8004232:	6038      	str	r0, [r7, #0]
 8004234:	6138      	str	r0, [r7, #16]
 8004236:	2800      	cmp	r0, #0
 8004238:	d105      	bne.n	8004246 <_svfiprintf_r+0x32>
 800423a:	230c      	movs	r3, #12
 800423c:	9a03      	ldr	r2, [sp, #12]
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	2001      	movs	r0, #1
 8004242:	4240      	negs	r0, r0
 8004244:	e0cf      	b.n	80043e6 <_svfiprintf_r+0x1d2>
 8004246:	2340      	movs	r3, #64	@ 0x40
 8004248:	617b      	str	r3, [r7, #20]
 800424a:	2300      	movs	r3, #0
 800424c:	ac08      	add	r4, sp, #32
 800424e:	6163      	str	r3, [r4, #20]
 8004250:	3320      	adds	r3, #32
 8004252:	7663      	strb	r3, [r4, #25]
 8004254:	3310      	adds	r3, #16
 8004256:	76a3      	strb	r3, [r4, #26]
 8004258:	9507      	str	r5, [sp, #28]
 800425a:	0035      	movs	r5, r6
 800425c:	782b      	ldrb	r3, [r5, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d001      	beq.n	8004266 <_svfiprintf_r+0x52>
 8004262:	2b25      	cmp	r3, #37	@ 0x25
 8004264:	d148      	bne.n	80042f8 <_svfiprintf_r+0xe4>
 8004266:	1bab      	subs	r3, r5, r6
 8004268:	9305      	str	r3, [sp, #20]
 800426a:	42b5      	cmp	r5, r6
 800426c:	d00b      	beq.n	8004286 <_svfiprintf_r+0x72>
 800426e:	0032      	movs	r2, r6
 8004270:	0039      	movs	r1, r7
 8004272:	9803      	ldr	r0, [sp, #12]
 8004274:	f7ff ff6e 	bl	8004154 <__ssputs_r>
 8004278:	3001      	adds	r0, #1
 800427a:	d100      	bne.n	800427e <_svfiprintf_r+0x6a>
 800427c:	e0ae      	b.n	80043dc <_svfiprintf_r+0x1c8>
 800427e:	6963      	ldr	r3, [r4, #20]
 8004280:	9a05      	ldr	r2, [sp, #20]
 8004282:	189b      	adds	r3, r3, r2
 8004284:	6163      	str	r3, [r4, #20]
 8004286:	782b      	ldrb	r3, [r5, #0]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d100      	bne.n	800428e <_svfiprintf_r+0x7a>
 800428c:	e0a6      	b.n	80043dc <_svfiprintf_r+0x1c8>
 800428e:	2201      	movs	r2, #1
 8004290:	2300      	movs	r3, #0
 8004292:	4252      	negs	r2, r2
 8004294:	6062      	str	r2, [r4, #4]
 8004296:	a904      	add	r1, sp, #16
 8004298:	3254      	adds	r2, #84	@ 0x54
 800429a:	1852      	adds	r2, r2, r1
 800429c:	1c6e      	adds	r6, r5, #1
 800429e:	6023      	str	r3, [r4, #0]
 80042a0:	60e3      	str	r3, [r4, #12]
 80042a2:	60a3      	str	r3, [r4, #8]
 80042a4:	7013      	strb	r3, [r2, #0]
 80042a6:	65a3      	str	r3, [r4, #88]	@ 0x58
 80042a8:	4b54      	ldr	r3, [pc, #336]	@ (80043fc <_svfiprintf_r+0x1e8>)
 80042aa:	2205      	movs	r2, #5
 80042ac:	0018      	movs	r0, r3
 80042ae:	7831      	ldrb	r1, [r6, #0]
 80042b0:	9305      	str	r3, [sp, #20]
 80042b2:	f000 fa3b 	bl	800472c <memchr>
 80042b6:	1c75      	adds	r5, r6, #1
 80042b8:	2800      	cmp	r0, #0
 80042ba:	d11f      	bne.n	80042fc <_svfiprintf_r+0xe8>
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	06d3      	lsls	r3, r2, #27
 80042c0:	d504      	bpl.n	80042cc <_svfiprintf_r+0xb8>
 80042c2:	2353      	movs	r3, #83	@ 0x53
 80042c4:	a904      	add	r1, sp, #16
 80042c6:	185b      	adds	r3, r3, r1
 80042c8:	2120      	movs	r1, #32
 80042ca:	7019      	strb	r1, [r3, #0]
 80042cc:	0713      	lsls	r3, r2, #28
 80042ce:	d504      	bpl.n	80042da <_svfiprintf_r+0xc6>
 80042d0:	2353      	movs	r3, #83	@ 0x53
 80042d2:	a904      	add	r1, sp, #16
 80042d4:	185b      	adds	r3, r3, r1
 80042d6:	212b      	movs	r1, #43	@ 0x2b
 80042d8:	7019      	strb	r1, [r3, #0]
 80042da:	7833      	ldrb	r3, [r6, #0]
 80042dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80042de:	d016      	beq.n	800430e <_svfiprintf_r+0xfa>
 80042e0:	0035      	movs	r5, r6
 80042e2:	2100      	movs	r1, #0
 80042e4:	200a      	movs	r0, #10
 80042e6:	68e3      	ldr	r3, [r4, #12]
 80042e8:	782a      	ldrb	r2, [r5, #0]
 80042ea:	1c6e      	adds	r6, r5, #1
 80042ec:	3a30      	subs	r2, #48	@ 0x30
 80042ee:	2a09      	cmp	r2, #9
 80042f0:	d950      	bls.n	8004394 <_svfiprintf_r+0x180>
 80042f2:	2900      	cmp	r1, #0
 80042f4:	d111      	bne.n	800431a <_svfiprintf_r+0x106>
 80042f6:	e017      	b.n	8004328 <_svfiprintf_r+0x114>
 80042f8:	3501      	adds	r5, #1
 80042fa:	e7af      	b.n	800425c <_svfiprintf_r+0x48>
 80042fc:	9b05      	ldr	r3, [sp, #20]
 80042fe:	6822      	ldr	r2, [r4, #0]
 8004300:	1ac0      	subs	r0, r0, r3
 8004302:	2301      	movs	r3, #1
 8004304:	4083      	lsls	r3, r0
 8004306:	4313      	orrs	r3, r2
 8004308:	002e      	movs	r6, r5
 800430a:	6023      	str	r3, [r4, #0]
 800430c:	e7cc      	b.n	80042a8 <_svfiprintf_r+0x94>
 800430e:	9b07      	ldr	r3, [sp, #28]
 8004310:	1d19      	adds	r1, r3, #4
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	9107      	str	r1, [sp, #28]
 8004316:	2b00      	cmp	r3, #0
 8004318:	db01      	blt.n	800431e <_svfiprintf_r+0x10a>
 800431a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800431c:	e004      	b.n	8004328 <_svfiprintf_r+0x114>
 800431e:	425b      	negs	r3, r3
 8004320:	60e3      	str	r3, [r4, #12]
 8004322:	2302      	movs	r3, #2
 8004324:	4313      	orrs	r3, r2
 8004326:	6023      	str	r3, [r4, #0]
 8004328:	782b      	ldrb	r3, [r5, #0]
 800432a:	2b2e      	cmp	r3, #46	@ 0x2e
 800432c:	d10c      	bne.n	8004348 <_svfiprintf_r+0x134>
 800432e:	786b      	ldrb	r3, [r5, #1]
 8004330:	2b2a      	cmp	r3, #42	@ 0x2a
 8004332:	d134      	bne.n	800439e <_svfiprintf_r+0x18a>
 8004334:	9b07      	ldr	r3, [sp, #28]
 8004336:	3502      	adds	r5, #2
 8004338:	1d1a      	adds	r2, r3, #4
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	9207      	str	r2, [sp, #28]
 800433e:	2b00      	cmp	r3, #0
 8004340:	da01      	bge.n	8004346 <_svfiprintf_r+0x132>
 8004342:	2301      	movs	r3, #1
 8004344:	425b      	negs	r3, r3
 8004346:	9309      	str	r3, [sp, #36]	@ 0x24
 8004348:	4e2d      	ldr	r6, [pc, #180]	@ (8004400 <_svfiprintf_r+0x1ec>)
 800434a:	2203      	movs	r2, #3
 800434c:	0030      	movs	r0, r6
 800434e:	7829      	ldrb	r1, [r5, #0]
 8004350:	f000 f9ec 	bl	800472c <memchr>
 8004354:	2800      	cmp	r0, #0
 8004356:	d006      	beq.n	8004366 <_svfiprintf_r+0x152>
 8004358:	2340      	movs	r3, #64	@ 0x40
 800435a:	1b80      	subs	r0, r0, r6
 800435c:	4083      	lsls	r3, r0
 800435e:	6822      	ldr	r2, [r4, #0]
 8004360:	3501      	adds	r5, #1
 8004362:	4313      	orrs	r3, r2
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	7829      	ldrb	r1, [r5, #0]
 8004368:	2206      	movs	r2, #6
 800436a:	4826      	ldr	r0, [pc, #152]	@ (8004404 <_svfiprintf_r+0x1f0>)
 800436c:	1c6e      	adds	r6, r5, #1
 800436e:	7621      	strb	r1, [r4, #24]
 8004370:	f000 f9dc 	bl	800472c <memchr>
 8004374:	2800      	cmp	r0, #0
 8004376:	d038      	beq.n	80043ea <_svfiprintf_r+0x1d6>
 8004378:	4b23      	ldr	r3, [pc, #140]	@ (8004408 <_svfiprintf_r+0x1f4>)
 800437a:	2b00      	cmp	r3, #0
 800437c:	d122      	bne.n	80043c4 <_svfiprintf_r+0x1b0>
 800437e:	2207      	movs	r2, #7
 8004380:	9b07      	ldr	r3, [sp, #28]
 8004382:	3307      	adds	r3, #7
 8004384:	4393      	bics	r3, r2
 8004386:	3308      	adds	r3, #8
 8004388:	9307      	str	r3, [sp, #28]
 800438a:	6963      	ldr	r3, [r4, #20]
 800438c:	9a04      	ldr	r2, [sp, #16]
 800438e:	189b      	adds	r3, r3, r2
 8004390:	6163      	str	r3, [r4, #20]
 8004392:	e762      	b.n	800425a <_svfiprintf_r+0x46>
 8004394:	4343      	muls	r3, r0
 8004396:	0035      	movs	r5, r6
 8004398:	2101      	movs	r1, #1
 800439a:	189b      	adds	r3, r3, r2
 800439c:	e7a4      	b.n	80042e8 <_svfiprintf_r+0xd4>
 800439e:	2300      	movs	r3, #0
 80043a0:	200a      	movs	r0, #10
 80043a2:	0019      	movs	r1, r3
 80043a4:	3501      	adds	r5, #1
 80043a6:	6063      	str	r3, [r4, #4]
 80043a8:	782a      	ldrb	r2, [r5, #0]
 80043aa:	1c6e      	adds	r6, r5, #1
 80043ac:	3a30      	subs	r2, #48	@ 0x30
 80043ae:	2a09      	cmp	r2, #9
 80043b0:	d903      	bls.n	80043ba <_svfiprintf_r+0x1a6>
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d0c8      	beq.n	8004348 <_svfiprintf_r+0x134>
 80043b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80043b8:	e7c6      	b.n	8004348 <_svfiprintf_r+0x134>
 80043ba:	4341      	muls	r1, r0
 80043bc:	0035      	movs	r5, r6
 80043be:	2301      	movs	r3, #1
 80043c0:	1889      	adds	r1, r1, r2
 80043c2:	e7f1      	b.n	80043a8 <_svfiprintf_r+0x194>
 80043c4:	aa07      	add	r2, sp, #28
 80043c6:	9200      	str	r2, [sp, #0]
 80043c8:	0021      	movs	r1, r4
 80043ca:	003a      	movs	r2, r7
 80043cc:	4b0f      	ldr	r3, [pc, #60]	@ (800440c <_svfiprintf_r+0x1f8>)
 80043ce:	9803      	ldr	r0, [sp, #12]
 80043d0:	e000      	b.n	80043d4 <_svfiprintf_r+0x1c0>
 80043d2:	bf00      	nop
 80043d4:	9004      	str	r0, [sp, #16]
 80043d6:	9b04      	ldr	r3, [sp, #16]
 80043d8:	3301      	adds	r3, #1
 80043da:	d1d6      	bne.n	800438a <_svfiprintf_r+0x176>
 80043dc:	89bb      	ldrh	r3, [r7, #12]
 80043de:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80043e0:	065b      	lsls	r3, r3, #25
 80043e2:	d500      	bpl.n	80043e6 <_svfiprintf_r+0x1d2>
 80043e4:	e72c      	b.n	8004240 <_svfiprintf_r+0x2c>
 80043e6:	b021      	add	sp, #132	@ 0x84
 80043e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ea:	aa07      	add	r2, sp, #28
 80043ec:	9200      	str	r2, [sp, #0]
 80043ee:	0021      	movs	r1, r4
 80043f0:	003a      	movs	r2, r7
 80043f2:	4b06      	ldr	r3, [pc, #24]	@ (800440c <_svfiprintf_r+0x1f8>)
 80043f4:	9803      	ldr	r0, [sp, #12]
 80043f6:	f000 f87b 	bl	80044f0 <_printf_i>
 80043fa:	e7eb      	b.n	80043d4 <_svfiprintf_r+0x1c0>
 80043fc:	0800487f 	.word	0x0800487f
 8004400:	08004885 	.word	0x08004885
 8004404:	08004889 	.word	0x08004889
 8004408:	00000000 	.word	0x00000000
 800440c:	08004155 	.word	0x08004155

08004410 <_printf_common>:
 8004410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004412:	0016      	movs	r6, r2
 8004414:	9301      	str	r3, [sp, #4]
 8004416:	688a      	ldr	r2, [r1, #8]
 8004418:	690b      	ldr	r3, [r1, #16]
 800441a:	000c      	movs	r4, r1
 800441c:	9000      	str	r0, [sp, #0]
 800441e:	4293      	cmp	r3, r2
 8004420:	da00      	bge.n	8004424 <_printf_common+0x14>
 8004422:	0013      	movs	r3, r2
 8004424:	0022      	movs	r2, r4
 8004426:	6033      	str	r3, [r6, #0]
 8004428:	3243      	adds	r2, #67	@ 0x43
 800442a:	7812      	ldrb	r2, [r2, #0]
 800442c:	2a00      	cmp	r2, #0
 800442e:	d001      	beq.n	8004434 <_printf_common+0x24>
 8004430:	3301      	adds	r3, #1
 8004432:	6033      	str	r3, [r6, #0]
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	069b      	lsls	r3, r3, #26
 8004438:	d502      	bpl.n	8004440 <_printf_common+0x30>
 800443a:	6833      	ldr	r3, [r6, #0]
 800443c:	3302      	adds	r3, #2
 800443e:	6033      	str	r3, [r6, #0]
 8004440:	6822      	ldr	r2, [r4, #0]
 8004442:	2306      	movs	r3, #6
 8004444:	0015      	movs	r5, r2
 8004446:	401d      	ands	r5, r3
 8004448:	421a      	tst	r2, r3
 800444a:	d027      	beq.n	800449c <_printf_common+0x8c>
 800444c:	0023      	movs	r3, r4
 800444e:	3343      	adds	r3, #67	@ 0x43
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	1e5a      	subs	r2, r3, #1
 8004454:	4193      	sbcs	r3, r2
 8004456:	6822      	ldr	r2, [r4, #0]
 8004458:	0692      	lsls	r2, r2, #26
 800445a:	d430      	bmi.n	80044be <_printf_common+0xae>
 800445c:	0022      	movs	r2, r4
 800445e:	9901      	ldr	r1, [sp, #4]
 8004460:	9800      	ldr	r0, [sp, #0]
 8004462:	9d08      	ldr	r5, [sp, #32]
 8004464:	3243      	adds	r2, #67	@ 0x43
 8004466:	47a8      	blx	r5
 8004468:	3001      	adds	r0, #1
 800446a:	d025      	beq.n	80044b8 <_printf_common+0xa8>
 800446c:	2206      	movs	r2, #6
 800446e:	6823      	ldr	r3, [r4, #0]
 8004470:	2500      	movs	r5, #0
 8004472:	4013      	ands	r3, r2
 8004474:	2b04      	cmp	r3, #4
 8004476:	d105      	bne.n	8004484 <_printf_common+0x74>
 8004478:	6833      	ldr	r3, [r6, #0]
 800447a:	68e5      	ldr	r5, [r4, #12]
 800447c:	1aed      	subs	r5, r5, r3
 800447e:	43eb      	mvns	r3, r5
 8004480:	17db      	asrs	r3, r3, #31
 8004482:	401d      	ands	r5, r3
 8004484:	68a3      	ldr	r3, [r4, #8]
 8004486:	6922      	ldr	r2, [r4, #16]
 8004488:	4293      	cmp	r3, r2
 800448a:	dd01      	ble.n	8004490 <_printf_common+0x80>
 800448c:	1a9b      	subs	r3, r3, r2
 800448e:	18ed      	adds	r5, r5, r3
 8004490:	2600      	movs	r6, #0
 8004492:	42b5      	cmp	r5, r6
 8004494:	d120      	bne.n	80044d8 <_printf_common+0xc8>
 8004496:	2000      	movs	r0, #0
 8004498:	e010      	b.n	80044bc <_printf_common+0xac>
 800449a:	3501      	adds	r5, #1
 800449c:	68e3      	ldr	r3, [r4, #12]
 800449e:	6832      	ldr	r2, [r6, #0]
 80044a0:	1a9b      	subs	r3, r3, r2
 80044a2:	42ab      	cmp	r3, r5
 80044a4:	ddd2      	ble.n	800444c <_printf_common+0x3c>
 80044a6:	0022      	movs	r2, r4
 80044a8:	2301      	movs	r3, #1
 80044aa:	9901      	ldr	r1, [sp, #4]
 80044ac:	9800      	ldr	r0, [sp, #0]
 80044ae:	9f08      	ldr	r7, [sp, #32]
 80044b0:	3219      	adds	r2, #25
 80044b2:	47b8      	blx	r7
 80044b4:	3001      	adds	r0, #1
 80044b6:	d1f0      	bne.n	800449a <_printf_common+0x8a>
 80044b8:	2001      	movs	r0, #1
 80044ba:	4240      	negs	r0, r0
 80044bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80044be:	2030      	movs	r0, #48	@ 0x30
 80044c0:	18e1      	adds	r1, r4, r3
 80044c2:	3143      	adds	r1, #67	@ 0x43
 80044c4:	7008      	strb	r0, [r1, #0]
 80044c6:	0021      	movs	r1, r4
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	3145      	adds	r1, #69	@ 0x45
 80044cc:	7809      	ldrb	r1, [r1, #0]
 80044ce:	18a2      	adds	r2, r4, r2
 80044d0:	3243      	adds	r2, #67	@ 0x43
 80044d2:	3302      	adds	r3, #2
 80044d4:	7011      	strb	r1, [r2, #0]
 80044d6:	e7c1      	b.n	800445c <_printf_common+0x4c>
 80044d8:	0022      	movs	r2, r4
 80044da:	2301      	movs	r3, #1
 80044dc:	9901      	ldr	r1, [sp, #4]
 80044de:	9800      	ldr	r0, [sp, #0]
 80044e0:	9f08      	ldr	r7, [sp, #32]
 80044e2:	321a      	adds	r2, #26
 80044e4:	47b8      	blx	r7
 80044e6:	3001      	adds	r0, #1
 80044e8:	d0e6      	beq.n	80044b8 <_printf_common+0xa8>
 80044ea:	3601      	adds	r6, #1
 80044ec:	e7d1      	b.n	8004492 <_printf_common+0x82>
	...

080044f0 <_printf_i>:
 80044f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044f2:	b08b      	sub	sp, #44	@ 0x2c
 80044f4:	9206      	str	r2, [sp, #24]
 80044f6:	000a      	movs	r2, r1
 80044f8:	3243      	adds	r2, #67	@ 0x43
 80044fa:	9307      	str	r3, [sp, #28]
 80044fc:	9005      	str	r0, [sp, #20]
 80044fe:	9203      	str	r2, [sp, #12]
 8004500:	7e0a      	ldrb	r2, [r1, #24]
 8004502:	000c      	movs	r4, r1
 8004504:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004506:	2a78      	cmp	r2, #120	@ 0x78
 8004508:	d809      	bhi.n	800451e <_printf_i+0x2e>
 800450a:	2a62      	cmp	r2, #98	@ 0x62
 800450c:	d80b      	bhi.n	8004526 <_printf_i+0x36>
 800450e:	2a00      	cmp	r2, #0
 8004510:	d100      	bne.n	8004514 <_printf_i+0x24>
 8004512:	e0ba      	b.n	800468a <_printf_i+0x19a>
 8004514:	497a      	ldr	r1, [pc, #488]	@ (8004700 <_printf_i+0x210>)
 8004516:	9104      	str	r1, [sp, #16]
 8004518:	2a58      	cmp	r2, #88	@ 0x58
 800451a:	d100      	bne.n	800451e <_printf_i+0x2e>
 800451c:	e08e      	b.n	800463c <_printf_i+0x14c>
 800451e:	0025      	movs	r5, r4
 8004520:	3542      	adds	r5, #66	@ 0x42
 8004522:	702a      	strb	r2, [r5, #0]
 8004524:	e022      	b.n	800456c <_printf_i+0x7c>
 8004526:	0010      	movs	r0, r2
 8004528:	3863      	subs	r0, #99	@ 0x63
 800452a:	2815      	cmp	r0, #21
 800452c:	d8f7      	bhi.n	800451e <_printf_i+0x2e>
 800452e:	f7fb fe03 	bl	8000138 <__gnu_thumb1_case_shi>
 8004532:	0016      	.short	0x0016
 8004534:	fff6001f 	.word	0xfff6001f
 8004538:	fff6fff6 	.word	0xfff6fff6
 800453c:	001ffff6 	.word	0x001ffff6
 8004540:	fff6fff6 	.word	0xfff6fff6
 8004544:	fff6fff6 	.word	0xfff6fff6
 8004548:	0036009f 	.word	0x0036009f
 800454c:	fff6007e 	.word	0xfff6007e
 8004550:	00b0fff6 	.word	0x00b0fff6
 8004554:	0036fff6 	.word	0x0036fff6
 8004558:	fff6fff6 	.word	0xfff6fff6
 800455c:	0082      	.short	0x0082
 800455e:	0025      	movs	r5, r4
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	3542      	adds	r5, #66	@ 0x42
 8004564:	1d11      	adds	r1, r2, #4
 8004566:	6019      	str	r1, [r3, #0]
 8004568:	6813      	ldr	r3, [r2, #0]
 800456a:	702b      	strb	r3, [r5, #0]
 800456c:	2301      	movs	r3, #1
 800456e:	e09e      	b.n	80046ae <_printf_i+0x1be>
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	6809      	ldr	r1, [r1, #0]
 8004574:	1d02      	adds	r2, r0, #4
 8004576:	060d      	lsls	r5, r1, #24
 8004578:	d50b      	bpl.n	8004592 <_printf_i+0xa2>
 800457a:	6806      	ldr	r6, [r0, #0]
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	2e00      	cmp	r6, #0
 8004580:	da03      	bge.n	800458a <_printf_i+0x9a>
 8004582:	232d      	movs	r3, #45	@ 0x2d
 8004584:	9a03      	ldr	r2, [sp, #12]
 8004586:	4276      	negs	r6, r6
 8004588:	7013      	strb	r3, [r2, #0]
 800458a:	4b5d      	ldr	r3, [pc, #372]	@ (8004700 <_printf_i+0x210>)
 800458c:	270a      	movs	r7, #10
 800458e:	9304      	str	r3, [sp, #16]
 8004590:	e018      	b.n	80045c4 <_printf_i+0xd4>
 8004592:	6806      	ldr	r6, [r0, #0]
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	0649      	lsls	r1, r1, #25
 8004598:	d5f1      	bpl.n	800457e <_printf_i+0x8e>
 800459a:	b236      	sxth	r6, r6
 800459c:	e7ef      	b.n	800457e <_printf_i+0x8e>
 800459e:	6808      	ldr	r0, [r1, #0]
 80045a0:	6819      	ldr	r1, [r3, #0]
 80045a2:	c940      	ldmia	r1!, {r6}
 80045a4:	0605      	lsls	r5, r0, #24
 80045a6:	d402      	bmi.n	80045ae <_printf_i+0xbe>
 80045a8:	0640      	lsls	r0, r0, #25
 80045aa:	d500      	bpl.n	80045ae <_printf_i+0xbe>
 80045ac:	b2b6      	uxth	r6, r6
 80045ae:	6019      	str	r1, [r3, #0]
 80045b0:	4b53      	ldr	r3, [pc, #332]	@ (8004700 <_printf_i+0x210>)
 80045b2:	270a      	movs	r7, #10
 80045b4:	9304      	str	r3, [sp, #16]
 80045b6:	2a6f      	cmp	r2, #111	@ 0x6f
 80045b8:	d100      	bne.n	80045bc <_printf_i+0xcc>
 80045ba:	3f02      	subs	r7, #2
 80045bc:	0023      	movs	r3, r4
 80045be:	2200      	movs	r2, #0
 80045c0:	3343      	adds	r3, #67	@ 0x43
 80045c2:	701a      	strb	r2, [r3, #0]
 80045c4:	6863      	ldr	r3, [r4, #4]
 80045c6:	60a3      	str	r3, [r4, #8]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	db06      	blt.n	80045da <_printf_i+0xea>
 80045cc:	2104      	movs	r1, #4
 80045ce:	6822      	ldr	r2, [r4, #0]
 80045d0:	9d03      	ldr	r5, [sp, #12]
 80045d2:	438a      	bics	r2, r1
 80045d4:	6022      	str	r2, [r4, #0]
 80045d6:	4333      	orrs	r3, r6
 80045d8:	d00c      	beq.n	80045f4 <_printf_i+0x104>
 80045da:	9d03      	ldr	r5, [sp, #12]
 80045dc:	0030      	movs	r0, r6
 80045de:	0039      	movs	r1, r7
 80045e0:	f7fb fe44 	bl	800026c <__aeabi_uidivmod>
 80045e4:	9b04      	ldr	r3, [sp, #16]
 80045e6:	3d01      	subs	r5, #1
 80045e8:	5c5b      	ldrb	r3, [r3, r1]
 80045ea:	702b      	strb	r3, [r5, #0]
 80045ec:	0033      	movs	r3, r6
 80045ee:	0006      	movs	r6, r0
 80045f0:	429f      	cmp	r7, r3
 80045f2:	d9f3      	bls.n	80045dc <_printf_i+0xec>
 80045f4:	2f08      	cmp	r7, #8
 80045f6:	d109      	bne.n	800460c <_printf_i+0x11c>
 80045f8:	6823      	ldr	r3, [r4, #0]
 80045fa:	07db      	lsls	r3, r3, #31
 80045fc:	d506      	bpl.n	800460c <_printf_i+0x11c>
 80045fe:	6862      	ldr	r2, [r4, #4]
 8004600:	6923      	ldr	r3, [r4, #16]
 8004602:	429a      	cmp	r2, r3
 8004604:	dc02      	bgt.n	800460c <_printf_i+0x11c>
 8004606:	2330      	movs	r3, #48	@ 0x30
 8004608:	3d01      	subs	r5, #1
 800460a:	702b      	strb	r3, [r5, #0]
 800460c:	9b03      	ldr	r3, [sp, #12]
 800460e:	1b5b      	subs	r3, r3, r5
 8004610:	6123      	str	r3, [r4, #16]
 8004612:	9b07      	ldr	r3, [sp, #28]
 8004614:	0021      	movs	r1, r4
 8004616:	9300      	str	r3, [sp, #0]
 8004618:	9805      	ldr	r0, [sp, #20]
 800461a:	9b06      	ldr	r3, [sp, #24]
 800461c:	aa09      	add	r2, sp, #36	@ 0x24
 800461e:	f7ff fef7 	bl	8004410 <_printf_common>
 8004622:	3001      	adds	r0, #1
 8004624:	d148      	bne.n	80046b8 <_printf_i+0x1c8>
 8004626:	2001      	movs	r0, #1
 8004628:	4240      	negs	r0, r0
 800462a:	b00b      	add	sp, #44	@ 0x2c
 800462c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800462e:	2220      	movs	r2, #32
 8004630:	6809      	ldr	r1, [r1, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	6022      	str	r2, [r4, #0]
 8004636:	2278      	movs	r2, #120	@ 0x78
 8004638:	4932      	ldr	r1, [pc, #200]	@ (8004704 <_printf_i+0x214>)
 800463a:	9104      	str	r1, [sp, #16]
 800463c:	0021      	movs	r1, r4
 800463e:	3145      	adds	r1, #69	@ 0x45
 8004640:	700a      	strb	r2, [r1, #0]
 8004642:	6819      	ldr	r1, [r3, #0]
 8004644:	6822      	ldr	r2, [r4, #0]
 8004646:	c940      	ldmia	r1!, {r6}
 8004648:	0610      	lsls	r0, r2, #24
 800464a:	d402      	bmi.n	8004652 <_printf_i+0x162>
 800464c:	0650      	lsls	r0, r2, #25
 800464e:	d500      	bpl.n	8004652 <_printf_i+0x162>
 8004650:	b2b6      	uxth	r6, r6
 8004652:	6019      	str	r1, [r3, #0]
 8004654:	07d3      	lsls	r3, r2, #31
 8004656:	d502      	bpl.n	800465e <_printf_i+0x16e>
 8004658:	2320      	movs	r3, #32
 800465a:	4313      	orrs	r3, r2
 800465c:	6023      	str	r3, [r4, #0]
 800465e:	2e00      	cmp	r6, #0
 8004660:	d001      	beq.n	8004666 <_printf_i+0x176>
 8004662:	2710      	movs	r7, #16
 8004664:	e7aa      	b.n	80045bc <_printf_i+0xcc>
 8004666:	2220      	movs	r2, #32
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	4393      	bics	r3, r2
 800466c:	6023      	str	r3, [r4, #0]
 800466e:	e7f8      	b.n	8004662 <_printf_i+0x172>
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	680d      	ldr	r5, [r1, #0]
 8004674:	1d10      	adds	r0, r2, #4
 8004676:	6949      	ldr	r1, [r1, #20]
 8004678:	6018      	str	r0, [r3, #0]
 800467a:	6813      	ldr	r3, [r2, #0]
 800467c:	062e      	lsls	r6, r5, #24
 800467e:	d501      	bpl.n	8004684 <_printf_i+0x194>
 8004680:	6019      	str	r1, [r3, #0]
 8004682:	e002      	b.n	800468a <_printf_i+0x19a>
 8004684:	066d      	lsls	r5, r5, #25
 8004686:	d5fb      	bpl.n	8004680 <_printf_i+0x190>
 8004688:	8019      	strh	r1, [r3, #0]
 800468a:	2300      	movs	r3, #0
 800468c:	9d03      	ldr	r5, [sp, #12]
 800468e:	6123      	str	r3, [r4, #16]
 8004690:	e7bf      	b.n	8004612 <_printf_i+0x122>
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	1d11      	adds	r1, r2, #4
 8004696:	6019      	str	r1, [r3, #0]
 8004698:	6815      	ldr	r5, [r2, #0]
 800469a:	2100      	movs	r1, #0
 800469c:	0028      	movs	r0, r5
 800469e:	6862      	ldr	r2, [r4, #4]
 80046a0:	f000 f844 	bl	800472c <memchr>
 80046a4:	2800      	cmp	r0, #0
 80046a6:	d001      	beq.n	80046ac <_printf_i+0x1bc>
 80046a8:	1b40      	subs	r0, r0, r5
 80046aa:	6060      	str	r0, [r4, #4]
 80046ac:	6863      	ldr	r3, [r4, #4]
 80046ae:	6123      	str	r3, [r4, #16]
 80046b0:	2300      	movs	r3, #0
 80046b2:	9a03      	ldr	r2, [sp, #12]
 80046b4:	7013      	strb	r3, [r2, #0]
 80046b6:	e7ac      	b.n	8004612 <_printf_i+0x122>
 80046b8:	002a      	movs	r2, r5
 80046ba:	6923      	ldr	r3, [r4, #16]
 80046bc:	9906      	ldr	r1, [sp, #24]
 80046be:	9805      	ldr	r0, [sp, #20]
 80046c0:	9d07      	ldr	r5, [sp, #28]
 80046c2:	47a8      	blx	r5
 80046c4:	3001      	adds	r0, #1
 80046c6:	d0ae      	beq.n	8004626 <_printf_i+0x136>
 80046c8:	6823      	ldr	r3, [r4, #0]
 80046ca:	079b      	lsls	r3, r3, #30
 80046cc:	d415      	bmi.n	80046fa <_printf_i+0x20a>
 80046ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046d0:	68e0      	ldr	r0, [r4, #12]
 80046d2:	4298      	cmp	r0, r3
 80046d4:	daa9      	bge.n	800462a <_printf_i+0x13a>
 80046d6:	0018      	movs	r0, r3
 80046d8:	e7a7      	b.n	800462a <_printf_i+0x13a>
 80046da:	0022      	movs	r2, r4
 80046dc:	2301      	movs	r3, #1
 80046de:	9906      	ldr	r1, [sp, #24]
 80046e0:	9805      	ldr	r0, [sp, #20]
 80046e2:	9e07      	ldr	r6, [sp, #28]
 80046e4:	3219      	adds	r2, #25
 80046e6:	47b0      	blx	r6
 80046e8:	3001      	adds	r0, #1
 80046ea:	d09c      	beq.n	8004626 <_printf_i+0x136>
 80046ec:	3501      	adds	r5, #1
 80046ee:	68e3      	ldr	r3, [r4, #12]
 80046f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80046f2:	1a9b      	subs	r3, r3, r2
 80046f4:	42ab      	cmp	r3, r5
 80046f6:	dcf0      	bgt.n	80046da <_printf_i+0x1ea>
 80046f8:	e7e9      	b.n	80046ce <_printf_i+0x1de>
 80046fa:	2500      	movs	r5, #0
 80046fc:	e7f7      	b.n	80046ee <_printf_i+0x1fe>
 80046fe:	46c0      	nop			@ (mov r8, r8)
 8004700:	08004890 	.word	0x08004890
 8004704:	080048a1 	.word	0x080048a1

08004708 <_sbrk_r>:
 8004708:	2300      	movs	r3, #0
 800470a:	b570      	push	{r4, r5, r6, lr}
 800470c:	4d06      	ldr	r5, [pc, #24]	@ (8004728 <_sbrk_r+0x20>)
 800470e:	0004      	movs	r4, r0
 8004710:	0008      	movs	r0, r1
 8004712:	602b      	str	r3, [r5, #0]
 8004714:	f7fc fed4 	bl	80014c0 <_sbrk>
 8004718:	1c43      	adds	r3, r0, #1
 800471a:	d103      	bne.n	8004724 <_sbrk_r+0x1c>
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d000      	beq.n	8004724 <_sbrk_r+0x1c>
 8004722:	6023      	str	r3, [r4, #0]
 8004724:	bd70      	pop	{r4, r5, r6, pc}
 8004726:	46c0      	nop			@ (mov r8, r8)
 8004728:	2000080c 	.word	0x2000080c

0800472c <memchr>:
 800472c:	b2c9      	uxtb	r1, r1
 800472e:	1882      	adds	r2, r0, r2
 8004730:	4290      	cmp	r0, r2
 8004732:	d101      	bne.n	8004738 <memchr+0xc>
 8004734:	2000      	movs	r0, #0
 8004736:	4770      	bx	lr
 8004738:	7803      	ldrb	r3, [r0, #0]
 800473a:	428b      	cmp	r3, r1
 800473c:	d0fb      	beq.n	8004736 <memchr+0xa>
 800473e:	3001      	adds	r0, #1
 8004740:	e7f6      	b.n	8004730 <memchr+0x4>

08004742 <_realloc_r>:
 8004742:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004744:	0006      	movs	r6, r0
 8004746:	000c      	movs	r4, r1
 8004748:	0015      	movs	r5, r2
 800474a:	2900      	cmp	r1, #0
 800474c:	d105      	bne.n	800475a <_realloc_r+0x18>
 800474e:	0011      	movs	r1, r2
 8004750:	f7ff fc70 	bl	8004034 <_malloc_r>
 8004754:	0004      	movs	r4, r0
 8004756:	0020      	movs	r0, r4
 8004758:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800475a:	2a00      	cmp	r2, #0
 800475c:	d103      	bne.n	8004766 <_realloc_r+0x24>
 800475e:	f7ff fbfd 	bl	8003f5c <_free_r>
 8004762:	002c      	movs	r4, r5
 8004764:	e7f7      	b.n	8004756 <_realloc_r+0x14>
 8004766:	f000 f81c 	bl	80047a2 <_malloc_usable_size_r>
 800476a:	0007      	movs	r7, r0
 800476c:	4285      	cmp	r5, r0
 800476e:	d802      	bhi.n	8004776 <_realloc_r+0x34>
 8004770:	0843      	lsrs	r3, r0, #1
 8004772:	42ab      	cmp	r3, r5
 8004774:	d3ef      	bcc.n	8004756 <_realloc_r+0x14>
 8004776:	0029      	movs	r1, r5
 8004778:	0030      	movs	r0, r6
 800477a:	f7ff fc5b 	bl	8004034 <_malloc_r>
 800477e:	9001      	str	r0, [sp, #4]
 8004780:	2800      	cmp	r0, #0
 8004782:	d101      	bne.n	8004788 <_realloc_r+0x46>
 8004784:	9c01      	ldr	r4, [sp, #4]
 8004786:	e7e6      	b.n	8004756 <_realloc_r+0x14>
 8004788:	002a      	movs	r2, r5
 800478a:	42bd      	cmp	r5, r7
 800478c:	d900      	bls.n	8004790 <_realloc_r+0x4e>
 800478e:	003a      	movs	r2, r7
 8004790:	0021      	movs	r1, r4
 8004792:	9801      	ldr	r0, [sp, #4]
 8004794:	f7ff fbd8 	bl	8003f48 <memcpy>
 8004798:	0021      	movs	r1, r4
 800479a:	0030      	movs	r0, r6
 800479c:	f7ff fbde 	bl	8003f5c <_free_r>
 80047a0:	e7f0      	b.n	8004784 <_realloc_r+0x42>

080047a2 <_malloc_usable_size_r>:
 80047a2:	1f0b      	subs	r3, r1, #4
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	1f18      	subs	r0, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	da01      	bge.n	80047b0 <_malloc_usable_size_r+0xe>
 80047ac:	580b      	ldr	r3, [r1, r0]
 80047ae:	18c0      	adds	r0, r0, r3
 80047b0:	4770      	bx	lr
	...

080047b4 <_init>:
 80047b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047b6:	46c0      	nop			@ (mov r8, r8)
 80047b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047ba:	bc08      	pop	{r3}
 80047bc:	469e      	mov	lr, r3
 80047be:	4770      	bx	lr

<<<<<<< HEAD
080047c0 <_fini>:
 80047c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c2:	46c0      	nop			@ (mov r8, r8)
 80047c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047c6:	bc08      	pop	{r3}
 80047c8:	469e      	mov	lr, r3
 80047ca:	4770      	bx	lr
=======
080047c0 <memset>:
 80047c0:	0003      	movs	r3, r0
 80047c2:	1882      	adds	r2, r0, r2
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d100      	bne.n	80047ca <memset+0xa>
 80047c8:	4770      	bx	lr
 80047ca:	7019      	strb	r1, [r3, #0]
 80047cc:	3301      	adds	r3, #1
 80047ce:	e7f9      	b.n	80047c4 <memset+0x4>

080047d0 <__libc_init_array>:
 80047d0:	b570      	push	{r4, r5, r6, lr}
 80047d2:	2600      	movs	r6, #0
 80047d4:	4c0c      	ldr	r4, [pc, #48]	@ (8004808 <__libc_init_array+0x38>)
 80047d6:	4d0d      	ldr	r5, [pc, #52]	@ (800480c <__libc_init_array+0x3c>)
 80047d8:	1b64      	subs	r4, r4, r5
 80047da:	10a4      	asrs	r4, r4, #2
 80047dc:	42a6      	cmp	r6, r4
 80047de:	d109      	bne.n	80047f4 <__libc_init_array+0x24>
 80047e0:	2600      	movs	r6, #0
 80047e2:	f000 f819 	bl	8004818 <_init>
 80047e6:	4c0a      	ldr	r4, [pc, #40]	@ (8004810 <__libc_init_array+0x40>)
 80047e8:	4d0a      	ldr	r5, [pc, #40]	@ (8004814 <__libc_init_array+0x44>)
 80047ea:	1b64      	subs	r4, r4, r5
 80047ec:	10a4      	asrs	r4, r4, #2
 80047ee:	42a6      	cmp	r6, r4
 80047f0:	d105      	bne.n	80047fe <__libc_init_array+0x2e>
 80047f2:	bd70      	pop	{r4, r5, r6, pc}
 80047f4:	00b3      	lsls	r3, r6, #2
 80047f6:	58eb      	ldr	r3, [r5, r3]
 80047f8:	4798      	blx	r3
 80047fa:	3601      	adds	r6, #1
 80047fc:	e7ee      	b.n	80047dc <__libc_init_array+0xc>
 80047fe:	00b3      	lsls	r3, r6, #2
 8004800:	58eb      	ldr	r3, [r5, r3]
 8004802:	4798      	blx	r3
 8004804:	3601      	adds	r6, #1
 8004806:	e7f2      	b.n	80047ee <__libc_init_array+0x1e>
 8004808:	08004954 	.word	0x08004954
 800480c:	08004954 	.word	0x08004954
 8004810:	08004958 	.word	0x08004958
 8004814:	08004954 	.word	0x08004954

08004818 <_init>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	46c0      	nop			@ (mov r8, r8)
 800481c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800481e:	bc08      	pop	{r3}
 8004820:	469e      	mov	lr, r3
 8004822:	4770      	bx	lr

08004824 <_fini>:
 8004824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004826:	46c0      	nop			@ (mov r8, r8)
 8004828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800482a:	bc08      	pop	{r3}
 800482c:	469e      	mov	lr, r3
 800482e:	4770      	bx	lr
=======
 8003260:	0003      	movs	r3, r0
 8003262:	2220      	movs	r2, #32
 8003264:	338c      	adds	r3, #140	@ 0x8c
 8003266:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003268:	2300      	movs	r3, #0
 800326a:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800326c:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800326e:	bd30      	pop	{r4, r5, pc}
 8003270:	fffffedf 	.word	0xfffffedf
 8003274:	effffffe 	.word	0xeffffffe

08003278 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003278:	4770      	bx	lr

0800327a <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800327a:	4770      	bx	lr

0800327c <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800327c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	0002      	movs	r2, r0
{
 8003282:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8003284:	325e      	adds	r2, #94	@ 0x5e
 8003286:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8003288:	3a08      	subs	r2, #8
 800328a:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800328c:	f7ff fff5 	bl	800327a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003290:	bd10      	pop	{r4, pc}

08003292 <HAL_UARTEx_RxEventCallback>:
}
 8003292:	4770      	bx	lr

08003294 <HAL_UART_IRQHandler>:
{
 8003294:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003296:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003298:	4dc1      	ldr	r5, [pc, #772]	@ (80035a0 <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800329a:	69cb      	ldr	r3, [r1, #28]
{
 800329c:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800329e:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032a0:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 80032a2:	422b      	tst	r3, r5
 80032a4:	d110      	bne.n	80032c8 <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80032a6:	2520      	movs	r5, #32
 80032a8:	422b      	tst	r3, r5
 80032aa:	d100      	bne.n	80032ae <HAL_UART_IRQHandler+0x1a>
 80032ac:	e09b      	b.n	80033e6 <HAL_UART_IRQHandler+0x152>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80032ae:	2680      	movs	r6, #128	@ 0x80
 80032b0:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80032b2:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80032b4:	4006      	ands	r6, r0
 80032b6:	4335      	orrs	r5, r6
 80032b8:	d100      	bne.n	80032bc <HAL_UART_IRQHandler+0x28>
 80032ba:	e094      	b.n	80033e6 <HAL_UART_IRQHandler+0x152>
      if (huart->RxISR != NULL)
 80032bc:	6f63      	ldr	r3, [r4, #116]	@ 0x74
      huart->TxISR(huart);
 80032be:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d000      	beq.n	80032c6 <HAL_UART_IRQHandler+0x32>
 80032c4:	e085      	b.n	80033d2 <HAL_UART_IRQHandler+0x13e>
 80032c6:	e085      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80032c8:	4db6      	ldr	r5, [pc, #728]	@ (80035a4 <HAL_UART_IRQHandler+0x310>)
 80032ca:	4005      	ands	r5, r0
 80032cc:	9500      	str	r5, [sp, #0]
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80032ce:	4db6      	ldr	r5, [pc, #728]	@ (80035a8 <HAL_UART_IRQHandler+0x314>)
 80032d0:	9e00      	ldr	r6, [sp, #0]
 80032d2:	4015      	ands	r5, r2
 80032d4:	4335      	orrs	r5, r6
 80032d6:	d100      	bne.n	80032da <HAL_UART_IRQHandler+0x46>
 80032d8:	e085      	b.n	80033e6 <HAL_UART_IRQHandler+0x152>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80032da:	0025      	movs	r5, r4
 80032dc:	2601      	movs	r6, #1
 80032de:	3590      	adds	r5, #144	@ 0x90
 80032e0:	4233      	tst	r3, r6
 80032e2:	d005      	beq.n	80032f0 <HAL_UART_IRQHandler+0x5c>
 80032e4:	05d7      	lsls	r7, r2, #23
 80032e6:	d503      	bpl.n	80032f0 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80032e8:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80032ea:	682f      	ldr	r7, [r5, #0]
 80032ec:	433e      	orrs	r6, r7
 80032ee:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80032f0:	2602      	movs	r6, #2
 80032f2:	4233      	tst	r3, r6
 80032f4:	d00c      	beq.n	8003310 <HAL_UART_IRQHandler+0x7c>
 80032f6:	07c7      	lsls	r7, r0, #31
 80032f8:	d50a      	bpl.n	8003310 <HAL_UART_IRQHandler+0x7c>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032fa:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80032fc:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80032fe:	3790      	adds	r7, #144	@ 0x90
 8003300:	683e      	ldr	r6, [r7, #0]
 8003302:	9701      	str	r7, [sp, #4]
 8003304:	46b4      	mov	ip, r6
 8003306:	2604      	movs	r6, #4
 8003308:	4667      	mov	r7, ip
 800330a:	433e      	orrs	r6, r7
 800330c:	9f01      	ldr	r7, [sp, #4]
 800330e:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003310:	2604      	movs	r6, #4
 8003312:	4233      	tst	r3, r6
 8003314:	d00c      	beq.n	8003330 <HAL_UART_IRQHandler+0x9c>
 8003316:	07c7      	lsls	r7, r0, #31
 8003318:	d50a      	bpl.n	8003330 <HAL_UART_IRQHandler+0x9c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800331a:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800331c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800331e:	3790      	adds	r7, #144	@ 0x90
 8003320:	683e      	ldr	r6, [r7, #0]
 8003322:	9701      	str	r7, [sp, #4]
 8003324:	46b4      	mov	ip, r6
 8003326:	2602      	movs	r6, #2
 8003328:	4667      	mov	r7, ip
 800332a:	433e      	orrs	r6, r7
 800332c:	9f01      	ldr	r7, [sp, #4]
 800332e:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003330:	2608      	movs	r6, #8
 8003332:	46b4      	mov	ip, r6
 8003334:	4233      	tst	r3, r6
 8003336:	d009      	beq.n	800334c <HAL_UART_IRQHandler+0xb8>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003338:	2720      	movs	r7, #32
 800333a:	9e00      	ldr	r6, [sp, #0]
 800333c:	4017      	ands	r7, r2
 800333e:	4337      	orrs	r7, r6
 8003340:	d004      	beq.n	800334c <HAL_UART_IRQHandler+0xb8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003342:	4666      	mov	r6, ip
 8003344:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003346:	682f      	ldr	r7, [r5, #0]
 8003348:	433e      	orrs	r6, r7
 800334a:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800334c:	2680      	movs	r6, #128	@ 0x80
 800334e:	0136      	lsls	r6, r6, #4
 8003350:	4233      	tst	r3, r6
 8003352:	d006      	beq.n	8003362 <HAL_UART_IRQHandler+0xce>
 8003354:	0157      	lsls	r7, r2, #5
 8003356:	d504      	bpl.n	8003362 <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003358:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800335a:	2120      	movs	r1, #32
 800335c:	682e      	ldr	r6, [r5, #0]
 800335e:	4331      	orrs	r1, r6
 8003360:	6029      	str	r1, [r5, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003362:	6829      	ldr	r1, [r5, #0]
 8003364:	2900      	cmp	r1, #0
 8003366:	d035      	beq.n	80033d4 <HAL_UART_IRQHandler+0x140>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003368:	2120      	movs	r1, #32
 800336a:	420b      	tst	r3, r1
 800336c:	d00a      	beq.n	8003384 <HAL_UART_IRQHandler+0xf0>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800336e:	2380      	movs	r3, #128	@ 0x80
 8003370:	055b      	lsls	r3, r3, #21
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003372:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003374:	4003      	ands	r3, r0
 8003376:	4319      	orrs	r1, r3
 8003378:	d004      	beq.n	8003384 <HAL_UART_IRQHandler+0xf0>
        if (huart->RxISR != NULL)
 800337a:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 800337c:	2b00      	cmp	r3, #0
 800337e:	d001      	beq.n	8003384 <HAL_UART_IRQHandler+0xf0>
          huart->RxISR(huart);
 8003380:	0020      	movs	r0, r4
 8003382:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003384:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8003386:	682b      	ldr	r3, [r5, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003388:	2740      	movs	r7, #64	@ 0x40
 800338a:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800338c:	2228      	movs	r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800338e:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003390:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8003392:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003394:	431e      	orrs	r6, r3
 8003396:	d022      	beq.n	80033de <HAL_UART_IRQHandler+0x14a>
        UART_EndRxTransfer(huart);
 8003398:	f7ff ff3c 	bl	8003214 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	423b      	tst	r3, r7
 80033a2:	d018      	beq.n	80033d6 <HAL_UART_IRQHandler+0x142>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033a4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033a8:	2301      	movs	r3, #1
 80033aa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80033ae:	0025      	movs	r5, r4
 80033b0:	cd04      	ldmia	r5!, {r2}
 80033b2:	6893      	ldr	r3, [r2, #8]
 80033b4:	43bb      	bics	r3, r7
 80033b6:	6093      	str	r3, [r2, #8]
 80033b8:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 80033bc:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80033be:	2800      	cmp	r0, #0
 80033c0:	d009      	beq.n	80033d6 <HAL_UART_IRQHandler+0x142>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80033c2:	4b7a      	ldr	r3, [pc, #488]	@ (80035ac <HAL_UART_IRQHandler+0x318>)
 80033c4:	6383      	str	r3, [r0, #56]	@ 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80033c6:	f7fe fbbb 	bl	8001b40 <HAL_DMA_Abort_IT>
 80033ca:	2800      	cmp	r0, #0
 80033cc:	d002      	beq.n	80033d4 <HAL_UART_IRQHandler+0x140>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80033ce:	6fe8      	ldr	r0, [r5, #124]	@ 0x7c
 80033d0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 80033d2:	4798      	blx	r3
}
 80033d4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80033d6:	0020      	movs	r0, r4
 80033d8:	f7ff ff4f 	bl	800327a <HAL_UART_ErrorCallback>
 80033dc:	e7fa      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
        HAL_UART_ErrorCallback(huart);
 80033de:	f7ff ff4c 	bl	800327a <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e2:	602e      	str	r6, [r5, #0]
 80033e4:	e7f6      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e6:	6ee5      	ldr	r5, [r4, #108]	@ 0x6c
 80033e8:	2d01      	cmp	r5, #1
 80033ea:	d000      	beq.n	80033ee <HAL_UART_IRQHandler+0x15a>
 80033ec:	e09f      	b.n	800352e <HAL_UART_IRQHandler+0x29a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80033ee:	2610      	movs	r6, #16
 80033f0:	4233      	tst	r3, r6
 80033f2:	d100      	bne.n	80033f6 <HAL_UART_IRQHandler+0x162>
 80033f4:	e09b      	b.n	800352e <HAL_UART_IRQHandler+0x29a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80033f6:	4232      	tst	r2, r6
 80033f8:	d100      	bne.n	80033fc <HAL_UART_IRQHandler+0x168>
 80033fa:	e098      	b.n	800352e <HAL_UART_IRQHandler+0x29a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80033fc:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033fe:	6889      	ldr	r1, [r1, #8]
 8003400:	2340      	movs	r3, #64	@ 0x40
 8003402:	000a      	movs	r2, r1
 8003404:	401a      	ands	r2, r3
 8003406:	4219      	tst	r1, r3
 8003408:	d057      	beq.n	80034ba <HAL_UART_IRQHandler+0x226>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800340a:	1d21      	adds	r1, r4, #4
 800340c:	6fca      	ldr	r2, [r1, #124]	@ 0x7c
 800340e:	6810      	ldr	r0, [r2, #0]
 8003410:	6842      	ldr	r2, [r0, #4]
 8003412:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003414:	2a00      	cmp	r2, #0
 8003416:	d0dd      	beq.n	80033d4 <HAL_UART_IRQHandler+0x140>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003418:	0027      	movs	r7, r4
 800341a:	375c      	adds	r7, #92	@ 0x5c
 800341c:	883f      	ldrh	r7, [r7, #0]
 800341e:	4297      	cmp	r7, r2
 8003420:	d9d8      	bls.n	80033d4 <HAL_UART_IRQHandler+0x140>
        huart->RxXferCount = nb_remaining_rx_data;
 8003422:	0027      	movs	r7, r4
 8003424:	375e      	adds	r7, #94	@ 0x5e
 8003426:	803a      	strh	r2, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003428:	6802      	ldr	r2, [r0, #0]
 800342a:	2020      	movs	r0, #32
 800342c:	4684      	mov	ip, r0
 800342e:	4010      	ands	r0, r2
 8003430:	9000      	str	r0, [sp, #0]
 8003432:	4660      	mov	r0, ip
 8003434:	4202      	tst	r2, r0
 8003436:	d132      	bne.n	800349e <HAL_UART_IRQHandler+0x20a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003438:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800343c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003440:	6820      	ldr	r0, [r4, #0]
 8003442:	4e5b      	ldr	r6, [pc, #364]	@ (80035b0 <HAL_UART_IRQHandler+0x31c>)
 8003444:	6802      	ldr	r2, [r0, #0]
 8003446:	4032      	ands	r2, r6
 8003448:	6002      	str	r2, [r0, #0]
 800344a:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800344e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003452:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003456:	6820      	ldr	r0, [r4, #0]
 8003458:	6882      	ldr	r2, [r0, #8]
 800345a:	43aa      	bics	r2, r5
 800345c:	6082      	str	r2, [r0, #8]
 800345e:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003462:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003466:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800346a:	6820      	ldr	r0, [r4, #0]
 800346c:	6882      	ldr	r2, [r0, #8]
 800346e:	439a      	bics	r2, r3
 8003470:	6082      	str	r2, [r0, #8]
 8003472:	f387 8810 	msr	PRIMASK, r7
          huart->RxState = HAL_UART_STATE_READY;
 8003476:	0023      	movs	r3, r4
 8003478:	4662      	mov	r2, ip
 800347a:	338c      	adds	r3, #140	@ 0x8c
 800347c:	601a      	str	r2, [r3, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800347e:	9b00      	ldr	r3, [sp, #0]
 8003480:	66e3      	str	r3, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003482:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003486:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800348a:	6822      	ldr	r2, [r4, #0]
 800348c:	350f      	adds	r5, #15
 800348e:	6813      	ldr	r3, [r2, #0]
 8003490:	43ab      	bics	r3, r5
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003498:	6fc8      	ldr	r0, [r1, #124]	@ 0x7c
 800349a:	f7fe fb17 	bl	8001acc <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800349e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034a0:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034a2:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80034a4:	0023      	movs	r3, r4
 80034a6:	325c      	adds	r2, #92	@ 0x5c
 80034a8:	335e      	adds	r3, #94	@ 0x5e
 80034aa:	881b      	ldrh	r3, [r3, #0]
 80034ac:	8811      	ldrh	r1, [r2, #0]
 80034ae:	1ac9      	subs	r1, r1, r3
 80034b0:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80034b2:	0020      	movs	r0, r4
 80034b4:	f7ff feed 	bl	8003292 <HAL_UARTEx_RxEventCallback>
 80034b8:	e78c      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034ba:	0023      	movs	r3, r4
 80034bc:	0020      	movs	r0, r4
 80034be:	335c      	adds	r3, #92	@ 0x5c
 80034c0:	305e      	adds	r0, #94	@ 0x5e
 80034c2:	8819      	ldrh	r1, [r3, #0]
 80034c4:	8803      	ldrh	r3, [r0, #0]
      if ((huart->RxXferCount > 0U)
 80034c6:	8800      	ldrh	r0, [r0, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034c8:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80034ca:	2800      	cmp	r0, #0
 80034cc:	d100      	bne.n	80034d0 <HAL_UART_IRQHandler+0x23c>
 80034ce:	e781      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034d0:	1ac9      	subs	r1, r1, r3
 80034d2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80034d4:	2900      	cmp	r1, #0
 80034d6:	d100      	bne.n	80034da <HAL_UART_IRQHandler+0x246>
 80034d8:	e77c      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034da:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034de:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80034e2:	6820      	ldr	r0, [r4, #0]
 80034e4:	4e33      	ldr	r6, [pc, #204]	@ (80035b4 <HAL_UART_IRQHandler+0x320>)
 80034e6:	6803      	ldr	r3, [r0, #0]
 80034e8:	4033      	ands	r3, r6
 80034ea:	6003      	str	r3, [r0, #0]
 80034ec:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034f0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034f4:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80034f8:	6820      	ldr	r0, [r4, #0]
 80034fa:	4e2f      	ldr	r6, [pc, #188]	@ (80035b8 <HAL_UART_IRQHandler+0x324>)
 80034fc:	6883      	ldr	r3, [r0, #8]
 80034fe:	4033      	ands	r3, r6
 8003500:	6083      	str	r3, [r0, #8]
 8003502:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8003506:	0023      	movs	r3, r4
 8003508:	2020      	movs	r0, #32
 800350a:	338c      	adds	r3, #140	@ 0x8c
 800350c:	6018      	str	r0, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800350e:	66e2      	str	r2, [r4, #108]	@ 0x6c
        huart->RxISR = NULL;
 8003510:	6762      	str	r2, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003512:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003516:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800351a:	2510      	movs	r5, #16
 800351c:	6822      	ldr	r2, [r4, #0]
 800351e:	6813      	ldr	r3, [r2, #0]
 8003520:	43ab      	bics	r3, r5
 8003522:	6013      	str	r3, [r2, #0]
 8003524:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003528:	2302      	movs	r3, #2
 800352a:	6723      	str	r3, [r4, #112]	@ 0x70
 800352c:	e7c1      	b.n	80034b2 <HAL_UART_IRQHandler+0x21e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800352e:	2580      	movs	r5, #128	@ 0x80
 8003530:	036d      	lsls	r5, r5, #13
 8003532:	422b      	tst	r3, r5
 8003534:	d006      	beq.n	8003544 <HAL_UART_IRQHandler+0x2b0>
 8003536:	0246      	lsls	r6, r0, #9
 8003538:	d504      	bpl.n	8003544 <HAL_UART_IRQHandler+0x2b0>
    HAL_UARTEx_WakeupCallback(huart);
 800353a:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800353c:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800353e:	f000 fe1b 	bl	8004178 <HAL_UARTEx_WakeupCallback>
    return;
 8003542:	e747      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003544:	2180      	movs	r1, #128	@ 0x80
 8003546:	420b      	tst	r3, r1
 8003548:	d007      	beq.n	800355a <HAL_UART_IRQHandler+0x2c6>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800354a:	2580      	movs	r5, #128	@ 0x80
 800354c:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800354e:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003550:	4028      	ands	r0, r5
 8003552:	4301      	orrs	r1, r0
 8003554:	d001      	beq.n	800355a <HAL_UART_IRQHandler+0x2c6>
    if (huart->TxISR != NULL)
 8003556:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003558:	e6b1      	b.n	80032be <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800355a:	2140      	movs	r1, #64	@ 0x40
 800355c:	420b      	tst	r3, r1
 800355e:	d016      	beq.n	800358e <HAL_UART_IRQHandler+0x2fa>
 8003560:	420a      	tst	r2, r1
 8003562:	d014      	beq.n	800358e <HAL_UART_IRQHandler+0x2fa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003564:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003568:	2301      	movs	r3, #1
 800356a:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800356e:	6822      	ldr	r2, [r4, #0]
 8003570:	6813      	ldr	r3, [r2, #0]
 8003572:	438b      	bics	r3, r1
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800357a:	0023      	movs	r3, r4
 800357c:	2220      	movs	r2, #32
 800357e:	3388      	adds	r3, #136	@ 0x88
 8003580:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003582:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003584:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8003586:	67a3      	str	r3, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 8003588:	f7ff fe76 	bl	8003278 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800358c:	e722      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800358e:	0219      	lsls	r1, r3, #8
 8003590:	d514      	bpl.n	80035bc <HAL_UART_IRQHandler+0x328>
 8003592:	0051      	lsls	r1, r2, #1
 8003594:	d512      	bpl.n	80035bc <HAL_UART_IRQHandler+0x328>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003596:	0020      	movs	r0, r4
 8003598:	f000 fdf0 	bl	800417c <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800359c:	e71a      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	0000080f 	.word	0x0000080f
 80035a4:	10000001 	.word	0x10000001
 80035a8:	04000120 	.word	0x04000120
 80035ac:	0800327d 	.word	0x0800327d
 80035b0:	fffffeff 	.word	0xfffffeff
 80035b4:	fffffedf 	.word	0xfffffedf
 80035b8:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80035bc:	01db      	lsls	r3, r3, #7
 80035be:	d400      	bmi.n	80035c2 <HAL_UART_IRQHandler+0x32e>
 80035c0:	e708      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
 80035c2:	2a00      	cmp	r2, #0
 80035c4:	db00      	blt.n	80035c8 <HAL_UART_IRQHandler+0x334>
 80035c6:	e705      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80035c8:	0020      	movs	r0, r4
 80035ca:	f000 fdd6 	bl	800417a <HAL_UARTEx_RxFifoFullCallback>
    return;
 80035ce:	e701      	b.n	80033d4 <HAL_UART_IRQHandler+0x140>

080035d0 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035d0:	0001      	movs	r1, r0
{
 80035d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80035d4:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035d6:	318c      	adds	r1, #140	@ 0x8c
 80035d8:	680c      	ldr	r4, [r1, #0]
  uint16_t uhMask = huart->Mask;
 80035da:	3360      	adds	r3, #96	@ 0x60
 80035dc:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80035de:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035e0:	2c22      	cmp	r4, #34	@ 0x22
 80035e2:	d157      	bne.n	8003694 <UART_RxISR_8BIT+0xc4>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80035e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80035e6:	6d84      	ldr	r4, [r0, #88]	@ 0x58
 80035e8:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 80035ea:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80035ec:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 80035ee:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80035f0:	325e      	adds	r2, #94	@ 0x5e
    huart->pRxBuffPtr++;
 80035f2:	3301      	adds	r3, #1
 80035f4:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80035f6:	8813      	ldrh	r3, [r2, #0]
 80035f8:	3b01      	subs	r3, #1
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 80035fe:	8813      	ldrh	r3, [r2, #0]
 8003600:	b29c      	uxth	r4, r3
 8003602:	2b00      	cmp	r3, #0
 8003604:	d142      	bne.n	800368c <UART_RxISR_8BIT+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003606:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800360a:	3301      	adds	r3, #1
 800360c:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003610:	6805      	ldr	r5, [r0, #0]
 8003612:	4f23      	ldr	r7, [pc, #140]	@ (80036a0 <UART_RxISR_8BIT+0xd0>)
 8003614:	682a      	ldr	r2, [r5, #0]
 8003616:	403a      	ands	r2, r7
 8003618:	602a      	str	r2, [r5, #0]
 800361a:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800361e:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003622:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003626:	6805      	ldr	r5, [r0, #0]
 8003628:	68aa      	ldr	r2, [r5, #8]
 800362a:	439a      	bics	r2, r3
 800362c:	60aa      	str	r2, [r5, #8]
 800362e:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003632:	2220      	movs	r2, #32
 8003634:	600a      	str	r2, [r1, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003636:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003638:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800363a:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 800363c:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800363e:	0212      	lsls	r2, r2, #8
 8003640:	d50a      	bpl.n	8003658 <UART_RxISR_8BIT+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003642:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003646:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800364a:	6802      	ldr	r2, [r0, #0]
 800364c:	4c15      	ldr	r4, [pc, #84]	@ (80036a4 <UART_RxISR_8BIT+0xd4>)
 800364e:	6813      	ldr	r3, [r2, #0]
 8003650:	4023      	ands	r3, r4
 8003652:	6013      	str	r3, [r2, #0]
 8003654:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003658:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800365a:	2b01      	cmp	r3, #1
 800365c:	d117      	bne.n	800368e <UART_RxISR_8BIT+0xbe>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800365e:	2200      	movs	r2, #0
 8003660:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003662:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003666:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800366a:	6801      	ldr	r1, [r0, #0]
 800366c:	330f      	adds	r3, #15
 800366e:	680a      	ldr	r2, [r1, #0]
 8003670:	439a      	bics	r2, r3
 8003672:	600a      	str	r2, [r1, #0]
 8003674:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003678:	6802      	ldr	r2, [r0, #0]
 800367a:	69d1      	ldr	r1, [r2, #28]
 800367c:	4219      	tst	r1, r3
 800367e:	d000      	beq.n	8003682 <UART_RxISR_8BIT+0xb2>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003680:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003682:	0003      	movs	r3, r0
 8003684:	335c      	adds	r3, #92	@ 0x5c
 8003686:	8819      	ldrh	r1, [r3, #0]
 8003688:	f7ff fe03 	bl	8003292 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800368c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 800368e:	f7fd fc09 	bl	8000ea4 <HAL_UART_RxCpltCallback>
 8003692:	e7fb      	b.n	800368c <UART_RxISR_8BIT+0xbc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003694:	2208      	movs	r2, #8
 8003696:	6999      	ldr	r1, [r3, #24]
 8003698:	430a      	orrs	r2, r1
 800369a:	619a      	str	r2, [r3, #24]
}
 800369c:	e7f6      	b.n	800368c <UART_RxISR_8BIT+0xbc>
 800369e:	46c0      	nop			@ (mov r8, r8)
 80036a0:	fffffedf 	.word	0xfffffedf
 80036a4:	fbffffff 	.word	0xfbffffff

080036a8 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036a8:	0002      	movs	r2, r0
{
 80036aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 80036ac:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036ae:	328c      	adds	r2, #140	@ 0x8c
 80036b0:	6811      	ldr	r1, [r2, #0]
  uint16_t uhMask = huart->Mask;
 80036b2:	3360      	adds	r3, #96	@ 0x60
 80036b4:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80036b6:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80036b8:	2922      	cmp	r1, #34	@ 0x22
 80036ba:	d156      	bne.n	800376a <UART_RxISR_16BIT+0xc2>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80036bc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80036be:	6d83      	ldr	r3, [r0, #88]	@ 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 80036c0:	4021      	ands	r1, r4
 80036c2:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80036c4:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80036c6:	3302      	adds	r3, #2
 80036c8:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 80036ca:	315e      	adds	r1, #94	@ 0x5e
 80036cc:	880b      	ldrh	r3, [r1, #0]
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29b      	uxth	r3, r3
 80036d2:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 80036d4:	880b      	ldrh	r3, [r1, #0]
 80036d6:	b29c      	uxth	r4, r3
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d142      	bne.n	8003762 <UART_RxISR_16BIT+0xba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036dc:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e0:	3301      	adds	r3, #1
 80036e2:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036e6:	6805      	ldr	r5, [r0, #0]
 80036e8:	4f22      	ldr	r7, [pc, #136]	@ (8003774 <UART_RxISR_16BIT+0xcc>)
 80036ea:	6829      	ldr	r1, [r5, #0]
 80036ec:	4039      	ands	r1, r7
 80036ee:	6029      	str	r1, [r5, #0]
 80036f0:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f4:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f8:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fc:	6805      	ldr	r5, [r0, #0]
 80036fe:	68a9      	ldr	r1, [r5, #8]
 8003700:	4399      	bics	r1, r3
 8003702:	60a9      	str	r1, [r5, #8]
 8003704:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003708:	2120      	movs	r1, #32
 800370a:	6011      	str	r1, [r2, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800370c:	6802      	ldr	r2, [r0, #0]
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800370e:	6704      	str	r4, [r0, #112]	@ 0x70
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003710:	6852      	ldr	r2, [r2, #4]
      huart->RxISR = NULL;
 8003712:	6744      	str	r4, [r0, #116]	@ 0x74
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003714:	0212      	lsls	r2, r2, #8
 8003716:	d50a      	bpl.n	800372e <UART_RxISR_16BIT+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003718:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371c:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003720:	6802      	ldr	r2, [r0, #0]
 8003722:	4c15      	ldr	r4, [pc, #84]	@ (8003778 <UART_RxISR_16BIT+0xd0>)
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	4023      	ands	r3, r4
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800372e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d117      	bne.n	8003764 <UART_RxISR_16BIT+0xbc>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003734:	2200      	movs	r2, #0
 8003736:	66c2      	str	r2, [r0, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003738:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800373c:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003740:	6801      	ldr	r1, [r0, #0]
 8003742:	330f      	adds	r3, #15
 8003744:	680a      	ldr	r2, [r1, #0]
 8003746:	439a      	bics	r2, r3
 8003748:	600a      	str	r2, [r1, #0]
 800374a:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800374e:	6802      	ldr	r2, [r0, #0]
 8003750:	69d1      	ldr	r1, [r2, #28]
 8003752:	4219      	tst	r1, r3
 8003754:	d000      	beq.n	8003758 <UART_RxISR_16BIT+0xb0>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003756:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003758:	0003      	movs	r3, r0
 800375a:	335c      	adds	r3, #92	@ 0x5c
 800375c:	8819      	ldrh	r1, [r3, #0]
 800375e:	f7ff fd98 	bl	8003292 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 8003764:	f7fd fb9e 	bl	8000ea4 <HAL_UART_RxCpltCallback>
 8003768:	e7fb      	b.n	8003762 <UART_RxISR_16BIT+0xba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800376a:	2208      	movs	r2, #8
 800376c:	6999      	ldr	r1, [r3, #24]
 800376e:	430a      	orrs	r2, r1
 8003770:	619a      	str	r2, [r3, #24]
}
 8003772:	e7f6      	b.n	8003762 <UART_RxISR_16BIT+0xba>
 8003774:	fffffedf 	.word	0xfffffedf
 8003778:	fbffffff 	.word	0xfbffffff

0800377c <UART_RxISR_8BIT_FIFOEN>:
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  uhMask = huart->Mask;
 800377c:	0003      	movs	r3, r0
{
 800377e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 8003780:	3360      	adds	r3, #96	@ 0x60
 8003782:	881b      	ldrh	r3, [r3, #0]
{
 8003784:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8003786:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003788:	6803      	ldr	r3, [r0, #0]
{
 800378a:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800378c:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003792:	689a      	ldr	r2, [r3, #8]
 8003794:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003796:	0002      	movs	r2, r0
 8003798:	328c      	adds	r2, #140	@ 0x8c
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	2a22      	cmp	r2, #34	@ 0x22
 800379e:	d000      	beq.n	80037a2 <UART_RxISR_8BIT_FIFOEN+0x26>
 80037a0:	e0c4      	b.n	800392c <UART_RxISR_8BIT_FIFOEN+0x1b0>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80037a2:	0003      	movs	r3, r0
 80037a4:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <UART_RxISR_8BIT_FIFOEN+0x36>
 80037ac:	2320      	movs	r3, #32
 80037ae:	421d      	tst	r5, r3
 80037b0:	d108      	bne.n	80037c4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80037b2:	0023      	movs	r3, r4
 80037b4:	335e      	adds	r3, #94	@ 0x5e
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d000      	beq.n	80037c0 <UART_RxISR_8BIT_FIFOEN+0x44>
 80037be:	e095      	b.n	80038ec <UART_RxISR_8BIT_FIFOEN+0x170>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80037c0:	b005      	add	sp, #20
 80037c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 80037c4:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80037c6:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80037c8:	9902      	ldr	r1, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80037ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80037cc:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80037ce:	400b      	ands	r3, r1
 80037d0:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80037d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80037d4:	365e      	adds	r6, #94	@ 0x5e
      huart->pRxBuffPtr++;
 80037d6:	3301      	adds	r3, #1
 80037d8:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80037da:	8833      	ldrh	r3, [r6, #0]
      isrflags = READ_REG(huart->Instance->ISR);
 80037dc:	6822      	ldr	r2, [r4, #0]
      huart->RxXferCount--;
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	8033      	strh	r3, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80037e4:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80037e6:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80037e8:	421d      	tst	r5, r3
 80037ea:	d02f      	beq.n	800384c <UART_RxISR_8BIT_FIFOEN+0xd0>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80037ec:	3b06      	subs	r3, #6
 80037ee:	421d      	tst	r5, r3
 80037f0:	d008      	beq.n	8003804 <UART_RxISR_8BIT_FIFOEN+0x88>
 80037f2:	9903      	ldr	r1, [sp, #12]
 80037f4:	05c9      	lsls	r1, r1, #23
 80037f6:	d505      	bpl.n	8003804 <UART_RxISR_8BIT_FIFOEN+0x88>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037f8:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80037fa:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037fc:	3190      	adds	r1, #144	@ 0x90
 80037fe:	6808      	ldr	r0, [r1, #0]
 8003800:	4303      	orrs	r3, r0
 8003802:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003804:	2302      	movs	r3, #2
 8003806:	421d      	tst	r5, r3
 8003808:	d009      	beq.n	800381e <UART_RxISR_8BIT_FIFOEN+0xa2>
 800380a:	9901      	ldr	r1, [sp, #4]
 800380c:	07c9      	lsls	r1, r1, #31
 800380e:	d506      	bpl.n	800381e <UART_RxISR_8BIT_FIFOEN+0xa2>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003810:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003812:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003814:	3190      	adds	r1, #144	@ 0x90
 8003816:	6808      	ldr	r0, [r1, #0]
 8003818:	18db      	adds	r3, r3, r3
 800381a:	4303      	orrs	r3, r0
 800381c:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800381e:	2304      	movs	r3, #4
 8003820:	421d      	tst	r5, r3
 8003822:	d009      	beq.n	8003838 <UART_RxISR_8BIT_FIFOEN+0xbc>
 8003824:	9901      	ldr	r1, [sp, #4]
 8003826:	07c9      	lsls	r1, r1, #31
 8003828:	d506      	bpl.n	8003838 <UART_RxISR_8BIT_FIFOEN+0xbc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800382a:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800382c:	0022      	movs	r2, r4
 800382e:	3290      	adds	r2, #144	@ 0x90
 8003830:	6811      	ldr	r1, [r2, #0]
 8003832:	3b02      	subs	r3, #2
 8003834:	430b      	orrs	r3, r1
 8003836:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003838:	0027      	movs	r7, r4
 800383a:	3790      	adds	r7, #144	@ 0x90
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d004      	beq.n	800384c <UART_RxISR_8BIT_FIFOEN+0xd0>
          HAL_UART_ErrorCallback(huart);
 8003842:	0020      	movs	r0, r4
 8003844:	f7ff fd19 	bl	800327a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003848:	2300      	movs	r3, #0
 800384a:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 800384c:	8833      	ldrh	r3, [r6, #0]
 800384e:	b299      	uxth	r1, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1ab      	bne.n	80037ac <UART_RxISR_8BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003854:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003858:	3301      	adds	r3, #1
 800385a:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800385e:	6820      	ldr	r0, [r4, #0]
 8003860:	4f35      	ldr	r7, [pc, #212]	@ (8003938 <UART_RxISR_8BIT_FIFOEN+0x1bc>)
 8003862:	6802      	ldr	r2, [r0, #0]
 8003864:	403a      	ands	r2, r7
 8003866:	6002      	str	r2, [r0, #0]
 8003868:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800386c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003870:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003874:	6820      	ldr	r0, [r4, #0]
 8003876:	4f31      	ldr	r7, [pc, #196]	@ (800393c <UART_RxISR_8BIT_FIFOEN+0x1c0>)
 8003878:	6882      	ldr	r2, [r0, #8]
 800387a:	403a      	ands	r2, r7
 800387c:	6082      	str	r2, [r0, #8]
 800387e:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 8003882:	0022      	movs	r2, r4
 8003884:	2020      	movs	r0, #32
 8003886:	328c      	adds	r2, #140	@ 0x8c
 8003888:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800388a:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800388c:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800388e:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 8003890:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003892:	0212      	lsls	r2, r2, #8
 8003894:	d50a      	bpl.n	80038ac <UART_RxISR_8BIT_FIFOEN+0x130>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003896:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800389a:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800389e:	6822      	ldr	r2, [r4, #0]
 80038a0:	4827      	ldr	r0, [pc, #156]	@ (8003940 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 80038a2:	6813      	ldr	r3, [r2, #0]
 80038a4:	4003      	ands	r3, r0
 80038a6:	6013      	str	r3, [r2, #0]
 80038a8:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ac:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d118      	bne.n	80038e4 <UART_RxISR_8BIT_FIFOEN+0x168>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038b2:	2200      	movs	r2, #0
 80038b4:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038b6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038ba:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038be:	6821      	ldr	r1, [r4, #0]
 80038c0:	330f      	adds	r3, #15
 80038c2:	680a      	ldr	r2, [r1, #0]
 80038c4:	439a      	bics	r2, r3
 80038c6:	600a      	str	r2, [r1, #0]
 80038c8:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80038cc:	6822      	ldr	r2, [r4, #0]
 80038ce:	69d1      	ldr	r1, [r2, #28]
 80038d0:	4219      	tst	r1, r3
 80038d2:	d000      	beq.n	80038d6 <UART_RxISR_8BIT_FIFOEN+0x15a>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80038d4:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038d6:	0023      	movs	r3, r4
 80038d8:	335c      	adds	r3, #92	@ 0x5c
 80038da:	0020      	movs	r0, r4
 80038dc:	8819      	ldrh	r1, [r3, #0]
 80038de:	f7ff fcd8 	bl	8003292 <HAL_UARTEx_RxEventCallback>
 80038e2:	e763      	b.n	80037ac <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 80038e4:	0020      	movs	r0, r4
 80038e6:	f7fd fadd 	bl	8000ea4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80038ea:	e75f      	b.n	80037ac <UART_RxISR_8BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80038ec:	0023      	movs	r3, r4
 80038ee:	3368      	adds	r3, #104	@ 0x68
 80038f0:	881b      	ldrh	r3, [r3, #0]
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d800      	bhi.n	80038f8 <UART_RxISR_8BIT_FIFOEN+0x17c>
 80038f6:	e763      	b.n	80037c0 <UART_RxISR_8BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fc:	2201      	movs	r2, #1
 80038fe:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003902:	6821      	ldr	r1, [r4, #0]
 8003904:	4d0f      	ldr	r5, [pc, #60]	@ (8003944 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8003906:	688b      	ldr	r3, [r1, #8]
 8003908:	402b      	ands	r3, r5
 800390a:	608b      	str	r3, [r1, #8]
 800390c:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_8BIT;
 8003910:	4b0d      	ldr	r3, [pc, #52]	@ (8003948 <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 8003912:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003914:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003918:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800391c:	2320      	movs	r3, #32
 800391e:	6822      	ldr	r2, [r4, #0]
 8003920:	6810      	ldr	r0, [r2, #0]
 8003922:	4303      	orrs	r3, r0
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	f381 8810 	msr	PRIMASK, r1
}
 800392a:	e749      	b.n	80037c0 <UART_RxISR_8BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800392c:	2208      	movs	r2, #8
 800392e:	6999      	ldr	r1, [r3, #24]
 8003930:	430a      	orrs	r2, r1
 8003932:	619a      	str	r2, [r3, #24]
}
 8003934:	e744      	b.n	80037c0 <UART_RxISR_8BIT_FIFOEN+0x44>
 8003936:	46c0      	nop			@ (mov r8, r8)
 8003938:	fffffeff 	.word	0xfffffeff
 800393c:	effffffe 	.word	0xeffffffe
 8003940:	fbffffff 	.word	0xfbffffff
 8003944:	efffffff 	.word	0xefffffff
 8003948:	080035d1 	.word	0x080035d1

0800394c <UART_RxISR_16BIT_FIFOEN>:
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800394c:	0003      	movs	r3, r0
{
 800394e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
 8003950:	3360      	adds	r3, #96	@ 0x60
 8003952:	881b      	ldrh	r3, [r3, #0]
{
 8003954:	b085      	sub	sp, #20
  uint16_t  uhMask = huart->Mask;
 8003956:	9302      	str	r3, [sp, #8]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003958:	6803      	ldr	r3, [r0, #0]
{
 800395a:	0004      	movs	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800395c:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	9203      	str	r2, [sp, #12]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	9201      	str	r2, [sp, #4]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003966:	0002      	movs	r2, r0
 8003968:	328c      	adds	r2, #140	@ 0x8c
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	2a22      	cmp	r2, #34	@ 0x22
 800396e:	d000      	beq.n	8003972 <UART_RxISR_16BIT_FIFOEN+0x26>
 8003970:	e0c2      	b.n	8003af8 <UART_RxISR_16BIT_FIFOEN+0x1ac>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003972:	0003      	movs	r3, r0
 8003974:	3368      	adds	r3, #104	@ 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003976:	881b      	ldrh	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <UART_RxISR_16BIT_FIFOEN+0x36>
 800397c:	2320      	movs	r3, #32
 800397e:	421d      	tst	r5, r3
 8003980:	d108      	bne.n	8003994 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8003982:	0023      	movs	r3, r4
 8003984:	335e      	adds	r3, #94	@ 0x5e
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800398a:	2b00      	cmp	r3, #0
 800398c:	d000      	beq.n	8003990 <UART_RxISR_16BIT_FIFOEN+0x44>
 800398e:	e093      	b.n	8003ab8 <UART_RxISR_16BIT_FIFOEN+0x16c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003990:	b005      	add	sp, #20
 8003992:	bdf0      	pop	{r4, r5, r6, r7, pc}
      huart->RxXferCount--;
 8003994:	0026      	movs	r6, r4
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003996:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8003998:	9802      	ldr	r0, [sp, #8]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800399a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800399c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800399e:	4001      	ands	r1, r0
 80039a0:	8011      	strh	r1, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80039a2:	3202      	adds	r2, #2
 80039a4:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 80039a6:	365e      	adds	r6, #94	@ 0x5e
 80039a8:	8832      	ldrh	r2, [r6, #0]
 80039aa:	3a01      	subs	r2, #1
 80039ac:	b292      	uxth	r2, r2
 80039ae:	8032      	strh	r2, [r6, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80039b0:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 80039b2:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80039b4:	4215      	tst	r5, r2
 80039b6:	d02f      	beq.n	8003a18 <UART_RxISR_16BIT_FIFOEN+0xcc>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80039b8:	3a06      	subs	r2, #6
 80039ba:	4215      	tst	r5, r2
 80039bc:	d008      	beq.n	80039d0 <UART_RxISR_16BIT_FIFOEN+0x84>
 80039be:	9903      	ldr	r1, [sp, #12]
 80039c0:	05c9      	lsls	r1, r1, #23
 80039c2:	d505      	bpl.n	80039d0 <UART_RxISR_16BIT_FIFOEN+0x84>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039c4:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80039c6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039c8:	3190      	adds	r1, #144	@ 0x90
 80039ca:	6808      	ldr	r0, [r1, #0]
 80039cc:	4302      	orrs	r2, r0
 80039ce:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039d0:	2202      	movs	r2, #2
 80039d2:	4215      	tst	r5, r2
 80039d4:	d009      	beq.n	80039ea <UART_RxISR_16BIT_FIFOEN+0x9e>
 80039d6:	9901      	ldr	r1, [sp, #4]
 80039d8:	07c9      	lsls	r1, r1, #31
 80039da:	d506      	bpl.n	80039ea <UART_RxISR_16BIT_FIFOEN+0x9e>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039dc:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80039de:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039e0:	3190      	adds	r1, #144	@ 0x90
 80039e2:	6808      	ldr	r0, [r1, #0]
 80039e4:	1892      	adds	r2, r2, r2
 80039e6:	4302      	orrs	r2, r0
 80039e8:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80039ea:	2204      	movs	r2, #4
 80039ec:	4215      	tst	r5, r2
 80039ee:	d009      	beq.n	8003a04 <UART_RxISR_16BIT_FIFOEN+0xb8>
 80039f0:	9901      	ldr	r1, [sp, #4]
 80039f2:	07c9      	lsls	r1, r1, #31
 80039f4:	d506      	bpl.n	8003a04 <UART_RxISR_16BIT_FIFOEN+0xb8>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80039f6:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039f8:	0022      	movs	r2, r4
 80039fa:	2302      	movs	r3, #2
 80039fc:	3290      	adds	r2, #144	@ 0x90
 80039fe:	6811      	ldr	r1, [r2, #0]
 8003a00:	430b      	orrs	r3, r1
 8003a02:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a04:	0027      	movs	r7, r4
 8003a06:	3790      	adds	r7, #144	@ 0x90
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d004      	beq.n	8003a18 <UART_RxISR_16BIT_FIFOEN+0xcc>
          HAL_UART_ErrorCallback(huart);
 8003a0e:	0020      	movs	r0, r4
 8003a10:	f7ff fc33 	bl	800327a <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a14:	2300      	movs	r3, #0
 8003a16:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8003a18:	8833      	ldrh	r3, [r6, #0]
 8003a1a:	b299      	uxth	r1, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1ad      	bne.n	800397c <UART_RxISR_16BIT_FIFOEN+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a20:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a24:	3301      	adds	r3, #1
 8003a26:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a2a:	6820      	ldr	r0, [r4, #0]
 8003a2c:	4f35      	ldr	r7, [pc, #212]	@ (8003b04 <UART_RxISR_16BIT_FIFOEN+0x1b8>)
 8003a2e:	6802      	ldr	r2, [r0, #0]
 8003a30:	403a      	ands	r2, r7
 8003a32:	6002      	str	r2, [r0, #0]
 8003a34:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a38:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a3c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003a40:	6820      	ldr	r0, [r4, #0]
 8003a42:	4f31      	ldr	r7, [pc, #196]	@ (8003b08 <UART_RxISR_16BIT_FIFOEN+0x1bc>)
 8003a44:	6882      	ldr	r2, [r0, #8]
 8003a46:	403a      	ands	r2, r7
 8003a48:	6082      	str	r2, [r0, #8]
 8003a4a:	f386 8810 	msr	PRIMASK, r6
        huart->RxState = HAL_UART_STATE_READY;
 8003a4e:	0022      	movs	r2, r4
 8003a50:	2020      	movs	r0, #32
 8003a52:	328c      	adds	r2, #140	@ 0x8c
 8003a54:	6010      	str	r0, [r2, #0]
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a56:	6822      	ldr	r2, [r4, #0]
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a58:	6721      	str	r1, [r4, #112]	@ 0x70
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a5a:	6852      	ldr	r2, [r2, #4]
        huart->RxISR = NULL;
 8003a5c:	6761      	str	r1, [r4, #116]	@ 0x74
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a5e:	0212      	lsls	r2, r2, #8
 8003a60:	d50a      	bpl.n	8003a78 <UART_RxISR_16BIT_FIFOEN+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a62:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a66:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a6a:	6822      	ldr	r2, [r4, #0]
 8003a6c:	4827      	ldr	r0, [pc, #156]	@ (8003b0c <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 8003a6e:	6813      	ldr	r3, [r2, #0]
 8003a70:	4003      	ands	r3, r0
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a78:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d118      	bne.n	8003ab0 <UART_RxISR_16BIT_FIFOEN+0x164>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a7e:	2200      	movs	r2, #0
 8003a80:	66e2      	str	r2, [r4, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a82:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a86:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a8a:	6821      	ldr	r1, [r4, #0]
 8003a8c:	330f      	adds	r3, #15
 8003a8e:	680a      	ldr	r2, [r1, #0]
 8003a90:	439a      	bics	r2, r3
 8003a92:	600a      	str	r2, [r1, #0]
 8003a94:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003a98:	6822      	ldr	r2, [r4, #0]
 8003a9a:	69d1      	ldr	r1, [r2, #28]
 8003a9c:	4219      	tst	r1, r3
 8003a9e:	d000      	beq.n	8003aa2 <UART_RxISR_16BIT_FIFOEN+0x156>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003aa0:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aa2:	0023      	movs	r3, r4
 8003aa4:	335c      	adds	r3, #92	@ 0x5c
 8003aa6:	0020      	movs	r0, r4
 8003aa8:	8819      	ldrh	r1, [r3, #0]
 8003aaa:	f7ff fbf2 	bl	8003292 <HAL_UARTEx_RxEventCallback>
 8003aae:	e765      	b.n	800397c <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 8003ab0:	0020      	movs	r0, r4
 8003ab2:	f7fd f9f7 	bl	8000ea4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003ab6:	e761      	b.n	800397c <UART_RxISR_16BIT_FIFOEN+0x30>
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8003ab8:	0023      	movs	r3, r4
 8003aba:	3368      	adds	r3, #104	@ 0x68
 8003abc:	881b      	ldrh	r3, [r3, #0]
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d800      	bhi.n	8003ac4 <UART_RxISR_16BIT_FIFOEN+0x178>
 8003ac2:	e765      	b.n	8003990 <UART_RxISR_16BIT_FIFOEN+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ac4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003ace:	6821      	ldr	r1, [r4, #0]
 8003ad0:	4d0f      	ldr	r5, [pc, #60]	@ (8003b10 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8003ad2:	688b      	ldr	r3, [r1, #8]
 8003ad4:	402b      	ands	r3, r5
 8003ad6:	608b      	str	r3, [r1, #8]
 8003ad8:	f380 8810 	msr	PRIMASK, r0
      huart->RxISR = UART_RxISR_16BIT;
 8003adc:	4b0d      	ldr	r3, [pc, #52]	@ (8003b14 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 8003ade:	6763      	str	r3, [r4, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ae0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ae4:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003ae8:	2320      	movs	r3, #32
 8003aea:	6822      	ldr	r2, [r4, #0]
 8003aec:	6810      	ldr	r0, [r2, #0]
 8003aee:	4303      	orrs	r3, r0
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	f381 8810 	msr	PRIMASK, r1
}
 8003af6:	e74b      	b.n	8003990 <UART_RxISR_16BIT_FIFOEN+0x44>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003af8:	2208      	movs	r2, #8
 8003afa:	6999      	ldr	r1, [r3, #24]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	619a      	str	r2, [r3, #24]
}
 8003b00:	e746      	b.n	8003990 <UART_RxISR_16BIT_FIFOEN+0x44>
 8003b02:	46c0      	nop			@ (mov r8, r8)
 8003b04:	fffffeff 	.word	0xfffffeff
 8003b08:	effffffe 	.word	0xeffffffe
 8003b0c:	fbffffff 	.word	0xfbffffff
 8003b10:	efffffff 	.word	0xefffffff
 8003b14:	080036a9 	.word	0x080036a9

08003b18 <UART_SetConfig>:
{
 8003b18:	b570      	push	{r4, r5, r6, lr}
 8003b1a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b1c:	6925      	ldr	r5, [r4, #16]
 8003b1e:	68a1      	ldr	r1, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b20:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b22:	4329      	orrs	r1, r5
 8003b24:	6965      	ldr	r5, [r4, #20]
 8003b26:	69c2      	ldr	r2, [r0, #28]
 8003b28:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b2a:	6818      	ldr	r0, [r3, #0]
 8003b2c:	4d49      	ldr	r5, [pc, #292]	@ (8003c54 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b2e:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b30:	4028      	ands	r0, r5
 8003b32:	4301      	orrs	r1, r0
 8003b34:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b36:	6859      	ldr	r1, [r3, #4]
 8003b38:	4847      	ldr	r0, [pc, #284]	@ (8003c58 <UART_SetConfig+0x140>)
    tmpreg |= huart->Init.OneBitSampling;
 8003b3a:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b3c:	4001      	ands	r1, r0
 8003b3e:	68e0      	ldr	r0, [r4, #12]
 8003b40:	4301      	orrs	r1, r0
 8003b42:	6059      	str	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b44:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b46:	6898      	ldr	r0, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 8003b48:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b4a:	4d44      	ldr	r5, [pc, #272]	@ (8003c5c <UART_SetConfig+0x144>)
 8003b4c:	4028      	ands	r0, r5
 8003b4e:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b50:	200f      	movs	r0, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b52:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b56:	4381      	bics	r1, r0
 8003b58:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8003b5a:	4301      	orrs	r1, r0
 8003b5c:	62d9      	str	r1, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b5e:	4940      	ldr	r1, [pc, #256]	@ (8003c60 <UART_SetConfig+0x148>)
 8003b60:	428b      	cmp	r3, r1
 8003b62:	d115      	bne.n	8003b90 <UART_SetConfig+0x78>
 8003b64:	2103      	movs	r1, #3
 8003b66:	4b3f      	ldr	r3, [pc, #252]	@ (8003c64 <UART_SetConfig+0x14c>)
 8003b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d860      	bhi.n	8003c34 <UART_SetConfig+0x11c>
 8003b72:	493d      	ldr	r1, [pc, #244]	@ (8003c68 <UART_SetConfig+0x150>)
 8003b74:	5cc8      	ldrb	r0, [r1, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b76:	2380      	movs	r3, #128	@ 0x80
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d12f      	bne.n	8003bde <UART_SetConfig+0xc6>
    switch (clocksource)
 8003b7e:	2808      	cmp	r0, #8
 8003b80:	d856      	bhi.n	8003c30 <UART_SetConfig+0x118>
 8003b82:	f7fc facf 	bl	8000124 <__gnu_thumb1_case_uqi>
 8003b86:	555b      	.short	0x555b
 8003b88:	550b550e 	.word	0x550b550e
 8003b8c:	5555      	.short	0x5555
 8003b8e:	0f          	.byte	0x0f
 8003b8f:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b90:	4936      	ldr	r1, [pc, #216]	@ (8003c6c <UART_SetConfig+0x154>)
 8003b92:	185b      	adds	r3, r3, r1
 8003b94:	1e59      	subs	r1, r3, #1
 8003b96:	418b      	sbcs	r3, r1
 8003b98:	0118      	lsls	r0, r3, #4
 8003b9a:	e7ec      	b.n	8003b76 <UART_SetConfig+0x5e>
        pclk = HAL_RCC_GetSysClockFreq();
 8003b9c:	f7fe fc0c 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
 8003ba0:	e04e      	b.n	8003c40 <UART_SetConfig+0x128>
    switch (clocksource)
 8003ba2:	4a33      	ldr	r2, [pc, #204]	@ (8003c70 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ba4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003ba6:	4b33      	ldr	r3, [pc, #204]	@ (8003c74 <UART_SetConfig+0x15c>)
 8003ba8:	0049      	lsls	r1, r1, #1
 8003baa:	0010      	movs	r0, r2
 8003bac:	5ac9      	ldrh	r1, [r1, r3]
 8003bae:	f7fc facd 	bl	800014c <__udivsi3>
 8003bb2:	6865      	ldr	r5, [r4, #4]
 8003bb4:	0040      	lsls	r0, r0, #1
 8003bb6:	086b      	lsrs	r3, r5, #1
 8003bb8:	18c0      	adds	r0, r0, r3
 8003bba:	0029      	movs	r1, r5
 8003bbc:	f7fc fac6 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bc0:	0002      	movs	r2, r0
 8003bc2:	4b2d      	ldr	r3, [pc, #180]	@ (8003c78 <UART_SetConfig+0x160>)
 8003bc4:	3a10      	subs	r2, #16
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d832      	bhi.n	8003c30 <UART_SetConfig+0x118>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bca:	230f      	movs	r3, #15
 8003bcc:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bce:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003bd0:	439a      	bics	r2, r3
 8003bd2:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003bd4:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8003bd6:	6822      	ldr	r2, [r4, #0]
 8003bd8:	4303      	orrs	r3, r0
 8003bda:	60d3      	str	r3, [r2, #12]
 8003bdc:	e032      	b.n	8003c44 <UART_SetConfig+0x12c>
    switch (clocksource)
 8003bde:	2808      	cmp	r0, #8
 8003be0:	d826      	bhi.n	8003c30 <UART_SetConfig+0x118>
 8003be2:	f7fc fa9f 	bl	8000124 <__gnu_thumb1_case_uqi>
 8003be6:	251a      	.short	0x251a
 8003be8:	251f2505 	.word	0x251f2505
 8003bec:	2525      	.short	0x2525
 8003bee:	22          	.byte	0x22
 8003bef:	00          	.byte	0x00
        pclk = (uint32_t) HSI_VALUE;
 8003bf0:	481f      	ldr	r0, [pc, #124]	@ (8003c70 <UART_SetConfig+0x158>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003bf2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8003c74 <UART_SetConfig+0x15c>)
 8003bf6:	0052      	lsls	r2, r2, #1
 8003bf8:	5ad1      	ldrh	r1, [r2, r3]
 8003bfa:	f7fc faa7 	bl	800014c <__udivsi3>
 8003bfe:	6865      	ldr	r5, [r4, #4]
 8003c00:	086b      	lsrs	r3, r5, #1
 8003c02:	18c0      	adds	r0, r0, r3
 8003c04:	0029      	movs	r1, r5
 8003c06:	f7fc faa1 	bl	800014c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c0a:	0002      	movs	r2, r0
 8003c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c78 <UART_SetConfig+0x160>)
 8003c0e:	3a10      	subs	r2, #16
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d80d      	bhi.n	8003c30 <UART_SetConfig+0x118>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	60d8      	str	r0, [r3, #12]
 8003c18:	e014      	b.n	8003c44 <UART_SetConfig+0x12c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c1a:	f7fe fcbb 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003c1e:	2800      	cmp	r0, #0
 8003c20:	d010      	beq.n	8003c44 <UART_SetConfig+0x12c>
 8003c22:	e7e6      	b.n	8003bf2 <UART_SetConfig+0xda>
        pclk = HAL_RCC_GetSysClockFreq();
 8003c24:	f7fe fbc8 	bl	80023b8 <HAL_RCC_GetSysClockFreq>
        break;
 8003c28:	e7f9      	b.n	8003c1e <UART_SetConfig+0x106>
    switch (clocksource)
 8003c2a:	2080      	movs	r0, #128	@ 0x80
 8003c2c:	0200      	lsls	r0, r0, #8
 8003c2e:	e7e0      	b.n	8003bf2 <UART_SetConfig+0xda>
        ret = HAL_ERROR;
 8003c30:	2001      	movs	r0, #1
 8003c32:	e008      	b.n	8003c46 <UART_SetConfig+0x12e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c34:	2380      	movs	r3, #128	@ 0x80
 8003c36:	021b      	lsls	r3, r3, #8
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d1ee      	bne.n	8003c1a <UART_SetConfig+0x102>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c3c:	f7fe fcaa 	bl	8002594 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8003c40:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8003c42:	d1af      	bne.n	8003ba4 <UART_SetConfig+0x8c>
        ret = HAL_ERROR;
 8003c44:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <UART_SetConfig+0x164>)
 8003c48:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003c4e:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8003c50:	bd70      	pop	{r4, r5, r6, pc}
 8003c52:	46c0      	nop			@ (mov r8, r8)
 8003c54:	cfff69f3 	.word	0xcfff69f3
 8003c58:	ffffcfff 	.word	0xffffcfff
 8003c5c:	11fff4ff 	.word	0x11fff4ff
 8003c60:	40013800 	.word	0x40013800
 8003c64:	40021000 	.word	0x40021000
 8003c68:	08005174 	.word	0x08005174
 8003c6c:	bfffbc00 	.word	0xbfffbc00
 8003c70:	00f42400 	.word	0x00f42400
 8003c74:	08005178 	.word	0x08005178
 8003c78:	0000ffef 	.word	0x0000ffef
 8003c7c:	00010001 	.word	0x00010001

08003c80 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c80:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 8003c82:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003c84:	071a      	lsls	r2, r3, #28
 8003c86:	d506      	bpl.n	8003c96 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003c88:	6801      	ldr	r1, [r0, #0]
 8003c8a:	4c28      	ldr	r4, [pc, #160]	@ (8003d2c <UART_AdvFeatureConfig+0xac>)
 8003c8c:	684a      	ldr	r2, [r1, #4]
 8003c8e:	4022      	ands	r2, r4
 8003c90:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003c92:	4322      	orrs	r2, r4
 8003c94:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003c96:	07da      	lsls	r2, r3, #31
 8003c98:	d506      	bpl.n	8003ca8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003c9a:	6801      	ldr	r1, [r0, #0]
 8003c9c:	4c24      	ldr	r4, [pc, #144]	@ (8003d30 <UART_AdvFeatureConfig+0xb0>)
 8003c9e:	684a      	ldr	r2, [r1, #4]
 8003ca0:	4022      	ands	r2, r4
 8003ca2:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8003ca4:	4322      	orrs	r2, r4
 8003ca6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ca8:	079a      	lsls	r2, r3, #30
 8003caa:	d506      	bpl.n	8003cba <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cac:	6801      	ldr	r1, [r0, #0]
 8003cae:	4c21      	ldr	r4, [pc, #132]	@ (8003d34 <UART_AdvFeatureConfig+0xb4>)
 8003cb0:	684a      	ldr	r2, [r1, #4]
 8003cb2:	4022      	ands	r2, r4
 8003cb4:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8003cb6:	4322      	orrs	r2, r4
 8003cb8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003cba:	075a      	lsls	r2, r3, #29
 8003cbc:	d506      	bpl.n	8003ccc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cbe:	6801      	ldr	r1, [r0, #0]
 8003cc0:	4c1d      	ldr	r4, [pc, #116]	@ (8003d38 <UART_AdvFeatureConfig+0xb8>)
 8003cc2:	684a      	ldr	r2, [r1, #4]
 8003cc4:	4022      	ands	r2, r4
 8003cc6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8003cc8:	4322      	orrs	r2, r4
 8003cca:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ccc:	06da      	lsls	r2, r3, #27
 8003cce:	d506      	bpl.n	8003cde <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003cd0:	6801      	ldr	r1, [r0, #0]
 8003cd2:	4c1a      	ldr	r4, [pc, #104]	@ (8003d3c <UART_AdvFeatureConfig+0xbc>)
 8003cd4:	688a      	ldr	r2, [r1, #8]
 8003cd6:	4022      	ands	r2, r4
 8003cd8:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003cda:	4322      	orrs	r2, r4
 8003cdc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003cde:	069a      	lsls	r2, r3, #26
 8003ce0:	d506      	bpl.n	8003cf0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ce2:	6801      	ldr	r1, [r0, #0]
 8003ce4:	4c16      	ldr	r4, [pc, #88]	@ (8003d40 <UART_AdvFeatureConfig+0xc0>)
 8003ce6:	688a      	ldr	r2, [r1, #8]
 8003ce8:	4022      	ands	r2, r4
 8003cea:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8003cec:	4322      	orrs	r2, r4
 8003cee:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003cf0:	065a      	lsls	r2, r3, #25
 8003cf2:	d510      	bpl.n	8003d16 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003cf4:	6801      	ldr	r1, [r0, #0]
 8003cf6:	4d13      	ldr	r5, [pc, #76]	@ (8003d44 <UART_AdvFeatureConfig+0xc4>)
 8003cf8:	684a      	ldr	r2, [r1, #4]
 8003cfa:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003cfc:	402a      	ands	r2, r5
 8003cfe:	4322      	orrs	r2, r4
 8003d00:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d02:	2280      	movs	r2, #128	@ 0x80
 8003d04:	0352      	lsls	r2, r2, #13
 8003d06:	4294      	cmp	r4, r2
 8003d08:	d105      	bne.n	8003d16 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d0a:	684a      	ldr	r2, [r1, #4]
 8003d0c:	4c0e      	ldr	r4, [pc, #56]	@ (8003d48 <UART_AdvFeatureConfig+0xc8>)
 8003d0e:	4022      	ands	r2, r4
 8003d10:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 8003d12:	4322      	orrs	r2, r4
 8003d14:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003d16:	061b      	lsls	r3, r3, #24
 8003d18:	d506      	bpl.n	8003d28 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003d1a:	6802      	ldr	r2, [r0, #0]
 8003d1c:	490b      	ldr	r1, [pc, #44]	@ (8003d4c <UART_AdvFeatureConfig+0xcc>)
 8003d1e:	6853      	ldr	r3, [r2, #4]
 8003d20:	400b      	ands	r3, r1
 8003d22:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003d24:	430b      	orrs	r3, r1
 8003d26:	6053      	str	r3, [r2, #4]
}
 8003d28:	bd30      	pop	{r4, r5, pc}
 8003d2a:	46c0      	nop			@ (mov r8, r8)
 8003d2c:	ffff7fff 	.word	0xffff7fff
 8003d30:	fffdffff 	.word	0xfffdffff
 8003d34:	fffeffff 	.word	0xfffeffff
 8003d38:	fffbffff 	.word	0xfffbffff
 8003d3c:	ffffefff 	.word	0xffffefff
 8003d40:	ffffdfff 	.word	0xffffdfff
 8003d44:	ffefffff 	.word	0xffefffff
 8003d48:	ff9fffff 	.word	0xff9fffff
 8003d4c:	fff7ffff 	.word	0xfff7ffff

08003d50 <UART_WaitOnFlagUntilTimeout>:
{
 8003d50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d52:	0004      	movs	r4, r0
 8003d54:	000d      	movs	r5, r1
 8003d56:	0017      	movs	r7, r2
 8003d58:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d5a:	6822      	ldr	r2, [r4, #0]
 8003d5c:	69d3      	ldr	r3, [r2, #28]
 8003d5e:	402b      	ands	r3, r5
 8003d60:	1b5b      	subs	r3, r3, r5
 8003d62:	4259      	negs	r1, r3
 8003d64:	414b      	adcs	r3, r1
 8003d66:	42bb      	cmp	r3, r7
 8003d68:	d001      	beq.n	8003d6e <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	e026      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8003d6e:	9b08      	ldr	r3, [sp, #32]
 8003d70:	3301      	adds	r3, #1
 8003d72:	d0f3      	beq.n	8003d5c <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d74:	f7fd fd78 	bl	8001868 <HAL_GetTick>
 8003d78:	9b00      	ldr	r3, [sp, #0]
 8003d7a:	1ac0      	subs	r0, r0, r3
 8003d7c:	9b08      	ldr	r3, [sp, #32]
 8003d7e:	4298      	cmp	r0, r3
 8003d80:	d82d      	bhi.n	8003dde <UART_WaitOnFlagUntilTimeout+0x8e>
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d02b      	beq.n	8003dde <UART_WaitOnFlagUntilTimeout+0x8e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	0752      	lsls	r2, r2, #29
 8003d8c:	d5e5      	bpl.n	8003d5a <UART_WaitOnFlagUntilTimeout+0xa>
 8003d8e:	002a      	movs	r2, r5
 8003d90:	2140      	movs	r1, #64	@ 0x40
 8003d92:	3a40      	subs	r2, #64	@ 0x40
 8003d94:	438a      	bics	r2, r1
 8003d96:	d0e0      	beq.n	8003d5a <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d98:	69da      	ldr	r2, [r3, #28]
 8003d9a:	2608      	movs	r6, #8
 8003d9c:	0011      	movs	r1, r2
 8003d9e:	4031      	ands	r1, r6
 8003da0:	9101      	str	r1, [sp, #4]
 8003da2:	4232      	tst	r2, r6
 8003da4:	d00b      	beq.n	8003dbe <UART_WaitOnFlagUntilTimeout+0x6e>
          UART_EndRxTransfer(huart);
 8003da6:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003da8:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 8003daa:	f7ff fa33 	bl	8003214 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003dae:	0023      	movs	r3, r4
 8003db0:	3390      	adds	r3, #144	@ 0x90
 8003db2:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 8003db4:	2300      	movs	r3, #0
          return HAL_ERROR;
 8003db6:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 8003db8:	3484      	adds	r4, #132	@ 0x84
 8003dba:	7023      	strb	r3, [r4, #0]
}
 8003dbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dbe:	2280      	movs	r2, #128	@ 0x80
 8003dc0:	69d9      	ldr	r1, [r3, #28]
 8003dc2:	0112      	lsls	r2, r2, #4
 8003dc4:	4211      	tst	r1, r2
 8003dc6:	d0c8      	beq.n	8003d5a <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003dc8:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003dca:	0020      	movs	r0, r4
 8003dcc:	f7ff fa22 	bl	8003214 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003dd0:	0023      	movs	r3, r4
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	3390      	adds	r3, #144	@ 0x90
 8003dd6:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 8003dd8:	9b01      	ldr	r3, [sp, #4]
 8003dda:	3484      	adds	r4, #132	@ 0x84
 8003ddc:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003dde:	2003      	movs	r0, #3
 8003de0:	e7ec      	b.n	8003dbc <UART_WaitOnFlagUntilTimeout+0x6c>

08003de2 <HAL_UART_Transmit>:
{
 8003de2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003de4:	0017      	movs	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003de6:	0002      	movs	r2, r0
{
 8003de8:	b087      	sub	sp, #28
  if (huart->gState == HAL_UART_STATE_READY)
 8003dea:	3288      	adds	r2, #136	@ 0x88
{
 8003dec:	9305      	str	r3, [sp, #20]
  if (huart->gState == HAL_UART_STATE_READY)
 8003dee:	6813      	ldr	r3, [r2, #0]
{
 8003df0:	0004      	movs	r4, r0
 8003df2:	000d      	movs	r5, r1
    return HAL_BUSY;
 8003df4:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8003df6:	2b20      	cmp	r3, #32
 8003df8:	d139      	bne.n	8003e6e <HAL_UART_Transmit+0x8c>
      return  HAL_ERROR;
 8003dfa:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8003dfc:	2900      	cmp	r1, #0
 8003dfe:	d036      	beq.n	8003e6e <HAL_UART_Transmit+0x8c>
 8003e00:	2f00      	cmp	r7, #0
 8003e02:	d034      	beq.n	8003e6e <HAL_UART_Transmit+0x8c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e04:	2380      	movs	r3, #128	@ 0x80
 8003e06:	68a1      	ldr	r1, [r4, #8]
 8003e08:	015b      	lsls	r3, r3, #5
 8003e0a:	4299      	cmp	r1, r3
 8003e0c:	d104      	bne.n	8003e18 <HAL_UART_Transmit+0x36>
 8003e0e:	6923      	ldr	r3, [r4, #16]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003e14:	4205      	tst	r5, r0
 8003e16:	d12a      	bne.n	8003e6e <HAL_UART_Transmit+0x8c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e18:	0023      	movs	r3, r4
 8003e1a:	2600      	movs	r6, #0
 8003e1c:	3390      	adds	r3, #144	@ 0x90
 8003e1e:	601e      	str	r6, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e20:	2321      	movs	r3, #33	@ 0x21
 8003e22:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003e24:	f7fd fd20 	bl	8001868 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003e28:	0023      	movs	r3, r4
 8003e2a:	3354      	adds	r3, #84	@ 0x54
 8003e2c:	801f      	strh	r7, [r3, #0]
    huart->TxXferCount = Size;
 8003e2e:	3302      	adds	r3, #2
 8003e30:	9303      	str	r3, [sp, #12]
 8003e32:	801f      	strh	r7, [r3, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e34:	2380      	movs	r3, #128	@ 0x80
 8003e36:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 8003e38:	9004      	str	r0, [sp, #16]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e3a:	015b      	lsls	r3, r3, #5
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d104      	bne.n	8003e4a <HAL_UART_Transmit+0x68>
 8003e40:	6923      	ldr	r3, [r4, #16]
 8003e42:	42b3      	cmp	r3, r6
 8003e44:	d101      	bne.n	8003e4a <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8003e46:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 8003e48:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 8003e4a:	0023      	movs	r3, r4
 8003e4c:	3356      	adds	r3, #86	@ 0x56
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	b29a      	uxth	r2, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10d      	bne.n	8003e72 <HAL_UART_Transmit+0x90>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e56:	9b05      	ldr	r3, [sp, #20]
 8003e58:	0020      	movs	r0, r4
 8003e5a:	9300      	str	r3, [sp, #0]
 8003e5c:	2140      	movs	r1, #64	@ 0x40
 8003e5e:	9b04      	ldr	r3, [sp, #16]
 8003e60:	f7ff ff76 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003e64:	2320      	movs	r3, #32
 8003e66:	3488      	adds	r4, #136	@ 0x88
      huart->gState = HAL_UART_STATE_READY;
 8003e68:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e6a:	2800      	cmp	r0, #0
 8003e6c:	d10e      	bne.n	8003e8c <HAL_UART_Transmit+0xaa>
}
 8003e6e:	b007      	add	sp, #28
 8003e70:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e72:	9b05      	ldr	r3, [sp, #20]
 8003e74:	2200      	movs	r2, #0
 8003e76:	9300      	str	r3, [sp, #0]
 8003e78:	2180      	movs	r1, #128	@ 0x80
 8003e7a:	0020      	movs	r0, r4
 8003e7c:	9b04      	ldr	r3, [sp, #16]
 8003e7e:	f7ff ff67 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003e82:	2800      	cmp	r0, #0
 8003e84:	d004      	beq.n	8003e90 <HAL_UART_Transmit+0xae>
        huart->gState = HAL_UART_STATE_READY;
 8003e86:	2320      	movs	r3, #32
 8003e88:	3488      	adds	r4, #136	@ 0x88
 8003e8a:	6023      	str	r3, [r4, #0]
        return HAL_TIMEOUT;
 8003e8c:	2003      	movs	r0, #3
 8003e8e:	e7ee      	b.n	8003e6e <HAL_UART_Transmit+0x8c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e90:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003e92:	2d00      	cmp	r5, #0
 8003e94:	d10b      	bne.n	8003eae <HAL_UART_Transmit+0xcc>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e96:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 8003e98:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e9a:	05db      	lsls	r3, r3, #23
 8003e9c:	0ddb      	lsrs	r3, r3, #23
 8003e9e:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003ea0:	9b03      	ldr	r3, [sp, #12]
 8003ea2:	9a03      	ldr	r2, [sp, #12]
 8003ea4:	881b      	ldrh	r3, [r3, #0]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	8013      	strh	r3, [r2, #0]
 8003eac:	e7cd      	b.n	8003e4a <HAL_UART_Transmit+0x68>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eae:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 8003eb0:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003eb2:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata8bits++;
 8003eb4:	e7f4      	b.n	8003ea0 <HAL_UART_Transmit+0xbe>
	...

08003eb8 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb8:	0003      	movs	r3, r0
{
 8003eba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ebc:	2600      	movs	r6, #0
{
 8003ebe:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec0:	3390      	adds	r3, #144	@ 0x90
 8003ec2:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8003ec4:	f7fd fcd0 	bl	8001868 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ec8:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8003eca:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	071b      	lsls	r3, r3, #28
 8003ed0:	d51f      	bpl.n	8003f12 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ed2:	2180      	movs	r1, #128	@ 0x80
 8003ed4:	4b28      	ldr	r3, [pc, #160]	@ (8003f78 <UART_CheckIdleState+0xc0>)
 8003ed6:	0032      	movs	r2, r6
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	0389      	lsls	r1, r1, #14
 8003edc:	0003      	movs	r3, r0
 8003ede:	0020      	movs	r0, r4
 8003ee0:	f7ff ff36 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003ee4:	42b0      	cmp	r0, r6
 8003ee6:	d014      	beq.n	8003f12 <UART_CheckIdleState+0x5a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ee8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eec:	2301      	movs	r3, #1
 8003eee:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003ef2:	2080      	movs	r0, #128	@ 0x80
 8003ef4:	6822      	ldr	r2, [r4, #0]
 8003ef6:	6813      	ldr	r3, [r2, #0]
 8003ef8:	4383      	bics	r3, r0
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003f00:	0023      	movs	r3, r4
 8003f02:	2220      	movs	r2, #32
 8003f04:	3388      	adds	r3, #136	@ 0x88
 8003f06:	601a      	str	r2, [r3, #0]
      return HAL_TIMEOUT;
 8003f08:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	3484      	adds	r4, #132	@ 0x84
 8003f0e:	7023      	strb	r3, [r4, #0]
}
 8003f10:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f12:	0026      	movs	r6, r4
 8003f14:	6823      	ldr	r3, [r4, #0]
 8003f16:	368c      	adds	r6, #140	@ 0x8c
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	075b      	lsls	r3, r3, #29
 8003f1c:	d523      	bpl.n	8003f66 <UART_CheckIdleState+0xae>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f1e:	2180      	movs	r1, #128	@ 0x80
 8003f20:	4b15      	ldr	r3, [pc, #84]	@ (8003f78 <UART_CheckIdleState+0xc0>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	9300      	str	r3, [sp, #0]
 8003f26:	0020      	movs	r0, r4
 8003f28:	002b      	movs	r3, r5
 8003f2a:	03c9      	lsls	r1, r1, #15
 8003f2c:	f7ff ff10 	bl	8003d50 <UART_WaitOnFlagUntilTimeout>
 8003f30:	2800      	cmp	r0, #0
 8003f32:	d018      	beq.n	8003f66 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f34:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f3e:	6821      	ldr	r1, [r4, #0]
 8003f40:	4d0e      	ldr	r5, [pc, #56]	@ (8003f7c <UART_CheckIdleState+0xc4>)
 8003f42:	680b      	ldr	r3, [r1, #0]
 8003f44:	402b      	ands	r3, r5
 8003f46:	600b      	str	r3, [r1, #0]
 8003f48:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f4c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f50:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f54:	6821      	ldr	r1, [r4, #0]
 8003f56:	688b      	ldr	r3, [r1, #8]
 8003f58:	4393      	bics	r3, r2
 8003f5a:	608b      	str	r3, [r1, #8]
 8003f5c:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003f60:	2320      	movs	r3, #32
 8003f62:	6033      	str	r3, [r6, #0]
      return HAL_TIMEOUT;
 8003f64:	e7d0      	b.n	8003f08 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003f66:	0023      	movs	r3, r4
 8003f68:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f6a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003f6c:	3388      	adds	r3, #136	@ 0x88
 8003f6e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8003f70:	6032      	str	r2, [r6, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f72:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f74:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 8003f76:	e7c8      	b.n	8003f0a <UART_CheckIdleState+0x52>
 8003f78:	01ffffff 	.word	0x01ffffff
 8003f7c:	fffffedf 	.word	0xfffffedf

08003f80 <HAL_UART_Init>:
{
 8003f80:	b570      	push	{r4, r5, r6, lr}
 8003f82:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003f84:	d101      	bne.n	8003f8a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8003f86:	2001      	movs	r0, #1
}
 8003f88:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003f8a:	0005      	movs	r5, r0
 8003f8c:	3588      	adds	r5, #136	@ 0x88
 8003f8e:	682b      	ldr	r3, [r5, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d104      	bne.n	8003f9e <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 8003f94:	0002      	movs	r2, r0
 8003f96:	3284      	adds	r2, #132	@ 0x84
 8003f98:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8003f9a:	f7fd fb7b 	bl	8001694 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003f9e:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8003fa0:	2101      	movs	r1, #1
 8003fa2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003fa4:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8003fa6:	6813      	ldr	r3, [r2, #0]
 8003fa8:	438b      	bics	r3, r1
 8003faa:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003fac:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 8003fb2:	0020      	movs	r0, r4
 8003fb4:	f7ff fe64 	bl	8003c80 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003fb8:	0020      	movs	r0, r4
 8003fba:	f7ff fdad 	bl	8003b18 <UART_SetConfig>
 8003fbe:	2801      	cmp	r0, #1
 8003fc0:	d0e1      	beq.n	8003f86 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	4907      	ldr	r1, [pc, #28]	@ (8003fe4 <HAL_UART_Init+0x64>)
 8003fc6:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 8003fc8:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fca:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fcc:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	438a      	bics	r2, r1
 8003fd4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	6819      	ldr	r1, [r3, #0]
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003fde:	f7ff ff6b 	bl	8003eb8 <UART_CheckIdleState>
 8003fe2:	e7d1      	b.n	8003f88 <HAL_UART_Init+0x8>
 8003fe4:	ffffb7ff 	.word	0xffffb7ff

08003fe8 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8003fe8:	0003      	movs	r3, r0
 8003fea:	335c      	adds	r3, #92	@ 0x5c
{
 8003fec:	b570      	push	{r4, r5, r6, lr}
  huart->pRxBuffPtr  = pData;
 8003fee:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 8003ff0:	2480      	movs	r4, #128	@ 0x80
  huart->RxXferSize  = Size;
 8003ff2:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8003ff4:	805a      	strh	r2, [r3, #2]
  huart->RxISR       = NULL;
 8003ff6:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8003ff8:	6881      	ldr	r1, [r0, #8]
  huart->RxISR       = NULL;
 8003ffa:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 8003ffc:	0164      	lsls	r4, r4, #5
 8003ffe:	42a1      	cmp	r1, r4
 8004000:	d13c      	bne.n	800407c <UART_Start_Receive_IT+0x94>
 8004002:	6903      	ldr	r3, [r0, #16]
 8004004:	4259      	negs	r1, r3
 8004006:	414b      	adcs	r3, r1
 8004008:	021b      	lsls	r3, r3, #8
 800400a:	33ff      	adds	r3, #255	@ 0xff
 800400c:	0001      	movs	r1, r0
 800400e:	3160      	adds	r1, #96	@ 0x60
 8004010:	800b      	strh	r3, [r1, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004012:	0003      	movs	r3, r0
 8004014:	2100      	movs	r1, #0
 8004016:	3390      	adds	r3, #144	@ 0x90
 8004018:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800401a:	3122      	adds	r1, #34	@ 0x22
 800401c:	3b04      	subs	r3, #4
 800401e:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004020:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004024:	2301      	movs	r3, #1
 8004026:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800402a:	6801      	ldr	r1, [r0, #0]
 800402c:	688d      	ldr	r5, [r1, #8]
 800402e:	432b      	orrs	r3, r5
 8004030:	608b      	str	r3, [r1, #8]
 8004032:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004036:	2580      	movs	r5, #128	@ 0x80
 8004038:	2180      	movs	r1, #128	@ 0x80
 800403a:	6e46      	ldr	r6, [r0, #100]	@ 0x64
 800403c:	6884      	ldr	r4, [r0, #8]
 800403e:	6903      	ldr	r3, [r0, #16]
 8004040:	05ad      	lsls	r5, r5, #22
 8004042:	0149      	lsls	r1, r1, #5
 8004044:	42ae      	cmp	r6, r5
 8004046:	d13f      	bne.n	80040c8 <UART_Start_Receive_IT+0xe0>
 8004048:	0005      	movs	r5, r0
 800404a:	3568      	adds	r5, #104	@ 0x68
 800404c:	882d      	ldrh	r5, [r5, #0]
 800404e:	4295      	cmp	r5, r2
 8004050:	d83a      	bhi.n	80040c8 <UART_Start_Receive_IT+0xe0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004052:	428c      	cmp	r4, r1
 8004054:	d133      	bne.n	80040be <UART_Start_Receive_IT+0xd6>
 8004056:	2b00      	cmp	r3, #0
 8004058:	d122      	bne.n	80040a0 <UART_Start_Receive_IT+0xb8>
 800405a:	4b2c      	ldr	r3, [pc, #176]	@ (800410c <UART_Start_Receive_IT+0x124>)
 800405c:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800405e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004062:	2301      	movs	r3, #1
 8004064:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004068:	2380      	movs	r3, #128	@ 0x80
 800406a:	6802      	ldr	r2, [r0, #0]
 800406c:	055b      	lsls	r3, r3, #21
 800406e:	6890      	ldr	r0, [r2, #8]
 8004070:	4303      	orrs	r3, r0
 8004072:	6093      	str	r3, [r2, #8]
 8004074:	f381 8810 	msr	PRIMASK, r1
}
 8004078:	2000      	movs	r0, #0
 800407a:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 800407c:	2900      	cmp	r1, #0
 800407e:	d105      	bne.n	800408c <UART_Start_Receive_IT+0xa4>
 8004080:	6901      	ldr	r1, [r0, #16]
 8004082:	23ff      	movs	r3, #255	@ 0xff
 8004084:	2900      	cmp	r1, #0
 8004086:	d0c1      	beq.n	800400c <UART_Start_Receive_IT+0x24>
 8004088:	3b80      	subs	r3, #128	@ 0x80
 800408a:	e7bf      	b.n	800400c <UART_Start_Receive_IT+0x24>
 800408c:	2480      	movs	r4, #128	@ 0x80
 800408e:	0564      	lsls	r4, r4, #21
 8004090:	42a1      	cmp	r1, r4
 8004092:	d1bb      	bne.n	800400c <UART_Start_Receive_IT+0x24>
 8004094:	6901      	ldr	r1, [r0, #16]
 8004096:	237f      	movs	r3, #127	@ 0x7f
 8004098:	2900      	cmp	r1, #0
 800409a:	d0b7      	beq.n	800400c <UART_Start_Receive_IT+0x24>
 800409c:	3b40      	subs	r3, #64	@ 0x40
 800409e:	e7b5      	b.n	800400c <UART_Start_Receive_IT+0x24>
 80040a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004110 <UART_Start_Receive_IT+0x128>)
 80040a2:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040a4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a8:	2301      	movs	r3, #1
 80040aa:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040ae:	6802      	ldr	r2, [r0, #0]
 80040b0:	33ff      	adds	r3, #255	@ 0xff
 80040b2:	6814      	ldr	r4, [r2, #0]
 80040b4:	4323      	orrs	r3, r4
 80040b6:	6013      	str	r3, [r2, #0]
 80040b8:	f381 8810 	msr	PRIMASK, r1
}
 80040bc:	e7cf      	b.n	800405e <UART_Start_Receive_IT+0x76>
 80040be:	4a14      	ldr	r2, [pc, #80]	@ (8004110 <UART_Start_Receive_IT+0x128>)
 80040c0:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0cb      	beq.n	800405e <UART_Start_Receive_IT+0x76>
 80040c6:	e7ed      	b.n	80040a4 <UART_Start_Receive_IT+0xbc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c8:	428c      	cmp	r4, r1
 80040ca:	d11a      	bne.n	8004102 <UART_Start_Receive_IT+0x11a>
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10a      	bne.n	80040e6 <UART_Start_Receive_IT+0xfe>
 80040d0:	4b10      	ldr	r3, [pc, #64]	@ (8004114 <UART_Start_Receive_IT+0x12c>)
 80040d2:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d8:	2301      	movs	r3, #1
 80040da:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80040de:	6802      	ldr	r2, [r0, #0]
 80040e0:	331f      	adds	r3, #31
 80040e2:	6810      	ldr	r0, [r2, #0]
 80040e4:	e00a      	b.n	80040fc <UART_Start_Receive_IT+0x114>
 80040e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004118 <UART_Start_Receive_IT+0x130>)
 80040e8:	6743      	str	r3, [r0, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040ea:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ee:	2301      	movs	r3, #1
 80040f0:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80040f4:	6802      	ldr	r2, [r0, #0]
 80040f6:	3320      	adds	r3, #32
 80040f8:	6810      	ldr	r0, [r2, #0]
 80040fa:	33ff      	adds	r3, #255	@ 0xff
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80040fc:	4303      	orrs	r3, r0
 80040fe:	6013      	str	r3, [r2, #0]
 8004100:	e7b8      	b.n	8004074 <UART_Start_Receive_IT+0x8c>
 8004102:	4a05      	ldr	r2, [pc, #20]	@ (8004118 <UART_Start_Receive_IT+0x130>)
 8004104:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004106:	2b00      	cmp	r3, #0
 8004108:	d1ef      	bne.n	80040ea <UART_Start_Receive_IT+0x102>
 800410a:	e7e3      	b.n	80040d4 <UART_Start_Receive_IT+0xec>
 800410c:	0800394d 	.word	0x0800394d
 8004110:	0800377d 	.word	0x0800377d
 8004114:	080036a9 	.word	0x080036a9
 8004118:	080035d1 	.word	0x080035d1

0800411c <HAL_UART_Receive_IT>:
{
 800411c:	0003      	movs	r3, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 800411e:	308c      	adds	r0, #140	@ 0x8c
{
 8004120:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004122:	6804      	ldr	r4, [r0, #0]
    return HAL_BUSY;
 8004124:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8004126:	2c20      	cmp	r4, #32
 8004128:	d125      	bne.n	8004176 <HAL_UART_Receive_IT+0x5a>
      return HAL_ERROR;
 800412a:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 800412c:	2900      	cmp	r1, #0
 800412e:	d022      	beq.n	8004176 <HAL_UART_Receive_IT+0x5a>
 8004130:	2a00      	cmp	r2, #0
 8004132:	d020      	beq.n	8004176 <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004134:	2080      	movs	r0, #128	@ 0x80
 8004136:	689c      	ldr	r4, [r3, #8]
 8004138:	0140      	lsls	r0, r0, #5
 800413a:	4284      	cmp	r4, r0
 800413c:	d105      	bne.n	800414a <HAL_UART_Receive_IT+0x2e>
 800413e:	6918      	ldr	r0, [r3, #16]
 8004140:	2800      	cmp	r0, #0
 8004142:	d102      	bne.n	800414a <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8004144:	3001      	adds	r0, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8004146:	4201      	tst	r1, r0
 8004148:	d115      	bne.n	8004176 <HAL_UART_Receive_IT+0x5a>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800414a:	2000      	movs	r0, #0
 800414c:	66d8      	str	r0, [r3, #108]	@ 0x6c
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800414e:	6818      	ldr	r0, [r3, #0]
 8004150:	6840      	ldr	r0, [r0, #4]
 8004152:	0200      	lsls	r0, r0, #8
 8004154:	d50c      	bpl.n	8004170 <HAL_UART_Receive_IT+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004156:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415a:	2001      	movs	r0, #1
 800415c:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004160:	2080      	movs	r0, #128	@ 0x80
 8004162:	681c      	ldr	r4, [r3, #0]
 8004164:	04c0      	lsls	r0, r0, #19
 8004166:	6826      	ldr	r6, [r4, #0]
 8004168:	4330      	orrs	r0, r6
 800416a:	6020      	str	r0, [r4, #0]
 800416c:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004170:	0018      	movs	r0, r3
 8004172:	f7ff ff39 	bl	8003fe8 <UART_Start_Receive_IT>
}
 8004176:	bd70      	pop	{r4, r5, r6, pc}

08004178 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004178:	4770      	bx	lr

0800417a <HAL_UARTEx_RxFifoFullCallback>:
/**
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 800417a:	4770      	bx	lr

0800417c <HAL_UARTEx_TxFifoEmptyCallback>:
/**
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 800417c:	4770      	bx	lr
	...

08004180 <_strtol_l.isra.0>:
 8004180:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004182:	b085      	sub	sp, #20
 8004184:	0017      	movs	r7, r2
 8004186:	001e      	movs	r6, r3
 8004188:	9003      	str	r0, [sp, #12]
 800418a:	9101      	str	r1, [sp, #4]
 800418c:	2b24      	cmp	r3, #36	@ 0x24
 800418e:	d823      	bhi.n	80041d8 <_strtol_l.isra.0+0x58>
 8004190:	000c      	movs	r4, r1
 8004192:	2b01      	cmp	r3, #1
 8004194:	d020      	beq.n	80041d8 <_strtol_l.isra.0+0x58>
 8004196:	4b3d      	ldr	r3, [pc, #244]	@ (800428c <_strtol_l.isra.0+0x10c>)
 8004198:	2208      	movs	r2, #8
 800419a:	469c      	mov	ip, r3
 800419c:	0023      	movs	r3, r4
 800419e:	4661      	mov	r1, ip
 80041a0:	781d      	ldrb	r5, [r3, #0]
 80041a2:	3401      	adds	r4, #1
 80041a4:	5d48      	ldrb	r0, [r1, r5]
 80041a6:	0001      	movs	r1, r0
 80041a8:	4011      	ands	r1, r2
 80041aa:	4210      	tst	r0, r2
 80041ac:	d1f6      	bne.n	800419c <_strtol_l.isra.0+0x1c>
 80041ae:	2d2d      	cmp	r5, #45	@ 0x2d
 80041b0:	d119      	bne.n	80041e6 <_strtol_l.isra.0+0x66>
 80041b2:	7825      	ldrb	r5, [r4, #0]
 80041b4:	1c9c      	adds	r4, r3, #2
 80041b6:	2301      	movs	r3, #1
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2210      	movs	r2, #16
 80041bc:	0033      	movs	r3, r6
 80041be:	4393      	bics	r3, r2
 80041c0:	d11d      	bne.n	80041fe <_strtol_l.isra.0+0x7e>
 80041c2:	2d30      	cmp	r5, #48	@ 0x30
 80041c4:	d115      	bne.n	80041f2 <_strtol_l.isra.0+0x72>
 80041c6:	2120      	movs	r1, #32
 80041c8:	7823      	ldrb	r3, [r4, #0]
 80041ca:	438b      	bics	r3, r1
 80041cc:	2b58      	cmp	r3, #88	@ 0x58
 80041ce:	d110      	bne.n	80041f2 <_strtol_l.isra.0+0x72>
 80041d0:	7865      	ldrb	r5, [r4, #1]
 80041d2:	3402      	adds	r4, #2
 80041d4:	2610      	movs	r6, #16
 80041d6:	e012      	b.n	80041fe <_strtol_l.isra.0+0x7e>
 80041d8:	f000 fa5a 	bl	8004690 <__errno>
 80041dc:	2316      	movs	r3, #22
 80041de:	6003      	str	r3, [r0, #0]
 80041e0:	2000      	movs	r0, #0
 80041e2:	b005      	add	sp, #20
 80041e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80041e6:	9100      	str	r1, [sp, #0]
 80041e8:	2d2b      	cmp	r5, #43	@ 0x2b
 80041ea:	d1e6      	bne.n	80041ba <_strtol_l.isra.0+0x3a>
 80041ec:	7825      	ldrb	r5, [r4, #0]
 80041ee:	1c9c      	adds	r4, r3, #2
 80041f0:	e7e3      	b.n	80041ba <_strtol_l.isra.0+0x3a>
 80041f2:	2e00      	cmp	r6, #0
 80041f4:	d1ee      	bne.n	80041d4 <_strtol_l.isra.0+0x54>
 80041f6:	360a      	adds	r6, #10
 80041f8:	2d30      	cmp	r5, #48	@ 0x30
 80041fa:	d100      	bne.n	80041fe <_strtol_l.isra.0+0x7e>
 80041fc:	3e02      	subs	r6, #2
 80041fe:	4a24      	ldr	r2, [pc, #144]	@ (8004290 <_strtol_l.isra.0+0x110>)
 8004200:	9b00      	ldr	r3, [sp, #0]
 8004202:	4694      	mov	ip, r2
 8004204:	4463      	add	r3, ip
 8004206:	0031      	movs	r1, r6
 8004208:	0018      	movs	r0, r3
 800420a:	9302      	str	r3, [sp, #8]
 800420c:	f7fc f824 	bl	8000258 <__aeabi_uidivmod>
 8004210:	2200      	movs	r2, #0
 8004212:	4684      	mov	ip, r0
 8004214:	0010      	movs	r0, r2
 8004216:	002b      	movs	r3, r5
 8004218:	3b30      	subs	r3, #48	@ 0x30
 800421a:	2b09      	cmp	r3, #9
 800421c:	d811      	bhi.n	8004242 <_strtol_l.isra.0+0xc2>
 800421e:	001d      	movs	r5, r3
 8004220:	42ae      	cmp	r6, r5
 8004222:	dd1d      	ble.n	8004260 <_strtol_l.isra.0+0xe0>
 8004224:	1c53      	adds	r3, r2, #1
 8004226:	d009      	beq.n	800423c <_strtol_l.isra.0+0xbc>
 8004228:	2201      	movs	r2, #1
 800422a:	4252      	negs	r2, r2
 800422c:	4584      	cmp	ip, r0
 800422e:	d305      	bcc.n	800423c <_strtol_l.isra.0+0xbc>
 8004230:	d101      	bne.n	8004236 <_strtol_l.isra.0+0xb6>
 8004232:	42a9      	cmp	r1, r5
 8004234:	db11      	blt.n	800425a <_strtol_l.isra.0+0xda>
 8004236:	2201      	movs	r2, #1
 8004238:	4370      	muls	r0, r6
 800423a:	1828      	adds	r0, r5, r0
 800423c:	7825      	ldrb	r5, [r4, #0]
 800423e:	3401      	adds	r4, #1
 8004240:	e7e9      	b.n	8004216 <_strtol_l.isra.0+0x96>
 8004242:	002b      	movs	r3, r5
 8004244:	3b41      	subs	r3, #65	@ 0x41
 8004246:	2b19      	cmp	r3, #25
 8004248:	d801      	bhi.n	800424e <_strtol_l.isra.0+0xce>
 800424a:	3d37      	subs	r5, #55	@ 0x37
 800424c:	e7e8      	b.n	8004220 <_strtol_l.isra.0+0xa0>
 800424e:	002b      	movs	r3, r5
 8004250:	3b61      	subs	r3, #97	@ 0x61
 8004252:	2b19      	cmp	r3, #25
 8004254:	d804      	bhi.n	8004260 <_strtol_l.isra.0+0xe0>
 8004256:	3d57      	subs	r5, #87	@ 0x57
 8004258:	e7e2      	b.n	8004220 <_strtol_l.isra.0+0xa0>
 800425a:	2201      	movs	r2, #1
 800425c:	4252      	negs	r2, r2
 800425e:	e7ed      	b.n	800423c <_strtol_l.isra.0+0xbc>
 8004260:	1c53      	adds	r3, r2, #1
 8004262:	d108      	bne.n	8004276 <_strtol_l.isra.0+0xf6>
 8004264:	2322      	movs	r3, #34	@ 0x22
 8004266:	9a03      	ldr	r2, [sp, #12]
 8004268:	9802      	ldr	r0, [sp, #8]
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	2f00      	cmp	r7, #0
 800426e:	d0b8      	beq.n	80041e2 <_strtol_l.isra.0+0x62>
 8004270:	1e63      	subs	r3, r4, #1
 8004272:	9301      	str	r3, [sp, #4]
 8004274:	e007      	b.n	8004286 <_strtol_l.isra.0+0x106>
 8004276:	9b00      	ldr	r3, [sp, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d000      	beq.n	800427e <_strtol_l.isra.0+0xfe>
 800427c:	4240      	negs	r0, r0
 800427e:	2f00      	cmp	r7, #0
 8004280:	d0af      	beq.n	80041e2 <_strtol_l.isra.0+0x62>
 8004282:	2a00      	cmp	r2, #0
 8004284:	d1f4      	bne.n	8004270 <_strtol_l.isra.0+0xf0>
 8004286:	9b01      	ldr	r3, [sp, #4]
 8004288:	603b      	str	r3, [r7, #0]
 800428a:	e7aa      	b.n	80041e2 <_strtol_l.isra.0+0x62>
 800428c:	08005191 	.word	0x08005191
 8004290:	7fffffff 	.word	0x7fffffff

08004294 <strtol>:
 8004294:	b510      	push	{r4, lr}
 8004296:	4c04      	ldr	r4, [pc, #16]	@ (80042a8 <strtol+0x14>)
 8004298:	0013      	movs	r3, r2
 800429a:	000a      	movs	r2, r1
 800429c:	0001      	movs	r1, r0
 800429e:	6820      	ldr	r0, [r4, #0]
 80042a0:	f7ff ff6e 	bl	8004180 <_strtol_l.isra.0>
 80042a4:	bd10      	pop	{r4, pc}
 80042a6:	46c0      	nop			@ (mov r8, r8)
 80042a8:	2000000c 	.word	0x2000000c

080042ac <_strtoul_l.isra.0>:
 80042ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ae:	001e      	movs	r6, r3
 80042b0:	4b3e      	ldr	r3, [pc, #248]	@ (80043ac <_strtoul_l.isra.0+0x100>)
 80042b2:	0017      	movs	r7, r2
 80042b4:	000c      	movs	r4, r1
 80042b6:	469c      	mov	ip, r3
 80042b8:	2208      	movs	r2, #8
 80042ba:	b085      	sub	sp, #20
 80042bc:	9003      	str	r0, [sp, #12]
 80042be:	9100      	str	r1, [sp, #0]
 80042c0:	0023      	movs	r3, r4
 80042c2:	4661      	mov	r1, ip
 80042c4:	781d      	ldrb	r5, [r3, #0]
 80042c6:	3401      	adds	r4, #1
 80042c8:	5d48      	ldrb	r0, [r1, r5]
 80042ca:	0001      	movs	r1, r0
 80042cc:	4011      	ands	r1, r2
 80042ce:	4210      	tst	r0, r2
 80042d0:	d1f6      	bne.n	80042c0 <_strtoul_l.isra.0+0x14>
 80042d2:	2d2d      	cmp	r5, #45	@ 0x2d
 80042d4:	d112      	bne.n	80042fc <_strtoul_l.isra.0+0x50>
 80042d6:	7825      	ldrb	r5, [r4, #0]
 80042d8:	1c9c      	adds	r4, r3, #2
 80042da:	2301      	movs	r3, #1
 80042dc:	9302      	str	r3, [sp, #8]
 80042de:	2210      	movs	r2, #16
 80042e0:	0033      	movs	r3, r6
 80042e2:	4393      	bics	r3, r2
 80042e4:	d116      	bne.n	8004314 <_strtoul_l.isra.0+0x68>
 80042e6:	2d30      	cmp	r5, #48	@ 0x30
 80042e8:	d10e      	bne.n	8004308 <_strtoul_l.isra.0+0x5c>
 80042ea:	2120      	movs	r1, #32
 80042ec:	7823      	ldrb	r3, [r4, #0]
 80042ee:	438b      	bics	r3, r1
 80042f0:	2b58      	cmp	r3, #88	@ 0x58
 80042f2:	d109      	bne.n	8004308 <_strtoul_l.isra.0+0x5c>
 80042f4:	7865      	ldrb	r5, [r4, #1]
 80042f6:	3402      	adds	r4, #2
 80042f8:	2610      	movs	r6, #16
 80042fa:	e00b      	b.n	8004314 <_strtoul_l.isra.0+0x68>
 80042fc:	9102      	str	r1, [sp, #8]
 80042fe:	2d2b      	cmp	r5, #43	@ 0x2b
 8004300:	d1ed      	bne.n	80042de <_strtoul_l.isra.0+0x32>
 8004302:	7825      	ldrb	r5, [r4, #0]
 8004304:	1c9c      	adds	r4, r3, #2
 8004306:	e7ea      	b.n	80042de <_strtoul_l.isra.0+0x32>
 8004308:	2e00      	cmp	r6, #0
 800430a:	d1f5      	bne.n	80042f8 <_strtoul_l.isra.0+0x4c>
 800430c:	360a      	adds	r6, #10
 800430e:	2d30      	cmp	r5, #48	@ 0x30
 8004310:	d100      	bne.n	8004314 <_strtoul_l.isra.0+0x68>
 8004312:	3e02      	subs	r6, #2
 8004314:	2001      	movs	r0, #1
 8004316:	0031      	movs	r1, r6
 8004318:	4240      	negs	r0, r0
 800431a:	f7fb ff17 	bl	800014c <__udivsi3>
 800431e:	9001      	str	r0, [sp, #4]
 8004320:	2001      	movs	r0, #1
 8004322:	0031      	movs	r1, r6
 8004324:	4240      	negs	r0, r0
 8004326:	f7fb ff97 	bl	8000258 <__aeabi_uidivmod>
 800432a:	2300      	movs	r3, #0
 800432c:	2201      	movs	r2, #1
 800432e:	0018      	movs	r0, r3
 8004330:	4694      	mov	ip, r2
 8004332:	002a      	movs	r2, r5
 8004334:	3a30      	subs	r2, #48	@ 0x30
 8004336:	2a09      	cmp	r2, #9
 8004338:	d812      	bhi.n	8004360 <_strtoul_l.isra.0+0xb4>
 800433a:	0015      	movs	r5, r2
 800433c:	42ae      	cmp	r6, r5
 800433e:	dd1e      	ble.n	800437e <_strtoul_l.isra.0+0xd2>
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	d00a      	beq.n	800435a <_strtoul_l.isra.0+0xae>
 8004344:	2301      	movs	r3, #1
 8004346:	9a01      	ldr	r2, [sp, #4]
 8004348:	425b      	negs	r3, r3
 800434a:	4282      	cmp	r2, r0
 800434c:	d305      	bcc.n	800435a <_strtoul_l.isra.0+0xae>
 800434e:	d101      	bne.n	8004354 <_strtoul_l.isra.0+0xa8>
 8004350:	42a9      	cmp	r1, r5
 8004352:	db11      	blt.n	8004378 <_strtoul_l.isra.0+0xcc>
 8004354:	4663      	mov	r3, ip
 8004356:	4370      	muls	r0, r6
 8004358:	1828      	adds	r0, r5, r0
 800435a:	7825      	ldrb	r5, [r4, #0]
 800435c:	3401      	adds	r4, #1
 800435e:	e7e8      	b.n	8004332 <_strtoul_l.isra.0+0x86>
 8004360:	002a      	movs	r2, r5
 8004362:	3a41      	subs	r2, #65	@ 0x41
 8004364:	2a19      	cmp	r2, #25
 8004366:	d801      	bhi.n	800436c <_strtoul_l.isra.0+0xc0>
 8004368:	3d37      	subs	r5, #55	@ 0x37
 800436a:	e7e7      	b.n	800433c <_strtoul_l.isra.0+0x90>
 800436c:	002a      	movs	r2, r5
 800436e:	3a61      	subs	r2, #97	@ 0x61
 8004370:	2a19      	cmp	r2, #25
 8004372:	d804      	bhi.n	800437e <_strtoul_l.isra.0+0xd2>
 8004374:	3d57      	subs	r5, #87	@ 0x57
 8004376:	e7e1      	b.n	800433c <_strtoul_l.isra.0+0x90>
 8004378:	2301      	movs	r3, #1
 800437a:	425b      	negs	r3, r3
 800437c:	e7ed      	b.n	800435a <_strtoul_l.isra.0+0xae>
 800437e:	1c5a      	adds	r2, r3, #1
 8004380:	d107      	bne.n	8004392 <_strtoul_l.isra.0+0xe6>
 8004382:	2222      	movs	r2, #34	@ 0x22
 8004384:	9903      	ldr	r1, [sp, #12]
 8004386:	0018      	movs	r0, r3
 8004388:	600a      	str	r2, [r1, #0]
 800438a:	2f00      	cmp	r7, #0
 800438c:	d109      	bne.n	80043a2 <_strtoul_l.isra.0+0xf6>
 800438e:	b005      	add	sp, #20
 8004390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004392:	9a02      	ldr	r2, [sp, #8]
 8004394:	2a00      	cmp	r2, #0
 8004396:	d000      	beq.n	800439a <_strtoul_l.isra.0+0xee>
 8004398:	4240      	negs	r0, r0
 800439a:	2f00      	cmp	r7, #0
 800439c:	d0f7      	beq.n	800438e <_strtoul_l.isra.0+0xe2>
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <_strtoul_l.isra.0+0xfa>
 80043a2:	1e63      	subs	r3, r4, #1
 80043a4:	9300      	str	r3, [sp, #0]
 80043a6:	9b00      	ldr	r3, [sp, #0]
 80043a8:	603b      	str	r3, [r7, #0]
 80043aa:	e7f0      	b.n	800438e <_strtoul_l.isra.0+0xe2>
 80043ac:	08005191 	.word	0x08005191

080043b0 <strtoul>:
 80043b0:	b510      	push	{r4, lr}
 80043b2:	4c04      	ldr	r4, [pc, #16]	@ (80043c4 <strtoul+0x14>)
 80043b4:	0013      	movs	r3, r2
 80043b6:	000a      	movs	r2, r1
 80043b8:	0001      	movs	r1, r0
 80043ba:	6820      	ldr	r0, [r4, #0]
 80043bc:	f7ff ff76 	bl	80042ac <_strtoul_l.isra.0>
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	46c0      	nop			@ (mov r8, r8)
 80043c4:	2000000c 	.word	0x2000000c

080043c8 <_strtoull_l.isra.0>:
 80043c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ca:	b08b      	sub	sp, #44	@ 0x2c
 80043cc:	9202      	str	r2, [sp, #8]
 80043ce:	001e      	movs	r6, r3
 80043d0:	000c      	movs	r4, r1
 80043d2:	2208      	movs	r2, #8
 80043d4:	4f4b      	ldr	r7, [pc, #300]	@ (8004504 <_strtoull_l.isra.0+0x13c>)
 80043d6:	9008      	str	r0, [sp, #32]
 80043d8:	9101      	str	r1, [sp, #4]
 80043da:	0023      	movs	r3, r4
 80043dc:	781d      	ldrb	r5, [r3, #0]
 80043de:	3401      	adds	r4, #1
 80043e0:	5d78      	ldrb	r0, [r7, r5]
 80043e2:	0001      	movs	r1, r0
 80043e4:	4011      	ands	r1, r2
 80043e6:	4210      	tst	r0, r2
 80043e8:	d1f7      	bne.n	80043da <_strtoull_l.isra.0+0x12>
 80043ea:	2d2d      	cmp	r5, #45	@ 0x2d
 80043ec:	d112      	bne.n	8004414 <_strtoull_l.isra.0+0x4c>
 80043ee:	7825      	ldrb	r5, [r4, #0]
 80043f0:	1c9c      	adds	r4, r3, #2
 80043f2:	2301      	movs	r3, #1
 80043f4:	9303      	str	r3, [sp, #12]
 80043f6:	2210      	movs	r2, #16
 80043f8:	0033      	movs	r3, r6
 80043fa:	4393      	bics	r3, r2
 80043fc:	d116      	bne.n	800442c <_strtoull_l.isra.0+0x64>
 80043fe:	2d30      	cmp	r5, #48	@ 0x30
 8004400:	d10e      	bne.n	8004420 <_strtoull_l.isra.0+0x58>
 8004402:	2120      	movs	r1, #32
 8004404:	7823      	ldrb	r3, [r4, #0]
 8004406:	438b      	bics	r3, r1
 8004408:	2b58      	cmp	r3, #88	@ 0x58
 800440a:	d109      	bne.n	8004420 <_strtoull_l.isra.0+0x58>
 800440c:	7865      	ldrb	r5, [r4, #1]
 800440e:	3402      	adds	r4, #2
 8004410:	2610      	movs	r6, #16
 8004412:	e00b      	b.n	800442c <_strtoull_l.isra.0+0x64>
 8004414:	9103      	str	r1, [sp, #12]
 8004416:	2d2b      	cmp	r5, #43	@ 0x2b
 8004418:	d1ed      	bne.n	80043f6 <_strtoull_l.isra.0+0x2e>
 800441a:	7825      	ldrb	r5, [r4, #0]
 800441c:	1c9c      	adds	r4, r3, #2
 800441e:	e7ea      	b.n	80043f6 <_strtoull_l.isra.0+0x2e>
 8004420:	2e00      	cmp	r6, #0
 8004422:	d1f5      	bne.n	8004410 <_strtoull_l.isra.0+0x48>
 8004424:	360a      	adds	r6, #10
 8004426:	2d30      	cmp	r5, #48	@ 0x30
 8004428:	d100      	bne.n	800442c <_strtoull_l.isra.0+0x64>
 800442a:	3e02      	subs	r6, #2
 800442c:	17f3      	asrs	r3, r6, #31
 800442e:	0032      	movs	r2, r6
 8004430:	2001      	movs	r0, #1
 8004432:	4240      	negs	r0, r0
 8004434:	17c1      	asrs	r1, r0, #31
 8004436:	9309      	str	r3, [sp, #36]	@ 0x24
 8004438:	f7fb ff2c 	bl	8000294 <__aeabi_uldivmod>
 800443c:	0032      	movs	r2, r6
 800443e:	9006      	str	r0, [sp, #24]
 8004440:	000f      	movs	r7, r1
 8004442:	17f3      	asrs	r3, r6, #31
 8004444:	2001      	movs	r0, #1
 8004446:	4240      	negs	r0, r0
 8004448:	17c1      	asrs	r1, r0, #31
 800444a:	f7fb ff23 	bl	8000294 <__aeabi_uldivmod>
 800444e:	2300      	movs	r3, #0
 8004450:	2000      	movs	r0, #0
 8004452:	2100      	movs	r1, #0
 8004454:	9207      	str	r2, [sp, #28]
 8004456:	002a      	movs	r2, r5
 8004458:	3a30      	subs	r2, #48	@ 0x30
 800445a:	2a09      	cmp	r2, #9
 800445c:	d823      	bhi.n	80044a6 <_strtoull_l.isra.0+0xde>
 800445e:	0015      	movs	r5, r2
 8004460:	42ae      	cmp	r6, r5
 8004462:	dd2f      	ble.n	80044c4 <_strtoull_l.isra.0+0xfc>
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	d01b      	beq.n	80044a0 <_strtoull_l.isra.0+0xd8>
 8004468:	42b9      	cmp	r1, r7
 800446a:	d828      	bhi.n	80044be <_strtoull_l.isra.0+0xf6>
 800446c:	d102      	bne.n	8004474 <_strtoull_l.isra.0+0xac>
 800446e:	9b06      	ldr	r3, [sp, #24]
 8004470:	4298      	cmp	r0, r3
 8004472:	d824      	bhi.n	80044be <_strtoull_l.isra.0+0xf6>
 8004474:	9b06      	ldr	r3, [sp, #24]
 8004476:	4283      	cmp	r3, r0
 8004478:	d104      	bne.n	8004484 <_strtoull_l.isra.0+0xbc>
 800447a:	428f      	cmp	r7, r1
 800447c:	d102      	bne.n	8004484 <_strtoull_l.isra.0+0xbc>
 800447e:	9b07      	ldr	r3, [sp, #28]
 8004480:	42ab      	cmp	r3, r5
 8004482:	db1c      	blt.n	80044be <_strtoull_l.isra.0+0xf6>
 8004484:	0002      	movs	r2, r0
 8004486:	000b      	movs	r3, r1
 8004488:	0030      	movs	r0, r6
 800448a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800448c:	f7fb ff22 	bl	80002d4 <__aeabi_lmul>
 8004490:	17eb      	asrs	r3, r5, #31
 8004492:	9504      	str	r5, [sp, #16]
 8004494:	9305      	str	r3, [sp, #20]
 8004496:	9a04      	ldr	r2, [sp, #16]
 8004498:	9b05      	ldr	r3, [sp, #20]
 800449a:	1880      	adds	r0, r0, r2
 800449c:	4159      	adcs	r1, r3
 800449e:	2301      	movs	r3, #1
 80044a0:	7825      	ldrb	r5, [r4, #0]
 80044a2:	3401      	adds	r4, #1
 80044a4:	e7d7      	b.n	8004456 <_strtoull_l.isra.0+0x8e>
 80044a6:	002a      	movs	r2, r5
 80044a8:	3a41      	subs	r2, #65	@ 0x41
 80044aa:	2a19      	cmp	r2, #25
 80044ac:	d801      	bhi.n	80044b2 <_strtoull_l.isra.0+0xea>
 80044ae:	3d37      	subs	r5, #55	@ 0x37
 80044b0:	e7d6      	b.n	8004460 <_strtoull_l.isra.0+0x98>
 80044b2:	002a      	movs	r2, r5
 80044b4:	3a61      	subs	r2, #97	@ 0x61
 80044b6:	2a19      	cmp	r2, #25
 80044b8:	d804      	bhi.n	80044c4 <_strtoull_l.isra.0+0xfc>
 80044ba:	3d57      	subs	r5, #87	@ 0x57
 80044bc:	e7d0      	b.n	8004460 <_strtoull_l.isra.0+0x98>
 80044be:	2301      	movs	r3, #1
 80044c0:	425b      	negs	r3, r3
 80044c2:	e7ed      	b.n	80044a0 <_strtoull_l.isra.0+0xd8>
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	d10a      	bne.n	80044de <_strtoull_l.isra.0+0x116>
 80044c8:	9a08      	ldr	r2, [sp, #32]
 80044ca:	3323      	adds	r3, #35	@ 0x23
 80044cc:	6013      	str	r3, [r2, #0]
 80044ce:	9b02      	ldr	r3, [sp, #8]
 80044d0:	2001      	movs	r0, #1
 80044d2:	4240      	negs	r0, r0
 80044d4:	17c1      	asrs	r1, r0, #31
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d10e      	bne.n	80044f8 <_strtoull_l.isra.0+0x130>
 80044da:	b00b      	add	sp, #44	@ 0x2c
 80044dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044de:	9a03      	ldr	r2, [sp, #12]
 80044e0:	2a00      	cmp	r2, #0
 80044e2:	d004      	beq.n	80044ee <_strtoull_l.isra.0+0x126>
 80044e4:	0005      	movs	r5, r0
 80044e6:	000e      	movs	r6, r1
 80044e8:	2100      	movs	r1, #0
 80044ea:	4268      	negs	r0, r5
 80044ec:	41b1      	sbcs	r1, r6
 80044ee:	9a02      	ldr	r2, [sp, #8]
 80044f0:	2a00      	cmp	r2, #0
 80044f2:	d0f2      	beq.n	80044da <_strtoull_l.isra.0+0x112>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <_strtoull_l.isra.0+0x134>
 80044f8:	1e63      	subs	r3, r4, #1
 80044fa:	9301      	str	r3, [sp, #4]
 80044fc:	9b02      	ldr	r3, [sp, #8]
 80044fe:	9a01      	ldr	r2, [sp, #4]
 8004500:	601a      	str	r2, [r3, #0]
 8004502:	e7ea      	b.n	80044da <_strtoull_l.isra.0+0x112>
 8004504:	08005191 	.word	0x08005191

08004508 <strtoull>:
 8004508:	b510      	push	{r4, lr}
 800450a:	4c04      	ldr	r4, [pc, #16]	@ (800451c <strtoull+0x14>)
 800450c:	0013      	movs	r3, r2
 800450e:	000a      	movs	r2, r1
 8004510:	0001      	movs	r1, r0
 8004512:	6820      	ldr	r0, [r4, #0]
 8004514:	f7ff ff58 	bl	80043c8 <_strtoull_l.isra.0>
 8004518:	bd10      	pop	{r4, pc}
 800451a:	46c0      	nop			@ (mov r8, r8)
 800451c:	2000000c 	.word	0x2000000c

08004520 <sniprintf>:
 8004520:	b40c      	push	{r2, r3}
 8004522:	b530      	push	{r4, r5, lr}
 8004524:	4b18      	ldr	r3, [pc, #96]	@ (8004588 <sniprintf+0x68>)
 8004526:	000c      	movs	r4, r1
 8004528:	681d      	ldr	r5, [r3, #0]
 800452a:	b09d      	sub	sp, #116	@ 0x74
 800452c:	2900      	cmp	r1, #0
 800452e:	da08      	bge.n	8004542 <sniprintf+0x22>
 8004530:	238b      	movs	r3, #139	@ 0x8b
 8004532:	2001      	movs	r0, #1
 8004534:	602b      	str	r3, [r5, #0]
 8004536:	4240      	negs	r0, r0
 8004538:	b01d      	add	sp, #116	@ 0x74
 800453a:	bc30      	pop	{r4, r5}
 800453c:	bc08      	pop	{r3}
 800453e:	b002      	add	sp, #8
 8004540:	4718      	bx	r3
 8004542:	2382      	movs	r3, #130	@ 0x82
 8004544:	466a      	mov	r2, sp
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	8293      	strh	r3, [r2, #20]
 800454a:	2300      	movs	r3, #0
 800454c:	9002      	str	r0, [sp, #8]
 800454e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004550:	9006      	str	r0, [sp, #24]
 8004552:	4299      	cmp	r1, r3
 8004554:	d000      	beq.n	8004558 <sniprintf+0x38>
 8004556:	1e4b      	subs	r3, r1, #1
 8004558:	9304      	str	r3, [sp, #16]
 800455a:	9307      	str	r3, [sp, #28]
 800455c:	2301      	movs	r3, #1
 800455e:	466a      	mov	r2, sp
 8004560:	425b      	negs	r3, r3
 8004562:	82d3      	strh	r3, [r2, #22]
 8004564:	0028      	movs	r0, r5
 8004566:	ab21      	add	r3, sp, #132	@ 0x84
 8004568:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800456a:	a902      	add	r1, sp, #8
 800456c:	9301      	str	r3, [sp, #4]
 800456e:	f000 fa21 	bl	80049b4 <_svfiprintf_r>
 8004572:	1c43      	adds	r3, r0, #1
 8004574:	da01      	bge.n	800457a <sniprintf+0x5a>
 8004576:	238b      	movs	r3, #139	@ 0x8b
 8004578:	602b      	str	r3, [r5, #0]
 800457a:	2c00      	cmp	r4, #0
 800457c:	d0dc      	beq.n	8004538 <sniprintf+0x18>
 800457e:	2200      	movs	r2, #0
 8004580:	9b02      	ldr	r3, [sp, #8]
 8004582:	701a      	strb	r2, [r3, #0]
 8004584:	e7d8      	b.n	8004538 <sniprintf+0x18>
 8004586:	46c0      	nop			@ (mov r8, r8)
 8004588:	2000000c 	.word	0x2000000c

0800458c <_vsniprintf_r>:
 800458c:	b530      	push	{r4, r5, lr}
 800458e:	0005      	movs	r5, r0
 8004590:	0014      	movs	r4, r2
 8004592:	0008      	movs	r0, r1
 8004594:	001a      	movs	r2, r3
 8004596:	b09b      	sub	sp, #108	@ 0x6c
 8004598:	2c00      	cmp	r4, #0
 800459a:	da05      	bge.n	80045a8 <_vsniprintf_r+0x1c>
 800459c:	238b      	movs	r3, #139	@ 0x8b
 800459e:	2001      	movs	r0, #1
 80045a0:	602b      	str	r3, [r5, #0]
 80045a2:	4240      	negs	r0, r0
 80045a4:	b01b      	add	sp, #108	@ 0x6c
 80045a6:	bd30      	pop	{r4, r5, pc}
 80045a8:	2382      	movs	r3, #130	@ 0x82
 80045aa:	4669      	mov	r1, sp
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	818b      	strh	r3, [r1, #12]
 80045b0:	2100      	movs	r1, #0
 80045b2:	9000      	str	r0, [sp, #0]
 80045b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80045b6:	9004      	str	r0, [sp, #16]
 80045b8:	428c      	cmp	r4, r1
 80045ba:	d000      	beq.n	80045be <_vsniprintf_r+0x32>
 80045bc:	1e61      	subs	r1, r4, #1
 80045be:	2301      	movs	r3, #1
 80045c0:	9102      	str	r1, [sp, #8]
 80045c2:	9105      	str	r1, [sp, #20]
 80045c4:	4669      	mov	r1, sp
 80045c6:	425b      	negs	r3, r3
 80045c8:	81cb      	strh	r3, [r1, #14]
 80045ca:	0028      	movs	r0, r5
 80045cc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80045ce:	f000 f9f1 	bl	80049b4 <_svfiprintf_r>
 80045d2:	1c43      	adds	r3, r0, #1
 80045d4:	da01      	bge.n	80045da <_vsniprintf_r+0x4e>
 80045d6:	238b      	movs	r3, #139	@ 0x8b
 80045d8:	602b      	str	r3, [r5, #0]
 80045da:	2c00      	cmp	r4, #0
 80045dc:	d0e2      	beq.n	80045a4 <_vsniprintf_r+0x18>
 80045de:	2200      	movs	r2, #0
 80045e0:	9b00      	ldr	r3, [sp, #0]
 80045e2:	701a      	strb	r2, [r3, #0]
 80045e4:	e7de      	b.n	80045a4 <_vsniprintf_r+0x18>
	...

080045e8 <vsniprintf>:
 80045e8:	b513      	push	{r0, r1, r4, lr}
 80045ea:	4c04      	ldr	r4, [pc, #16]	@ (80045fc <vsniprintf+0x14>)
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	0013      	movs	r3, r2
 80045f0:	000a      	movs	r2, r1
 80045f2:	0001      	movs	r1, r0
 80045f4:	6820      	ldr	r0, [r4, #0]
 80045f6:	f7ff ffc9 	bl	800458c <_vsniprintf_r>
 80045fa:	bd16      	pop	{r1, r2, r4, pc}
 80045fc:	2000000c 	.word	0x2000000c

08004600 <memmove>:
 8004600:	b510      	push	{r4, lr}
 8004602:	4288      	cmp	r0, r1
 8004604:	d902      	bls.n	800460c <memmove+0xc>
 8004606:	188b      	adds	r3, r1, r2
 8004608:	4298      	cmp	r0, r3
 800460a:	d308      	bcc.n	800461e <memmove+0x1e>
 800460c:	2300      	movs	r3, #0
 800460e:	429a      	cmp	r2, r3
 8004610:	d007      	beq.n	8004622 <memmove+0x22>
 8004612:	5ccc      	ldrb	r4, [r1, r3]
 8004614:	54c4      	strb	r4, [r0, r3]
 8004616:	3301      	adds	r3, #1
 8004618:	e7f9      	b.n	800460e <memmove+0xe>
 800461a:	5c8b      	ldrb	r3, [r1, r2]
 800461c:	5483      	strb	r3, [r0, r2]
 800461e:	3a01      	subs	r2, #1
 8004620:	d2fb      	bcs.n	800461a <memmove+0x1a>
 8004622:	bd10      	pop	{r4, pc}

08004624 <memset>:
 8004624:	0003      	movs	r3, r0
 8004626:	1882      	adds	r2, r0, r2
 8004628:	4293      	cmp	r3, r2
 800462a:	d100      	bne.n	800462e <memset+0xa>
 800462c:	4770      	bx	lr
 800462e:	7019      	strb	r1, [r3, #0]
 8004630:	3301      	adds	r3, #1
 8004632:	e7f9      	b.n	8004628 <memset+0x4>

08004634 <strchr>:
 8004634:	b2c9      	uxtb	r1, r1
 8004636:	7803      	ldrb	r3, [r0, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <strchr+0x12>
 800463c:	428b      	cmp	r3, r1
 800463e:	d100      	bne.n	8004642 <strchr+0xe>
 8004640:	4770      	bx	lr
 8004642:	3001      	adds	r0, #1
 8004644:	e7f7      	b.n	8004636 <strchr+0x2>
 8004646:	424b      	negs	r3, r1
 8004648:	4159      	adcs	r1, r3
 800464a:	4249      	negs	r1, r1
 800464c:	4008      	ands	r0, r1
 800464e:	e7f7      	b.n	8004640 <strchr+0xc>

08004650 <strncpy>:
 8004650:	0003      	movs	r3, r0
 8004652:	b530      	push	{r4, r5, lr}
 8004654:	001d      	movs	r5, r3
 8004656:	2a00      	cmp	r2, #0
 8004658:	d006      	beq.n	8004668 <strncpy+0x18>
 800465a:	780c      	ldrb	r4, [r1, #0]
 800465c:	3a01      	subs	r2, #1
 800465e:	3301      	adds	r3, #1
 8004660:	702c      	strb	r4, [r5, #0]
 8004662:	3101      	adds	r1, #1
 8004664:	2c00      	cmp	r4, #0
 8004666:	d1f5      	bne.n	8004654 <strncpy+0x4>
 8004668:	2100      	movs	r1, #0
 800466a:	189a      	adds	r2, r3, r2
 800466c:	4293      	cmp	r3, r2
 800466e:	d100      	bne.n	8004672 <strncpy+0x22>
 8004670:	bd30      	pop	{r4, r5, pc}
 8004672:	7019      	strb	r1, [r3, #0]
 8004674:	3301      	adds	r3, #1
 8004676:	e7f9      	b.n	800466c <strncpy+0x1c>

08004678 <strnlen>:
 8004678:	0003      	movs	r3, r0
 800467a:	1841      	adds	r1, r0, r1
 800467c:	428b      	cmp	r3, r1
 800467e:	d002      	beq.n	8004686 <strnlen+0xe>
 8004680:	781a      	ldrb	r2, [r3, #0]
 8004682:	2a00      	cmp	r2, #0
 8004684:	d101      	bne.n	800468a <strnlen+0x12>
 8004686:	1a18      	subs	r0, r3, r0
 8004688:	4770      	bx	lr
 800468a:	3301      	adds	r3, #1
 800468c:	e7f6      	b.n	800467c <strnlen+0x4>
	...

08004690 <__errno>:
 8004690:	4b01      	ldr	r3, [pc, #4]	@ (8004698 <__errno+0x8>)
 8004692:	6818      	ldr	r0, [r3, #0]
 8004694:	4770      	bx	lr
 8004696:	46c0      	nop			@ (mov r8, r8)
 8004698:	2000000c 	.word	0x2000000c

0800469c <__libc_init_array>:
 800469c:	b570      	push	{r4, r5, r6, lr}
 800469e:	2600      	movs	r6, #0
 80046a0:	4c0c      	ldr	r4, [pc, #48]	@ (80046d4 <__libc_init_array+0x38>)
 80046a2:	4d0d      	ldr	r5, [pc, #52]	@ (80046d8 <__libc_init_array+0x3c>)
 80046a4:	1b64      	subs	r4, r4, r5
 80046a6:	10a4      	asrs	r4, r4, #2
 80046a8:	42a6      	cmp	r6, r4
 80046aa:	d109      	bne.n	80046c0 <__libc_init_array+0x24>
 80046ac:	2600      	movs	r6, #0
 80046ae:	f000 fc51 	bl	8004f54 <_init>
 80046b2:	4c0a      	ldr	r4, [pc, #40]	@ (80046dc <__libc_init_array+0x40>)
 80046b4:	4d0a      	ldr	r5, [pc, #40]	@ (80046e0 <__libc_init_array+0x44>)
 80046b6:	1b64      	subs	r4, r4, r5
 80046b8:	10a4      	asrs	r4, r4, #2
 80046ba:	42a6      	cmp	r6, r4
 80046bc:	d105      	bne.n	80046ca <__libc_init_array+0x2e>
 80046be:	bd70      	pop	{r4, r5, r6, pc}
 80046c0:	00b3      	lsls	r3, r6, #2
 80046c2:	58eb      	ldr	r3, [r5, r3]
 80046c4:	4798      	blx	r3
 80046c6:	3601      	adds	r6, #1
 80046c8:	e7ee      	b.n	80046a8 <__libc_init_array+0xc>
 80046ca:	00b3      	lsls	r3, r6, #2
 80046cc:	58eb      	ldr	r3, [r5, r3]
 80046ce:	4798      	blx	r3
 80046d0:	3601      	adds	r6, #1
 80046d2:	e7f2      	b.n	80046ba <__libc_init_array+0x1e>
 80046d4:	0800529c 	.word	0x0800529c
 80046d8:	0800529c 	.word	0x0800529c
 80046dc:	080052a0 	.word	0x080052a0
 80046e0:	0800529c 	.word	0x0800529c

080046e4 <__retarget_lock_acquire_recursive>:
 80046e4:	4770      	bx	lr

080046e6 <__retarget_lock_release_recursive>:
 80046e6:	4770      	bx	lr

080046e8 <memcpy>:
 80046e8:	2300      	movs	r3, #0
 80046ea:	b510      	push	{r4, lr}
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d100      	bne.n	80046f2 <memcpy+0xa>
 80046f0:	bd10      	pop	{r4, pc}
 80046f2:	5ccc      	ldrb	r4, [r1, r3]
 80046f4:	54c4      	strb	r4, [r0, r3]
 80046f6:	3301      	adds	r3, #1
 80046f8:	e7f8      	b.n	80046ec <memcpy+0x4>
	...

080046fc <_free_r>:
 80046fc:	b570      	push	{r4, r5, r6, lr}
 80046fe:	0005      	movs	r5, r0
 8004700:	1e0c      	subs	r4, r1, #0
 8004702:	d010      	beq.n	8004726 <_free_r+0x2a>
 8004704:	3c04      	subs	r4, #4
 8004706:	6823      	ldr	r3, [r4, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	da00      	bge.n	800470e <_free_r+0x12>
 800470c:	18e4      	adds	r4, r4, r3
 800470e:	0028      	movs	r0, r5
 8004710:	f000 f8e0 	bl	80048d4 <__malloc_lock>
 8004714:	4a1d      	ldr	r2, [pc, #116]	@ (800478c <_free_r+0x90>)
 8004716:	6813      	ldr	r3, [r2, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d105      	bne.n	8004728 <_free_r+0x2c>
 800471c:	6063      	str	r3, [r4, #4]
 800471e:	6014      	str	r4, [r2, #0]
 8004720:	0028      	movs	r0, r5
 8004722:	f000 f8df 	bl	80048e4 <__malloc_unlock>
 8004726:	bd70      	pop	{r4, r5, r6, pc}
 8004728:	42a3      	cmp	r3, r4
 800472a:	d908      	bls.n	800473e <_free_r+0x42>
 800472c:	6820      	ldr	r0, [r4, #0]
 800472e:	1821      	adds	r1, r4, r0
 8004730:	428b      	cmp	r3, r1
 8004732:	d1f3      	bne.n	800471c <_free_r+0x20>
 8004734:	6819      	ldr	r1, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	1809      	adds	r1, r1, r0
 800473a:	6021      	str	r1, [r4, #0]
 800473c:	e7ee      	b.n	800471c <_free_r+0x20>
 800473e:	001a      	movs	r2, r3
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <_free_r+0x4e>
 8004746:	42a3      	cmp	r3, r4
 8004748:	d9f9      	bls.n	800473e <_free_r+0x42>
 800474a:	6811      	ldr	r1, [r2, #0]
 800474c:	1850      	adds	r0, r2, r1
 800474e:	42a0      	cmp	r0, r4
 8004750:	d10b      	bne.n	800476a <_free_r+0x6e>
 8004752:	6820      	ldr	r0, [r4, #0]
 8004754:	1809      	adds	r1, r1, r0
 8004756:	1850      	adds	r0, r2, r1
 8004758:	6011      	str	r1, [r2, #0]
 800475a:	4283      	cmp	r3, r0
 800475c:	d1e0      	bne.n	8004720 <_free_r+0x24>
 800475e:	6818      	ldr	r0, [r3, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	1841      	adds	r1, r0, r1
 8004764:	6011      	str	r1, [r2, #0]
 8004766:	6053      	str	r3, [r2, #4]
 8004768:	e7da      	b.n	8004720 <_free_r+0x24>
 800476a:	42a0      	cmp	r0, r4
 800476c:	d902      	bls.n	8004774 <_free_r+0x78>
 800476e:	230c      	movs	r3, #12
 8004770:	602b      	str	r3, [r5, #0]
 8004772:	e7d5      	b.n	8004720 <_free_r+0x24>
 8004774:	6820      	ldr	r0, [r4, #0]
 8004776:	1821      	adds	r1, r4, r0
 8004778:	428b      	cmp	r3, r1
 800477a:	d103      	bne.n	8004784 <_free_r+0x88>
 800477c:	6819      	ldr	r1, [r3, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	1809      	adds	r1, r1, r0
 8004782:	6021      	str	r1, [r4, #0]
 8004784:	6063      	str	r3, [r4, #4]
 8004786:	6054      	str	r4, [r2, #4]
 8004788:	e7ca      	b.n	8004720 <_free_r+0x24>
 800478a:	46c0      	nop			@ (mov r8, r8)
 800478c:	20000564 	.word	0x20000564

08004790 <sbrk_aligned>:
 8004790:	b570      	push	{r4, r5, r6, lr}
 8004792:	4e0f      	ldr	r6, [pc, #60]	@ (80047d0 <sbrk_aligned+0x40>)
 8004794:	000d      	movs	r5, r1
 8004796:	6831      	ldr	r1, [r6, #0]
 8004798:	0004      	movs	r4, r0
 800479a:	2900      	cmp	r1, #0
 800479c:	d102      	bne.n	80047a4 <sbrk_aligned+0x14>
 800479e:	f000 fb83 	bl	8004ea8 <_sbrk_r>
 80047a2:	6030      	str	r0, [r6, #0]
 80047a4:	0029      	movs	r1, r5
 80047a6:	0020      	movs	r0, r4
 80047a8:	f000 fb7e 	bl	8004ea8 <_sbrk_r>
 80047ac:	1c43      	adds	r3, r0, #1
 80047ae:	d103      	bne.n	80047b8 <sbrk_aligned+0x28>
 80047b0:	2501      	movs	r5, #1
 80047b2:	426d      	negs	r5, r5
 80047b4:	0028      	movs	r0, r5
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	2303      	movs	r3, #3
 80047ba:	1cc5      	adds	r5, r0, #3
 80047bc:	439d      	bics	r5, r3
 80047be:	42a8      	cmp	r0, r5
 80047c0:	d0f8      	beq.n	80047b4 <sbrk_aligned+0x24>
 80047c2:	1a29      	subs	r1, r5, r0
 80047c4:	0020      	movs	r0, r4
 80047c6:	f000 fb6f 	bl	8004ea8 <_sbrk_r>
 80047ca:	3001      	adds	r0, #1
 80047cc:	d1f2      	bne.n	80047b4 <sbrk_aligned+0x24>
 80047ce:	e7ef      	b.n	80047b0 <sbrk_aligned+0x20>
 80047d0:	20000560 	.word	0x20000560

080047d4 <_malloc_r>:
 80047d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d6:	2203      	movs	r2, #3
 80047d8:	1ccb      	adds	r3, r1, #3
 80047da:	4393      	bics	r3, r2
 80047dc:	3308      	adds	r3, #8
 80047de:	0005      	movs	r5, r0
 80047e0:	001f      	movs	r7, r3
 80047e2:	2b0c      	cmp	r3, #12
 80047e4:	d234      	bcs.n	8004850 <_malloc_r+0x7c>
 80047e6:	270c      	movs	r7, #12
 80047e8:	42b9      	cmp	r1, r7
 80047ea:	d833      	bhi.n	8004854 <_malloc_r+0x80>
 80047ec:	0028      	movs	r0, r5
 80047ee:	f000 f871 	bl	80048d4 <__malloc_lock>
 80047f2:	4e37      	ldr	r6, [pc, #220]	@ (80048d0 <_malloc_r+0xfc>)
 80047f4:	6833      	ldr	r3, [r6, #0]
 80047f6:	001c      	movs	r4, r3
 80047f8:	2c00      	cmp	r4, #0
 80047fa:	d12f      	bne.n	800485c <_malloc_r+0x88>
 80047fc:	0039      	movs	r1, r7
 80047fe:	0028      	movs	r0, r5
 8004800:	f7ff ffc6 	bl	8004790 <sbrk_aligned>
 8004804:	0004      	movs	r4, r0
 8004806:	1c43      	adds	r3, r0, #1
 8004808:	d15f      	bne.n	80048ca <_malloc_r+0xf6>
 800480a:	6834      	ldr	r4, [r6, #0]
 800480c:	9400      	str	r4, [sp, #0]
 800480e:	9b00      	ldr	r3, [sp, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d14a      	bne.n	80048aa <_malloc_r+0xd6>
 8004814:	2c00      	cmp	r4, #0
 8004816:	d052      	beq.n	80048be <_malloc_r+0xea>
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	0028      	movs	r0, r5
 800481c:	18e3      	adds	r3, r4, r3
 800481e:	9900      	ldr	r1, [sp, #0]
 8004820:	9301      	str	r3, [sp, #4]
 8004822:	f000 fb41 	bl	8004ea8 <_sbrk_r>
 8004826:	9b01      	ldr	r3, [sp, #4]
 8004828:	4283      	cmp	r3, r0
 800482a:	d148      	bne.n	80048be <_malloc_r+0xea>
 800482c:	6823      	ldr	r3, [r4, #0]
 800482e:	0028      	movs	r0, r5
 8004830:	1aff      	subs	r7, r7, r3
 8004832:	0039      	movs	r1, r7
 8004834:	f7ff ffac 	bl	8004790 <sbrk_aligned>
 8004838:	3001      	adds	r0, #1
 800483a:	d040      	beq.n	80048be <_malloc_r+0xea>
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	19db      	adds	r3, r3, r7
 8004840:	6023      	str	r3, [r4, #0]
 8004842:	6833      	ldr	r3, [r6, #0]
 8004844:	685a      	ldr	r2, [r3, #4]
 8004846:	2a00      	cmp	r2, #0
 8004848:	d133      	bne.n	80048b2 <_malloc_r+0xde>
 800484a:	9b00      	ldr	r3, [sp, #0]
 800484c:	6033      	str	r3, [r6, #0]
 800484e:	e019      	b.n	8004884 <_malloc_r+0xb0>
 8004850:	2b00      	cmp	r3, #0
 8004852:	dac9      	bge.n	80047e8 <_malloc_r+0x14>
 8004854:	230c      	movs	r3, #12
 8004856:	602b      	str	r3, [r5, #0]
 8004858:	2000      	movs	r0, #0
 800485a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800485c:	6821      	ldr	r1, [r4, #0]
 800485e:	1bc9      	subs	r1, r1, r7
 8004860:	d420      	bmi.n	80048a4 <_malloc_r+0xd0>
 8004862:	290b      	cmp	r1, #11
 8004864:	d90a      	bls.n	800487c <_malloc_r+0xa8>
 8004866:	19e2      	adds	r2, r4, r7
 8004868:	6027      	str	r7, [r4, #0]
 800486a:	42a3      	cmp	r3, r4
 800486c:	d104      	bne.n	8004878 <_malloc_r+0xa4>
 800486e:	6032      	str	r2, [r6, #0]
 8004870:	6863      	ldr	r3, [r4, #4]
 8004872:	6011      	str	r1, [r2, #0]
 8004874:	6053      	str	r3, [r2, #4]
 8004876:	e005      	b.n	8004884 <_malloc_r+0xb0>
 8004878:	605a      	str	r2, [r3, #4]
 800487a:	e7f9      	b.n	8004870 <_malloc_r+0x9c>
 800487c:	6862      	ldr	r2, [r4, #4]
 800487e:	42a3      	cmp	r3, r4
 8004880:	d10e      	bne.n	80048a0 <_malloc_r+0xcc>
 8004882:	6032      	str	r2, [r6, #0]
 8004884:	0028      	movs	r0, r5
 8004886:	f000 f82d 	bl	80048e4 <__malloc_unlock>
 800488a:	0020      	movs	r0, r4
 800488c:	2207      	movs	r2, #7
 800488e:	300b      	adds	r0, #11
 8004890:	1d23      	adds	r3, r4, #4
 8004892:	4390      	bics	r0, r2
 8004894:	1ac2      	subs	r2, r0, r3
 8004896:	4298      	cmp	r0, r3
 8004898:	d0df      	beq.n	800485a <_malloc_r+0x86>
 800489a:	1a1b      	subs	r3, r3, r0
 800489c:	50a3      	str	r3, [r4, r2]
 800489e:	e7dc      	b.n	800485a <_malloc_r+0x86>
 80048a0:	605a      	str	r2, [r3, #4]
 80048a2:	e7ef      	b.n	8004884 <_malloc_r+0xb0>
 80048a4:	0023      	movs	r3, r4
 80048a6:	6864      	ldr	r4, [r4, #4]
 80048a8:	e7a6      	b.n	80047f8 <_malloc_r+0x24>
 80048aa:	9c00      	ldr	r4, [sp, #0]
 80048ac:	6863      	ldr	r3, [r4, #4]
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	e7ad      	b.n	800480e <_malloc_r+0x3a>
 80048b2:	001a      	movs	r2, r3
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	42a3      	cmp	r3, r4
 80048b8:	d1fb      	bne.n	80048b2 <_malloc_r+0xde>
 80048ba:	2300      	movs	r3, #0
 80048bc:	e7da      	b.n	8004874 <_malloc_r+0xa0>
 80048be:	230c      	movs	r3, #12
 80048c0:	0028      	movs	r0, r5
 80048c2:	602b      	str	r3, [r5, #0]
 80048c4:	f000 f80e 	bl	80048e4 <__malloc_unlock>
 80048c8:	e7c6      	b.n	8004858 <_malloc_r+0x84>
 80048ca:	6007      	str	r7, [r0, #0]
 80048cc:	e7da      	b.n	8004884 <_malloc_r+0xb0>
 80048ce:	46c0      	nop			@ (mov r8, r8)
 80048d0:	20000564 	.word	0x20000564

080048d4 <__malloc_lock>:
 80048d4:	b510      	push	{r4, lr}
 80048d6:	4802      	ldr	r0, [pc, #8]	@ (80048e0 <__malloc_lock+0xc>)
 80048d8:	f7ff ff04 	bl	80046e4 <__retarget_lock_acquire_recursive>
 80048dc:	bd10      	pop	{r4, pc}
 80048de:	46c0      	nop			@ (mov r8, r8)
 80048e0:	2000055c 	.word	0x2000055c

080048e4 <__malloc_unlock>:
 80048e4:	b510      	push	{r4, lr}
 80048e6:	4802      	ldr	r0, [pc, #8]	@ (80048f0 <__malloc_unlock+0xc>)
 80048e8:	f7ff fefd 	bl	80046e6 <__retarget_lock_release_recursive>
 80048ec:	bd10      	pop	{r4, pc}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	2000055c 	.word	0x2000055c

080048f4 <__ssputs_r>:
 80048f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048f6:	688e      	ldr	r6, [r1, #8]
 80048f8:	b085      	sub	sp, #20
 80048fa:	001f      	movs	r7, r3
 80048fc:	000c      	movs	r4, r1
 80048fe:	680b      	ldr	r3, [r1, #0]
 8004900:	9002      	str	r0, [sp, #8]
 8004902:	9203      	str	r2, [sp, #12]
 8004904:	42be      	cmp	r6, r7
 8004906:	d830      	bhi.n	800496a <__ssputs_r+0x76>
 8004908:	210c      	movs	r1, #12
 800490a:	5e62      	ldrsh	r2, [r4, r1]
 800490c:	2190      	movs	r1, #144	@ 0x90
 800490e:	00c9      	lsls	r1, r1, #3
 8004910:	420a      	tst	r2, r1
 8004912:	d028      	beq.n	8004966 <__ssputs_r+0x72>
 8004914:	2003      	movs	r0, #3
 8004916:	6921      	ldr	r1, [r4, #16]
 8004918:	1a5b      	subs	r3, r3, r1
 800491a:	9301      	str	r3, [sp, #4]
 800491c:	6963      	ldr	r3, [r4, #20]
 800491e:	4343      	muls	r3, r0
 8004920:	9801      	ldr	r0, [sp, #4]
 8004922:	0fdd      	lsrs	r5, r3, #31
 8004924:	18ed      	adds	r5, r5, r3
 8004926:	1c7b      	adds	r3, r7, #1
 8004928:	181b      	adds	r3, r3, r0
 800492a:	106d      	asrs	r5, r5, #1
 800492c:	42ab      	cmp	r3, r5
 800492e:	d900      	bls.n	8004932 <__ssputs_r+0x3e>
 8004930:	001d      	movs	r5, r3
 8004932:	0552      	lsls	r2, r2, #21
 8004934:	d528      	bpl.n	8004988 <__ssputs_r+0x94>
 8004936:	0029      	movs	r1, r5
 8004938:	9802      	ldr	r0, [sp, #8]
 800493a:	f7ff ff4b 	bl	80047d4 <_malloc_r>
 800493e:	1e06      	subs	r6, r0, #0
 8004940:	d02c      	beq.n	800499c <__ssputs_r+0xa8>
 8004942:	9a01      	ldr	r2, [sp, #4]
 8004944:	6921      	ldr	r1, [r4, #16]
 8004946:	f7ff fecf 	bl	80046e8 <memcpy>
 800494a:	89a2      	ldrh	r2, [r4, #12]
 800494c:	4b18      	ldr	r3, [pc, #96]	@ (80049b0 <__ssputs_r+0xbc>)
 800494e:	401a      	ands	r2, r3
 8004950:	2380      	movs	r3, #128	@ 0x80
 8004952:	4313      	orrs	r3, r2
 8004954:	81a3      	strh	r3, [r4, #12]
 8004956:	9b01      	ldr	r3, [sp, #4]
 8004958:	6126      	str	r6, [r4, #16]
 800495a:	18f6      	adds	r6, r6, r3
 800495c:	6026      	str	r6, [r4, #0]
 800495e:	003e      	movs	r6, r7
 8004960:	6165      	str	r5, [r4, #20]
 8004962:	1aed      	subs	r5, r5, r3
 8004964:	60a5      	str	r5, [r4, #8]
 8004966:	42be      	cmp	r6, r7
 8004968:	d900      	bls.n	800496c <__ssputs_r+0x78>
 800496a:	003e      	movs	r6, r7
 800496c:	0032      	movs	r2, r6
 800496e:	9903      	ldr	r1, [sp, #12]
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	f7ff fe45 	bl	8004600 <memmove>
 8004976:	2000      	movs	r0, #0
 8004978:	68a3      	ldr	r3, [r4, #8]
 800497a:	1b9b      	subs	r3, r3, r6
 800497c:	60a3      	str	r3, [r4, #8]
 800497e:	6823      	ldr	r3, [r4, #0]
 8004980:	199b      	adds	r3, r3, r6
 8004982:	6023      	str	r3, [r4, #0]
 8004984:	b005      	add	sp, #20
 8004986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004988:	002a      	movs	r2, r5
 800498a:	9802      	ldr	r0, [sp, #8]
 800498c:	f000 faa9 	bl	8004ee2 <_realloc_r>
 8004990:	1e06      	subs	r6, r0, #0
 8004992:	d1e0      	bne.n	8004956 <__ssputs_r+0x62>
 8004994:	6921      	ldr	r1, [r4, #16]
 8004996:	9802      	ldr	r0, [sp, #8]
 8004998:	f7ff feb0 	bl	80046fc <_free_r>
 800499c:	230c      	movs	r3, #12
 800499e:	2001      	movs	r0, #1
 80049a0:	9a02      	ldr	r2, [sp, #8]
 80049a2:	4240      	negs	r0, r0
 80049a4:	6013      	str	r3, [r2, #0]
 80049a6:	89a2      	ldrh	r2, [r4, #12]
 80049a8:	3334      	adds	r3, #52	@ 0x34
 80049aa:	4313      	orrs	r3, r2
 80049ac:	81a3      	strh	r3, [r4, #12]
 80049ae:	e7e9      	b.n	8004984 <__ssputs_r+0x90>
 80049b0:	fffffb7f 	.word	0xfffffb7f

080049b4 <_svfiprintf_r>:
 80049b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049b6:	b0a1      	sub	sp, #132	@ 0x84
 80049b8:	9003      	str	r0, [sp, #12]
 80049ba:	001d      	movs	r5, r3
 80049bc:	898b      	ldrh	r3, [r1, #12]
 80049be:	000f      	movs	r7, r1
 80049c0:	0016      	movs	r6, r2
 80049c2:	061b      	lsls	r3, r3, #24
 80049c4:	d511      	bpl.n	80049ea <_svfiprintf_r+0x36>
 80049c6:	690b      	ldr	r3, [r1, #16]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10e      	bne.n	80049ea <_svfiprintf_r+0x36>
 80049cc:	2140      	movs	r1, #64	@ 0x40
 80049ce:	f7ff ff01 	bl	80047d4 <_malloc_r>
 80049d2:	6038      	str	r0, [r7, #0]
 80049d4:	6138      	str	r0, [r7, #16]
 80049d6:	2800      	cmp	r0, #0
 80049d8:	d105      	bne.n	80049e6 <_svfiprintf_r+0x32>
 80049da:	230c      	movs	r3, #12
 80049dc:	9a03      	ldr	r2, [sp, #12]
 80049de:	6013      	str	r3, [r2, #0]
 80049e0:	2001      	movs	r0, #1
 80049e2:	4240      	negs	r0, r0
 80049e4:	e0cf      	b.n	8004b86 <_svfiprintf_r+0x1d2>
 80049e6:	2340      	movs	r3, #64	@ 0x40
 80049e8:	617b      	str	r3, [r7, #20]
 80049ea:	2300      	movs	r3, #0
 80049ec:	ac08      	add	r4, sp, #32
 80049ee:	6163      	str	r3, [r4, #20]
 80049f0:	3320      	adds	r3, #32
 80049f2:	7663      	strb	r3, [r4, #25]
 80049f4:	3310      	adds	r3, #16
 80049f6:	76a3      	strb	r3, [r4, #26]
 80049f8:	9507      	str	r5, [sp, #28]
 80049fa:	0035      	movs	r5, r6
 80049fc:	782b      	ldrb	r3, [r5, #0]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <_svfiprintf_r+0x52>
 8004a02:	2b25      	cmp	r3, #37	@ 0x25
 8004a04:	d148      	bne.n	8004a98 <_svfiprintf_r+0xe4>
 8004a06:	1bab      	subs	r3, r5, r6
 8004a08:	9305      	str	r3, [sp, #20]
 8004a0a:	42b5      	cmp	r5, r6
 8004a0c:	d00b      	beq.n	8004a26 <_svfiprintf_r+0x72>
 8004a0e:	0032      	movs	r2, r6
 8004a10:	0039      	movs	r1, r7
 8004a12:	9803      	ldr	r0, [sp, #12]
 8004a14:	f7ff ff6e 	bl	80048f4 <__ssputs_r>
 8004a18:	3001      	adds	r0, #1
 8004a1a:	d100      	bne.n	8004a1e <_svfiprintf_r+0x6a>
 8004a1c:	e0ae      	b.n	8004b7c <_svfiprintf_r+0x1c8>
 8004a1e:	6963      	ldr	r3, [r4, #20]
 8004a20:	9a05      	ldr	r2, [sp, #20]
 8004a22:	189b      	adds	r3, r3, r2
 8004a24:	6163      	str	r3, [r4, #20]
 8004a26:	782b      	ldrb	r3, [r5, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d100      	bne.n	8004a2e <_svfiprintf_r+0x7a>
 8004a2c:	e0a6      	b.n	8004b7c <_svfiprintf_r+0x1c8>
 8004a2e:	2201      	movs	r2, #1
 8004a30:	2300      	movs	r3, #0
 8004a32:	4252      	negs	r2, r2
 8004a34:	6062      	str	r2, [r4, #4]
 8004a36:	a904      	add	r1, sp, #16
 8004a38:	3254      	adds	r2, #84	@ 0x54
 8004a3a:	1852      	adds	r2, r2, r1
 8004a3c:	1c6e      	adds	r6, r5, #1
 8004a3e:	6023      	str	r3, [r4, #0]
 8004a40:	60e3      	str	r3, [r4, #12]
 8004a42:	60a3      	str	r3, [r4, #8]
 8004a44:	7013      	strb	r3, [r2, #0]
 8004a46:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004a48:	4b54      	ldr	r3, [pc, #336]	@ (8004b9c <_svfiprintf_r+0x1e8>)
 8004a4a:	2205      	movs	r2, #5
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	7831      	ldrb	r1, [r6, #0]
 8004a50:	9305      	str	r3, [sp, #20]
 8004a52:	f000 fa3b 	bl	8004ecc <memchr>
 8004a56:	1c75      	adds	r5, r6, #1
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	d11f      	bne.n	8004a9c <_svfiprintf_r+0xe8>
 8004a5c:	6822      	ldr	r2, [r4, #0]
 8004a5e:	06d3      	lsls	r3, r2, #27
 8004a60:	d504      	bpl.n	8004a6c <_svfiprintf_r+0xb8>
 8004a62:	2353      	movs	r3, #83	@ 0x53
 8004a64:	a904      	add	r1, sp, #16
 8004a66:	185b      	adds	r3, r3, r1
 8004a68:	2120      	movs	r1, #32
 8004a6a:	7019      	strb	r1, [r3, #0]
 8004a6c:	0713      	lsls	r3, r2, #28
 8004a6e:	d504      	bpl.n	8004a7a <_svfiprintf_r+0xc6>
 8004a70:	2353      	movs	r3, #83	@ 0x53
 8004a72:	a904      	add	r1, sp, #16
 8004a74:	185b      	adds	r3, r3, r1
 8004a76:	212b      	movs	r1, #43	@ 0x2b
 8004a78:	7019      	strb	r1, [r3, #0]
 8004a7a:	7833      	ldrb	r3, [r6, #0]
 8004a7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a7e:	d016      	beq.n	8004aae <_svfiprintf_r+0xfa>
 8004a80:	0035      	movs	r5, r6
 8004a82:	2100      	movs	r1, #0
 8004a84:	200a      	movs	r0, #10
 8004a86:	68e3      	ldr	r3, [r4, #12]
 8004a88:	782a      	ldrb	r2, [r5, #0]
 8004a8a:	1c6e      	adds	r6, r5, #1
 8004a8c:	3a30      	subs	r2, #48	@ 0x30
 8004a8e:	2a09      	cmp	r2, #9
 8004a90:	d950      	bls.n	8004b34 <_svfiprintf_r+0x180>
 8004a92:	2900      	cmp	r1, #0
 8004a94:	d111      	bne.n	8004aba <_svfiprintf_r+0x106>
 8004a96:	e017      	b.n	8004ac8 <_svfiprintf_r+0x114>
 8004a98:	3501      	adds	r5, #1
 8004a9a:	e7af      	b.n	80049fc <_svfiprintf_r+0x48>
 8004a9c:	9b05      	ldr	r3, [sp, #20]
 8004a9e:	6822      	ldr	r2, [r4, #0]
 8004aa0:	1ac0      	subs	r0, r0, r3
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	4083      	lsls	r3, r0
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	002e      	movs	r6, r5
 8004aaa:	6023      	str	r3, [r4, #0]
 8004aac:	e7cc      	b.n	8004a48 <_svfiprintf_r+0x94>
 8004aae:	9b07      	ldr	r3, [sp, #28]
 8004ab0:	1d19      	adds	r1, r3, #4
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	9107      	str	r1, [sp, #28]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	db01      	blt.n	8004abe <_svfiprintf_r+0x10a>
 8004aba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004abc:	e004      	b.n	8004ac8 <_svfiprintf_r+0x114>
 8004abe:	425b      	negs	r3, r3
 8004ac0:	60e3      	str	r3, [r4, #12]
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	6023      	str	r3, [r4, #0]
 8004ac8:	782b      	ldrb	r3, [r5, #0]
 8004aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8004acc:	d10c      	bne.n	8004ae8 <_svfiprintf_r+0x134>
 8004ace:	786b      	ldrb	r3, [r5, #1]
 8004ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ad2:	d134      	bne.n	8004b3e <_svfiprintf_r+0x18a>
 8004ad4:	9b07      	ldr	r3, [sp, #28]
 8004ad6:	3502      	adds	r5, #2
 8004ad8:	1d1a      	adds	r2, r3, #4
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	9207      	str	r2, [sp, #28]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	da01      	bge.n	8004ae6 <_svfiprintf_r+0x132>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	425b      	negs	r3, r3
 8004ae6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ae8:	4e2d      	ldr	r6, [pc, #180]	@ (8004ba0 <_svfiprintf_r+0x1ec>)
 8004aea:	2203      	movs	r2, #3
 8004aec:	0030      	movs	r0, r6
 8004aee:	7829      	ldrb	r1, [r5, #0]
 8004af0:	f000 f9ec 	bl	8004ecc <memchr>
 8004af4:	2800      	cmp	r0, #0
 8004af6:	d006      	beq.n	8004b06 <_svfiprintf_r+0x152>
 8004af8:	2340      	movs	r3, #64	@ 0x40
 8004afa:	1b80      	subs	r0, r0, r6
 8004afc:	4083      	lsls	r3, r0
 8004afe:	6822      	ldr	r2, [r4, #0]
 8004b00:	3501      	adds	r5, #1
 8004b02:	4313      	orrs	r3, r2
 8004b04:	6023      	str	r3, [r4, #0]
 8004b06:	7829      	ldrb	r1, [r5, #0]
 8004b08:	2206      	movs	r2, #6
 8004b0a:	4826      	ldr	r0, [pc, #152]	@ (8004ba4 <_svfiprintf_r+0x1f0>)
 8004b0c:	1c6e      	adds	r6, r5, #1
 8004b0e:	7621      	strb	r1, [r4, #24]
 8004b10:	f000 f9dc 	bl	8004ecc <memchr>
 8004b14:	2800      	cmp	r0, #0
 8004b16:	d038      	beq.n	8004b8a <_svfiprintf_r+0x1d6>
 8004b18:	4b23      	ldr	r3, [pc, #140]	@ (8004ba8 <_svfiprintf_r+0x1f4>)
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d122      	bne.n	8004b64 <_svfiprintf_r+0x1b0>
 8004b1e:	2207      	movs	r2, #7
 8004b20:	9b07      	ldr	r3, [sp, #28]
 8004b22:	3307      	adds	r3, #7
 8004b24:	4393      	bics	r3, r2
 8004b26:	3308      	adds	r3, #8
 8004b28:	9307      	str	r3, [sp, #28]
 8004b2a:	6963      	ldr	r3, [r4, #20]
 8004b2c:	9a04      	ldr	r2, [sp, #16]
 8004b2e:	189b      	adds	r3, r3, r2
 8004b30:	6163      	str	r3, [r4, #20]
 8004b32:	e762      	b.n	80049fa <_svfiprintf_r+0x46>
 8004b34:	4343      	muls	r3, r0
 8004b36:	0035      	movs	r5, r6
 8004b38:	2101      	movs	r1, #1
 8004b3a:	189b      	adds	r3, r3, r2
 8004b3c:	e7a4      	b.n	8004a88 <_svfiprintf_r+0xd4>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	200a      	movs	r0, #10
 8004b42:	0019      	movs	r1, r3
 8004b44:	3501      	adds	r5, #1
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	782a      	ldrb	r2, [r5, #0]
 8004b4a:	1c6e      	adds	r6, r5, #1
 8004b4c:	3a30      	subs	r2, #48	@ 0x30
 8004b4e:	2a09      	cmp	r2, #9
 8004b50:	d903      	bls.n	8004b5a <_svfiprintf_r+0x1a6>
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d0c8      	beq.n	8004ae8 <_svfiprintf_r+0x134>
 8004b56:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b58:	e7c6      	b.n	8004ae8 <_svfiprintf_r+0x134>
 8004b5a:	4341      	muls	r1, r0
 8004b5c:	0035      	movs	r5, r6
 8004b5e:	2301      	movs	r3, #1
 8004b60:	1889      	adds	r1, r1, r2
 8004b62:	e7f1      	b.n	8004b48 <_svfiprintf_r+0x194>
 8004b64:	aa07      	add	r2, sp, #28
 8004b66:	9200      	str	r2, [sp, #0]
 8004b68:	0021      	movs	r1, r4
 8004b6a:	003a      	movs	r2, r7
 8004b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8004bac <_svfiprintf_r+0x1f8>)
 8004b6e:	9803      	ldr	r0, [sp, #12]
 8004b70:	e000      	b.n	8004b74 <_svfiprintf_r+0x1c0>
 8004b72:	bf00      	nop
 8004b74:	9004      	str	r0, [sp, #16]
 8004b76:	9b04      	ldr	r3, [sp, #16]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	d1d6      	bne.n	8004b2a <_svfiprintf_r+0x176>
 8004b7c:	89bb      	ldrh	r3, [r7, #12]
 8004b7e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004b80:	065b      	lsls	r3, r3, #25
 8004b82:	d500      	bpl.n	8004b86 <_svfiprintf_r+0x1d2>
 8004b84:	e72c      	b.n	80049e0 <_svfiprintf_r+0x2c>
 8004b86:	b021      	add	sp, #132	@ 0x84
 8004b88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b8a:	aa07      	add	r2, sp, #28
 8004b8c:	9200      	str	r2, [sp, #0]
 8004b8e:	0021      	movs	r1, r4
 8004b90:	003a      	movs	r2, r7
 8004b92:	4b06      	ldr	r3, [pc, #24]	@ (8004bac <_svfiprintf_r+0x1f8>)
 8004b94:	9803      	ldr	r0, [sp, #12]
 8004b96:	f000 f87b 	bl	8004c90 <_printf_i>
 8004b9a:	e7eb      	b.n	8004b74 <_svfiprintf_r+0x1c0>
 8004b9c:	080050a1 	.word	0x080050a1
 8004ba0:	080050a7 	.word	0x080050a7
 8004ba4:	080050ab 	.word	0x080050ab
 8004ba8:	00000000 	.word	0x00000000
 8004bac:	080048f5 	.word	0x080048f5

08004bb0 <_printf_common>:
 8004bb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bb2:	0016      	movs	r6, r2
 8004bb4:	9301      	str	r3, [sp, #4]
 8004bb6:	688a      	ldr	r2, [r1, #8]
 8004bb8:	690b      	ldr	r3, [r1, #16]
 8004bba:	000c      	movs	r4, r1
 8004bbc:	9000      	str	r0, [sp, #0]
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	da00      	bge.n	8004bc4 <_printf_common+0x14>
 8004bc2:	0013      	movs	r3, r2
 8004bc4:	0022      	movs	r2, r4
 8004bc6:	6033      	str	r3, [r6, #0]
 8004bc8:	3243      	adds	r2, #67	@ 0x43
 8004bca:	7812      	ldrb	r2, [r2, #0]
 8004bcc:	2a00      	cmp	r2, #0
 8004bce:	d001      	beq.n	8004bd4 <_printf_common+0x24>
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	6033      	str	r3, [r6, #0]
 8004bd4:	6823      	ldr	r3, [r4, #0]
 8004bd6:	069b      	lsls	r3, r3, #26
 8004bd8:	d502      	bpl.n	8004be0 <_printf_common+0x30>
 8004bda:	6833      	ldr	r3, [r6, #0]
 8004bdc:	3302      	adds	r3, #2
 8004bde:	6033      	str	r3, [r6, #0]
 8004be0:	6822      	ldr	r2, [r4, #0]
 8004be2:	2306      	movs	r3, #6
 8004be4:	0015      	movs	r5, r2
 8004be6:	401d      	ands	r5, r3
 8004be8:	421a      	tst	r2, r3
 8004bea:	d027      	beq.n	8004c3c <_printf_common+0x8c>
 8004bec:	0023      	movs	r3, r4
 8004bee:	3343      	adds	r3, #67	@ 0x43
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	1e5a      	subs	r2, r3, #1
 8004bf4:	4193      	sbcs	r3, r2
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	0692      	lsls	r2, r2, #26
 8004bfa:	d430      	bmi.n	8004c5e <_printf_common+0xae>
 8004bfc:	0022      	movs	r2, r4
 8004bfe:	9901      	ldr	r1, [sp, #4]
 8004c00:	9800      	ldr	r0, [sp, #0]
 8004c02:	9d08      	ldr	r5, [sp, #32]
 8004c04:	3243      	adds	r2, #67	@ 0x43
 8004c06:	47a8      	blx	r5
 8004c08:	3001      	adds	r0, #1
 8004c0a:	d025      	beq.n	8004c58 <_printf_common+0xa8>
 8004c0c:	2206      	movs	r2, #6
 8004c0e:	6823      	ldr	r3, [r4, #0]
 8004c10:	2500      	movs	r5, #0
 8004c12:	4013      	ands	r3, r2
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d105      	bne.n	8004c24 <_printf_common+0x74>
 8004c18:	6833      	ldr	r3, [r6, #0]
 8004c1a:	68e5      	ldr	r5, [r4, #12]
 8004c1c:	1aed      	subs	r5, r5, r3
 8004c1e:	43eb      	mvns	r3, r5
 8004c20:	17db      	asrs	r3, r3, #31
 8004c22:	401d      	ands	r5, r3
 8004c24:	68a3      	ldr	r3, [r4, #8]
 8004c26:	6922      	ldr	r2, [r4, #16]
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	dd01      	ble.n	8004c30 <_printf_common+0x80>
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	18ed      	adds	r5, r5, r3
 8004c30:	2600      	movs	r6, #0
 8004c32:	42b5      	cmp	r5, r6
 8004c34:	d120      	bne.n	8004c78 <_printf_common+0xc8>
 8004c36:	2000      	movs	r0, #0
 8004c38:	e010      	b.n	8004c5c <_printf_common+0xac>
 8004c3a:	3501      	adds	r5, #1
 8004c3c:	68e3      	ldr	r3, [r4, #12]
 8004c3e:	6832      	ldr	r2, [r6, #0]
 8004c40:	1a9b      	subs	r3, r3, r2
 8004c42:	42ab      	cmp	r3, r5
 8004c44:	ddd2      	ble.n	8004bec <_printf_common+0x3c>
 8004c46:	0022      	movs	r2, r4
 8004c48:	2301      	movs	r3, #1
 8004c4a:	9901      	ldr	r1, [sp, #4]
 8004c4c:	9800      	ldr	r0, [sp, #0]
 8004c4e:	9f08      	ldr	r7, [sp, #32]
 8004c50:	3219      	adds	r2, #25
 8004c52:	47b8      	blx	r7
 8004c54:	3001      	adds	r0, #1
 8004c56:	d1f0      	bne.n	8004c3a <_printf_common+0x8a>
 8004c58:	2001      	movs	r0, #1
 8004c5a:	4240      	negs	r0, r0
 8004c5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004c5e:	2030      	movs	r0, #48	@ 0x30
 8004c60:	18e1      	adds	r1, r4, r3
 8004c62:	3143      	adds	r1, #67	@ 0x43
 8004c64:	7008      	strb	r0, [r1, #0]
 8004c66:	0021      	movs	r1, r4
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	3145      	adds	r1, #69	@ 0x45
 8004c6c:	7809      	ldrb	r1, [r1, #0]
 8004c6e:	18a2      	adds	r2, r4, r2
 8004c70:	3243      	adds	r2, #67	@ 0x43
 8004c72:	3302      	adds	r3, #2
 8004c74:	7011      	strb	r1, [r2, #0]
 8004c76:	e7c1      	b.n	8004bfc <_printf_common+0x4c>
 8004c78:	0022      	movs	r2, r4
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	9901      	ldr	r1, [sp, #4]
 8004c7e:	9800      	ldr	r0, [sp, #0]
 8004c80:	9f08      	ldr	r7, [sp, #32]
 8004c82:	321a      	adds	r2, #26
 8004c84:	47b8      	blx	r7
 8004c86:	3001      	adds	r0, #1
 8004c88:	d0e6      	beq.n	8004c58 <_printf_common+0xa8>
 8004c8a:	3601      	adds	r6, #1
 8004c8c:	e7d1      	b.n	8004c32 <_printf_common+0x82>
	...

08004c90 <_printf_i>:
 8004c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c92:	b08b      	sub	sp, #44	@ 0x2c
 8004c94:	9206      	str	r2, [sp, #24]
 8004c96:	000a      	movs	r2, r1
 8004c98:	3243      	adds	r2, #67	@ 0x43
 8004c9a:	9307      	str	r3, [sp, #28]
 8004c9c:	9005      	str	r0, [sp, #20]
 8004c9e:	9203      	str	r2, [sp, #12]
 8004ca0:	7e0a      	ldrb	r2, [r1, #24]
 8004ca2:	000c      	movs	r4, r1
 8004ca4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004ca6:	2a78      	cmp	r2, #120	@ 0x78
 8004ca8:	d809      	bhi.n	8004cbe <_printf_i+0x2e>
 8004caa:	2a62      	cmp	r2, #98	@ 0x62
 8004cac:	d80b      	bhi.n	8004cc6 <_printf_i+0x36>
 8004cae:	2a00      	cmp	r2, #0
 8004cb0:	d100      	bne.n	8004cb4 <_printf_i+0x24>
 8004cb2:	e0ba      	b.n	8004e2a <_printf_i+0x19a>
 8004cb4:	497a      	ldr	r1, [pc, #488]	@ (8004ea0 <_printf_i+0x210>)
 8004cb6:	9104      	str	r1, [sp, #16]
 8004cb8:	2a58      	cmp	r2, #88	@ 0x58
 8004cba:	d100      	bne.n	8004cbe <_printf_i+0x2e>
 8004cbc:	e08e      	b.n	8004ddc <_printf_i+0x14c>
 8004cbe:	0025      	movs	r5, r4
 8004cc0:	3542      	adds	r5, #66	@ 0x42
 8004cc2:	702a      	strb	r2, [r5, #0]
 8004cc4:	e022      	b.n	8004d0c <_printf_i+0x7c>
 8004cc6:	0010      	movs	r0, r2
 8004cc8:	3863      	subs	r0, #99	@ 0x63
 8004cca:	2815      	cmp	r0, #21
 8004ccc:	d8f7      	bhi.n	8004cbe <_printf_i+0x2e>
 8004cce:	f7fb fa33 	bl	8000138 <__gnu_thumb1_case_shi>
 8004cd2:	0016      	.short	0x0016
 8004cd4:	fff6001f 	.word	0xfff6001f
 8004cd8:	fff6fff6 	.word	0xfff6fff6
 8004cdc:	001ffff6 	.word	0x001ffff6
 8004ce0:	fff6fff6 	.word	0xfff6fff6
 8004ce4:	fff6fff6 	.word	0xfff6fff6
 8004ce8:	0036009f 	.word	0x0036009f
 8004cec:	fff6007e 	.word	0xfff6007e
 8004cf0:	00b0fff6 	.word	0x00b0fff6
 8004cf4:	0036fff6 	.word	0x0036fff6
 8004cf8:	fff6fff6 	.word	0xfff6fff6
 8004cfc:	0082      	.short	0x0082
 8004cfe:	0025      	movs	r5, r4
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	3542      	adds	r5, #66	@ 0x42
 8004d04:	1d11      	adds	r1, r2, #4
 8004d06:	6019      	str	r1, [r3, #0]
 8004d08:	6813      	ldr	r3, [r2, #0]
 8004d0a:	702b      	strb	r3, [r5, #0]
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e09e      	b.n	8004e4e <_printf_i+0x1be>
 8004d10:	6818      	ldr	r0, [r3, #0]
 8004d12:	6809      	ldr	r1, [r1, #0]
 8004d14:	1d02      	adds	r2, r0, #4
 8004d16:	060d      	lsls	r5, r1, #24
 8004d18:	d50b      	bpl.n	8004d32 <_printf_i+0xa2>
 8004d1a:	6806      	ldr	r6, [r0, #0]
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	2e00      	cmp	r6, #0
 8004d20:	da03      	bge.n	8004d2a <_printf_i+0x9a>
 8004d22:	232d      	movs	r3, #45	@ 0x2d
 8004d24:	9a03      	ldr	r2, [sp, #12]
 8004d26:	4276      	negs	r6, r6
 8004d28:	7013      	strb	r3, [r2, #0]
 8004d2a:	4b5d      	ldr	r3, [pc, #372]	@ (8004ea0 <_printf_i+0x210>)
 8004d2c:	270a      	movs	r7, #10
 8004d2e:	9304      	str	r3, [sp, #16]
 8004d30:	e018      	b.n	8004d64 <_printf_i+0xd4>
 8004d32:	6806      	ldr	r6, [r0, #0]
 8004d34:	601a      	str	r2, [r3, #0]
 8004d36:	0649      	lsls	r1, r1, #25
 8004d38:	d5f1      	bpl.n	8004d1e <_printf_i+0x8e>
 8004d3a:	b236      	sxth	r6, r6
 8004d3c:	e7ef      	b.n	8004d1e <_printf_i+0x8e>
 8004d3e:	6808      	ldr	r0, [r1, #0]
 8004d40:	6819      	ldr	r1, [r3, #0]
 8004d42:	c940      	ldmia	r1!, {r6}
 8004d44:	0605      	lsls	r5, r0, #24
 8004d46:	d402      	bmi.n	8004d4e <_printf_i+0xbe>
 8004d48:	0640      	lsls	r0, r0, #25
 8004d4a:	d500      	bpl.n	8004d4e <_printf_i+0xbe>
 8004d4c:	b2b6      	uxth	r6, r6
 8004d4e:	6019      	str	r1, [r3, #0]
 8004d50:	4b53      	ldr	r3, [pc, #332]	@ (8004ea0 <_printf_i+0x210>)
 8004d52:	270a      	movs	r7, #10
 8004d54:	9304      	str	r3, [sp, #16]
 8004d56:	2a6f      	cmp	r2, #111	@ 0x6f
 8004d58:	d100      	bne.n	8004d5c <_printf_i+0xcc>
 8004d5a:	3f02      	subs	r7, #2
 8004d5c:	0023      	movs	r3, r4
 8004d5e:	2200      	movs	r2, #0
 8004d60:	3343      	adds	r3, #67	@ 0x43
 8004d62:	701a      	strb	r2, [r3, #0]
 8004d64:	6863      	ldr	r3, [r4, #4]
 8004d66:	60a3      	str	r3, [r4, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	db06      	blt.n	8004d7a <_printf_i+0xea>
 8004d6c:	2104      	movs	r1, #4
 8004d6e:	6822      	ldr	r2, [r4, #0]
 8004d70:	9d03      	ldr	r5, [sp, #12]
 8004d72:	438a      	bics	r2, r1
 8004d74:	6022      	str	r2, [r4, #0]
 8004d76:	4333      	orrs	r3, r6
 8004d78:	d00c      	beq.n	8004d94 <_printf_i+0x104>
 8004d7a:	9d03      	ldr	r5, [sp, #12]
 8004d7c:	0030      	movs	r0, r6
 8004d7e:	0039      	movs	r1, r7
 8004d80:	f7fb fa6a 	bl	8000258 <__aeabi_uidivmod>
 8004d84:	9b04      	ldr	r3, [sp, #16]
 8004d86:	3d01      	subs	r5, #1
 8004d88:	5c5b      	ldrb	r3, [r3, r1]
 8004d8a:	702b      	strb	r3, [r5, #0]
 8004d8c:	0033      	movs	r3, r6
 8004d8e:	0006      	movs	r6, r0
 8004d90:	429f      	cmp	r7, r3
 8004d92:	d9f3      	bls.n	8004d7c <_printf_i+0xec>
 8004d94:	2f08      	cmp	r7, #8
 8004d96:	d109      	bne.n	8004dac <_printf_i+0x11c>
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	07db      	lsls	r3, r3, #31
 8004d9c:	d506      	bpl.n	8004dac <_printf_i+0x11c>
 8004d9e:	6862      	ldr	r2, [r4, #4]
 8004da0:	6923      	ldr	r3, [r4, #16]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	dc02      	bgt.n	8004dac <_printf_i+0x11c>
 8004da6:	2330      	movs	r3, #48	@ 0x30
 8004da8:	3d01      	subs	r5, #1
 8004daa:	702b      	strb	r3, [r5, #0]
 8004dac:	9b03      	ldr	r3, [sp, #12]
 8004dae:	1b5b      	subs	r3, r3, r5
 8004db0:	6123      	str	r3, [r4, #16]
 8004db2:	9b07      	ldr	r3, [sp, #28]
 8004db4:	0021      	movs	r1, r4
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	9805      	ldr	r0, [sp, #20]
 8004dba:	9b06      	ldr	r3, [sp, #24]
 8004dbc:	aa09      	add	r2, sp, #36	@ 0x24
 8004dbe:	f7ff fef7 	bl	8004bb0 <_printf_common>
 8004dc2:	3001      	adds	r0, #1
 8004dc4:	d148      	bne.n	8004e58 <_printf_i+0x1c8>
 8004dc6:	2001      	movs	r0, #1
 8004dc8:	4240      	negs	r0, r0
 8004dca:	b00b      	add	sp, #44	@ 0x2c
 8004dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dce:	2220      	movs	r2, #32
 8004dd0:	6809      	ldr	r1, [r1, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	6022      	str	r2, [r4, #0]
 8004dd6:	2278      	movs	r2, #120	@ 0x78
 8004dd8:	4932      	ldr	r1, [pc, #200]	@ (8004ea4 <_printf_i+0x214>)
 8004dda:	9104      	str	r1, [sp, #16]
 8004ddc:	0021      	movs	r1, r4
 8004dde:	3145      	adds	r1, #69	@ 0x45
 8004de0:	700a      	strb	r2, [r1, #0]
 8004de2:	6819      	ldr	r1, [r3, #0]
 8004de4:	6822      	ldr	r2, [r4, #0]
 8004de6:	c940      	ldmia	r1!, {r6}
 8004de8:	0610      	lsls	r0, r2, #24
 8004dea:	d402      	bmi.n	8004df2 <_printf_i+0x162>
 8004dec:	0650      	lsls	r0, r2, #25
 8004dee:	d500      	bpl.n	8004df2 <_printf_i+0x162>
 8004df0:	b2b6      	uxth	r6, r6
 8004df2:	6019      	str	r1, [r3, #0]
 8004df4:	07d3      	lsls	r3, r2, #31
 8004df6:	d502      	bpl.n	8004dfe <_printf_i+0x16e>
 8004df8:	2320      	movs	r3, #32
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	6023      	str	r3, [r4, #0]
 8004dfe:	2e00      	cmp	r6, #0
 8004e00:	d001      	beq.n	8004e06 <_printf_i+0x176>
 8004e02:	2710      	movs	r7, #16
 8004e04:	e7aa      	b.n	8004d5c <_printf_i+0xcc>
 8004e06:	2220      	movs	r2, #32
 8004e08:	6823      	ldr	r3, [r4, #0]
 8004e0a:	4393      	bics	r3, r2
 8004e0c:	6023      	str	r3, [r4, #0]
 8004e0e:	e7f8      	b.n	8004e02 <_printf_i+0x172>
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	680d      	ldr	r5, [r1, #0]
 8004e14:	1d10      	adds	r0, r2, #4
 8004e16:	6949      	ldr	r1, [r1, #20]
 8004e18:	6018      	str	r0, [r3, #0]
 8004e1a:	6813      	ldr	r3, [r2, #0]
 8004e1c:	062e      	lsls	r6, r5, #24
 8004e1e:	d501      	bpl.n	8004e24 <_printf_i+0x194>
 8004e20:	6019      	str	r1, [r3, #0]
 8004e22:	e002      	b.n	8004e2a <_printf_i+0x19a>
 8004e24:	066d      	lsls	r5, r5, #25
 8004e26:	d5fb      	bpl.n	8004e20 <_printf_i+0x190>
 8004e28:	8019      	strh	r1, [r3, #0]
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	9d03      	ldr	r5, [sp, #12]
 8004e2e:	6123      	str	r3, [r4, #16]
 8004e30:	e7bf      	b.n	8004db2 <_printf_i+0x122>
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	1d11      	adds	r1, r2, #4
 8004e36:	6019      	str	r1, [r3, #0]
 8004e38:	6815      	ldr	r5, [r2, #0]
 8004e3a:	2100      	movs	r1, #0
 8004e3c:	0028      	movs	r0, r5
 8004e3e:	6862      	ldr	r2, [r4, #4]
 8004e40:	f000 f844 	bl	8004ecc <memchr>
 8004e44:	2800      	cmp	r0, #0
 8004e46:	d001      	beq.n	8004e4c <_printf_i+0x1bc>
 8004e48:	1b40      	subs	r0, r0, r5
 8004e4a:	6060      	str	r0, [r4, #4]
 8004e4c:	6863      	ldr	r3, [r4, #4]
 8004e4e:	6123      	str	r3, [r4, #16]
 8004e50:	2300      	movs	r3, #0
 8004e52:	9a03      	ldr	r2, [sp, #12]
 8004e54:	7013      	strb	r3, [r2, #0]
 8004e56:	e7ac      	b.n	8004db2 <_printf_i+0x122>
 8004e58:	002a      	movs	r2, r5
 8004e5a:	6923      	ldr	r3, [r4, #16]
 8004e5c:	9906      	ldr	r1, [sp, #24]
 8004e5e:	9805      	ldr	r0, [sp, #20]
 8004e60:	9d07      	ldr	r5, [sp, #28]
 8004e62:	47a8      	blx	r5
 8004e64:	3001      	adds	r0, #1
 8004e66:	d0ae      	beq.n	8004dc6 <_printf_i+0x136>
 8004e68:	6823      	ldr	r3, [r4, #0]
 8004e6a:	079b      	lsls	r3, r3, #30
 8004e6c:	d415      	bmi.n	8004e9a <_printf_i+0x20a>
 8004e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e70:	68e0      	ldr	r0, [r4, #12]
 8004e72:	4298      	cmp	r0, r3
 8004e74:	daa9      	bge.n	8004dca <_printf_i+0x13a>
 8004e76:	0018      	movs	r0, r3
 8004e78:	e7a7      	b.n	8004dca <_printf_i+0x13a>
 8004e7a:	0022      	movs	r2, r4
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	9906      	ldr	r1, [sp, #24]
 8004e80:	9805      	ldr	r0, [sp, #20]
 8004e82:	9e07      	ldr	r6, [sp, #28]
 8004e84:	3219      	adds	r2, #25
 8004e86:	47b0      	blx	r6
 8004e88:	3001      	adds	r0, #1
 8004e8a:	d09c      	beq.n	8004dc6 <_printf_i+0x136>
 8004e8c:	3501      	adds	r5, #1
 8004e8e:	68e3      	ldr	r3, [r4, #12]
 8004e90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e92:	1a9b      	subs	r3, r3, r2
 8004e94:	42ab      	cmp	r3, r5
 8004e96:	dcf0      	bgt.n	8004e7a <_printf_i+0x1ea>
 8004e98:	e7e9      	b.n	8004e6e <_printf_i+0x1de>
 8004e9a:	2500      	movs	r5, #0
 8004e9c:	e7f7      	b.n	8004e8e <_printf_i+0x1fe>
 8004e9e:	46c0      	nop			@ (mov r8, r8)
 8004ea0:	080050b2 	.word	0x080050b2
 8004ea4:	080050c3 	.word	0x080050c3

08004ea8 <_sbrk_r>:
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	b570      	push	{r4, r5, r6, lr}
 8004eac:	4d06      	ldr	r5, [pc, #24]	@ (8004ec8 <_sbrk_r+0x20>)
 8004eae:	0004      	movs	r4, r0
 8004eb0:	0008      	movs	r0, r1
 8004eb2:	602b      	str	r3, [r5, #0]
 8004eb4:	f7fc fc44 	bl	8001740 <_sbrk>
 8004eb8:	1c43      	adds	r3, r0, #1
 8004eba:	d103      	bne.n	8004ec4 <_sbrk_r+0x1c>
 8004ebc:	682b      	ldr	r3, [r5, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d000      	beq.n	8004ec4 <_sbrk_r+0x1c>
 8004ec2:	6023      	str	r3, [r4, #0]
 8004ec4:	bd70      	pop	{r4, r5, r6, pc}
 8004ec6:	46c0      	nop			@ (mov r8, r8)
 8004ec8:	20000558 	.word	0x20000558

08004ecc <memchr>:
 8004ecc:	b2c9      	uxtb	r1, r1
 8004ece:	1882      	adds	r2, r0, r2
 8004ed0:	4290      	cmp	r0, r2
 8004ed2:	d101      	bne.n	8004ed8 <memchr+0xc>
 8004ed4:	2000      	movs	r0, #0
 8004ed6:	4770      	bx	lr
 8004ed8:	7803      	ldrb	r3, [r0, #0]
 8004eda:	428b      	cmp	r3, r1
 8004edc:	d0fb      	beq.n	8004ed6 <memchr+0xa>
 8004ede:	3001      	adds	r0, #1
 8004ee0:	e7f6      	b.n	8004ed0 <memchr+0x4>

08004ee2 <_realloc_r>:
 8004ee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ee4:	0006      	movs	r6, r0
 8004ee6:	000c      	movs	r4, r1
 8004ee8:	0015      	movs	r5, r2
 8004eea:	2900      	cmp	r1, #0
 8004eec:	d105      	bne.n	8004efa <_realloc_r+0x18>
 8004eee:	0011      	movs	r1, r2
 8004ef0:	f7ff fc70 	bl	80047d4 <_malloc_r>
 8004ef4:	0004      	movs	r4, r0
 8004ef6:	0020      	movs	r0, r4
 8004ef8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004efa:	2a00      	cmp	r2, #0
 8004efc:	d103      	bne.n	8004f06 <_realloc_r+0x24>
 8004efe:	f7ff fbfd 	bl	80046fc <_free_r>
 8004f02:	002c      	movs	r4, r5
 8004f04:	e7f7      	b.n	8004ef6 <_realloc_r+0x14>
 8004f06:	f000 f81c 	bl	8004f42 <_malloc_usable_size_r>
 8004f0a:	0007      	movs	r7, r0
 8004f0c:	4285      	cmp	r5, r0
 8004f0e:	d802      	bhi.n	8004f16 <_realloc_r+0x34>
 8004f10:	0843      	lsrs	r3, r0, #1
 8004f12:	42ab      	cmp	r3, r5
 8004f14:	d3ef      	bcc.n	8004ef6 <_realloc_r+0x14>
 8004f16:	0029      	movs	r1, r5
 8004f18:	0030      	movs	r0, r6
 8004f1a:	f7ff fc5b 	bl	80047d4 <_malloc_r>
 8004f1e:	9001      	str	r0, [sp, #4]
 8004f20:	2800      	cmp	r0, #0
 8004f22:	d101      	bne.n	8004f28 <_realloc_r+0x46>
 8004f24:	9c01      	ldr	r4, [sp, #4]
 8004f26:	e7e6      	b.n	8004ef6 <_realloc_r+0x14>
 8004f28:	002a      	movs	r2, r5
 8004f2a:	42bd      	cmp	r5, r7
 8004f2c:	d900      	bls.n	8004f30 <_realloc_r+0x4e>
 8004f2e:	003a      	movs	r2, r7
 8004f30:	0021      	movs	r1, r4
 8004f32:	9801      	ldr	r0, [sp, #4]
 8004f34:	f7ff fbd8 	bl	80046e8 <memcpy>
 8004f38:	0021      	movs	r1, r4
 8004f3a:	0030      	movs	r0, r6
 8004f3c:	f7ff fbde 	bl	80046fc <_free_r>
 8004f40:	e7f0      	b.n	8004f24 <_realloc_r+0x42>

08004f42 <_malloc_usable_size_r>:
 8004f42:	1f0b      	subs	r3, r1, #4
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	1f18      	subs	r0, r3, #4
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	da01      	bge.n	8004f50 <_malloc_usable_size_r+0xe>
 8004f4c:	580b      	ldr	r3, [r1, r0]
 8004f4e:	18c0      	adds	r0, r0, r3
 8004f50:	4770      	bx	lr
	...

08004f54 <_init>:
 8004f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f56:	46c0      	nop			@ (mov r8, r8)
 8004f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f5a:	bc08      	pop	{r3}
 8004f5c:	469e      	mov	lr, r3
 8004f5e:	4770      	bx	lr

08004f60 <_fini>:
 8004f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f62:	46c0      	nop			@ (mov r8, r8)
 8004f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f66:	bc08      	pop	{r3}
 8004f68:	469e      	mov	lr, r3
 8004f6a:	4770      	bx	lr
>>>>>>> 53-création-de-la-gui
>>>>>>> main
