<stg><name>bgsub_Block__proc</name>


<trans_list>

<trans id="494" from="1" to="6">
<condition id="207">
<or_exp><and_exp><literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="1" to="2">
<condition id="209">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="2" to="3">
<condition id="210">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="2" to="2">
<condition id="212">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="3" to="4">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="4" to="5">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="5" to="6">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="6" to="7">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="7" to="8">
<condition id="219">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="8" to="9">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="9" to="10">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="10" to="11">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="11" to="12">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="12" to="13">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="13" to="14">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="14" to="15">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="15" to="18">
<condition id="391">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="15" to="16">
<condition id="394">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="16" to="17">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="17" to="15">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="18" to="19">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="19" to="20">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="20" to="21">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="21" to="22">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="22" to="23">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="23" to="24">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="24" to="25">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="25" to="26">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="26" to="29">
<condition id="395">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="26" to="27">
<condition id="398">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="27" to="28">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="28" to="26">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="29" to="30">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="30" to="31">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="31" to="32">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="32" to="33">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="33" to="34">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="34" to="35">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="35" to="36">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="36" to="37">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="37" to="40">
<condition id="399">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="37" to="38">
<condition id="402">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="38" to="39">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="39" to="37">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="40" to="41">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="41" to="42">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="43">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="43" to="44">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="44" to="45">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="45" to="46">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="46" to="47">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="47" to="48">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="48" to="51">
<condition id="403">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="48" to="49">
<condition id="406">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="49" to="50">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="50" to="48">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="51" to="52">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="52" to="53">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="53" to="54">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="54" to="55">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="55" to="56">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="56" to="57">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="57" to="58">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="58" to="59">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="59" to="62">
<condition id="407">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="59" to="60">
<condition id="410">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="60" to="61">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="61" to="59">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="62" to="63">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="63" to="64">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="64" to="65">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="65" to="66">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="66" to="67">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="67" to="68">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="68" to="69">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="69" to="70">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="70" to="73">
<condition id="411">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="70" to="71">
<condition id="414">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="71" to="72">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="72" to="70">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="73" to="74">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="74" to="75">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="75" to="78">
<condition id="415">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="75" to="76">
<condition id="418">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="76" to="77">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="77" to="75">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="78" to="79">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="79" to="80">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="80" to="81">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="81" to="82">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="82" to="83">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="83" to="86">
<condition id="419">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="83" to="84">
<condition id="422">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="84" to="85">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="85" to="83">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="86" to="87">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="87" to="88">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="88" to="89">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="89" to="90">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="90" to="91">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="91" to="94">
<condition id="423">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="91" to="92">
<condition id="426">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="92" to="93">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="93" to="91">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="94" to="95">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="95" to="96">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="96" to="97">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="97" to="98">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="98" to="99">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="99" to="102">
<condition id="427">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="99" to="100">
<condition id="430">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="100" to="101">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="101" to="99">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="102" to="103">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="103" to="104">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="104" to="105">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="105" to="106">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="106" to="107">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="107" to="110">
<condition id="431">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="107" to="108">
<condition id="434">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="108" to="109">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="109" to="107">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="110" to="111">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="111" to="112">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="112" to="113">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="113" to="114">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="114" to="115">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="115" to="118">
<condition id="435">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="115" to="116">
<condition id="438">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="116" to="117">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="117" to="115">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="118" to="119">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="119" to="120">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="120" to="121">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="121" to="122">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="122" to="7">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:0  %frame_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_in)

]]></node>
<StgValue><ssdm name="frame_in_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1  %frame_out2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %frame_out2)

]]></node>
<StgValue><ssdm name="frame_out2_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2  %bgmodel1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bgmodel1)

]]></node>
<StgValue><ssdm name="bgmodel1_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:3  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init)

]]></node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:4  %tmp_114_cast = sext i32 %frame_in_read to i33

]]></node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:5  %tmp_115_cast = sext i32 %frame_out2_read to i33

]]></node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
newFuncRoot:6  %tmp_113 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bgmodel1_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:7  %tmp_116_cast = zext i30 %tmp_113 to i31

]]></node>
<StgValue><ssdm name="tmp_116_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %frame_out, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(float* %bgmodel, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 614400, [1 x i8]* @p_str1805, [6 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:11  %part_bgmodel = alloca [5120 x float], align 16

]]></node>
<StgValue><ssdm name="part_bgmodel"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %part_frame_in = alloca [640 x i8], align 16

]]></node>
<StgValue><ssdm name="part_frame_in"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:13  %part_frame_out = alloca [640 x i1], align 1

]]></node>
<StgValue><ssdm name="part_frame_out"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:14  %part2_bgmodel = alloca [5120 x float], align 16

]]></node>
<StgValue><ssdm name="part2_bgmodel"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %part2_frame_in = alloca [640 x i8], align 16

]]></node>
<StgValue><ssdm name="part2_frame_in"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:16  %part2_frame_out = alloca [640 x i1], align 1

]]></node>
<StgValue><ssdm name="part2_frame_out"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:17  %part3_bgmodel = alloca [5120 x float], align 16

]]></node>
<StgValue><ssdm name="part3_bgmodel"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:18  %part3_frame_in = alloca [640 x i8], align 16

]]></node>
<StgValue><ssdm name="part3_frame_in"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:19  %part3_frame_out = alloca [640 x i1], align 1

]]></node>
<StgValue><ssdm name="part3_frame_out"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:20  br i1 %init_read, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="30">
<![CDATA[
.preheader.preheader:0  %tmp_114 = zext i30 %tmp_113 to i64

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
.preheader.preheader:1  %bgmodel_addr = getelementptr float* %bgmodel, i64 %tmp_114

]]></node>
<StgValue><ssdm name="bgmodel_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:2  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr, i32 614400)

]]></node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:3  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
.preheader:0  %p = phi i20 [ %p_1, %0 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader:1  %exitcond = icmp eq i20 %p, -434176

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 614400, i64 614400, i64 614400)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader:3  %p_1 = add i20 %p, 1

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:0  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr, float 0.000000e+00, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="156" st_id="3" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="158" st_id="5" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.loopexit.loopexit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr)

]]></node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %learningRate = phi float [ 0.000000e+00, %newFuncRoot ], [ 1.000000e+00, %.loopexit.loopexit ]

]]></node>
<StgValue><ssdm name="learningRate"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %part = phi i7 [ 0, %.loopexit ], [ %part_1, %burst.wr.end141 ]

]]></node>
<StgValue><ssdm name="part"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %tmp_54 = icmp ult i7 %part, -8

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_54, label %2, label %.exitStub

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="16" op_0_bw="16" op_1_bw="7" op_2_bw="9">
<![CDATA[
:1  %p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %part, i9 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="17" op_0_bw="16">
<![CDATA[
:2  %p_shl_cast = zext i16 %p_shl to i17

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
:3  %p_shl2 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %part, i7 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="17" op_0_bw="14">
<![CDATA[
:4  %p_shl2_cast = zext i14 %p_shl2 to i17

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %tmp_55 = add i17 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="33" op_0_bw="17">
<![CDATA[
:6  %tmp_115 = zext i17 %tmp_55 to i33

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:7  %tmp_116 = add i33 %tmp_114_cast, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="33">
<![CDATA[
:8  %tmp_117 = sext i33 %tmp_116 to i64

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:9  %frame_out_addr = getelementptr i8* %frame_out, i64 %tmp_117

]]></node>
<StgValue><ssdm name="frame_out_addr"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="177" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="179" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="180" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="181" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1810) nounwind

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header:0  %indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:1  %exitcond1 = icmp eq i10 %indvar, -384

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header:3  %indvar_next = add i10 %indvar, 1

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header:4  br i1 %exitcond1, label %burst.rd.end, label %burst.rd.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="191" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body:3  %frame_out_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr)

]]></node>
<StgValue><ssdm name="frame_out_addr_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body:1  %empty_73 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body:4  %tmp_58 = zext i10 %indvar to i64

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body:5  %part_frame_in_addr = getelementptr [640 x i8]* %part_frame_in, i64 0, i64 %tmp_58

]]></node>
<StgValue><ssdm name="part_frame_in_addr"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
burst.rd.body:6  store i8 %frame_out_addr_read, i8* %part_frame_in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body:8  br label %burst.rd.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="19" op_0_bw="19" op_1_bw="7" op_2_bw="12">
<![CDATA[
burst.rd.end:0  %p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i7.i12(i7 %part, i12 0)

]]></node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="20" op_0_bw="19">
<![CDATA[
burst.rd.end:1  %p_shl3_cast = zext i19 %p_shl3 to i20

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
burst.rd.end:2  %p_shl4 = call i17 @_ssdm_op_BitConcatenate.i17.i7.i10(i7 %part, i10 0)

]]></node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="20" op_0_bw="17">
<![CDATA[
burst.rd.end:3  %p_shl4_cast = zext i17 %p_shl4 to i20

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
burst.rd.end:4  %tmp_56 = add i20 %p_shl3_cast, %p_shl4_cast

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="31" op_0_bw="20">
<![CDATA[
burst.rd.end:5  %tmp_118 = zext i20 %tmp_56 to i31

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end:6  %tmp_119 = add i31 %tmp_116_cast, %tmp_118

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end:7  %tmp_120 = zext i31 %tmp_119 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end:8  %bgmodel_addr_17 = getelementptr float* %bgmodel, i64 %tmp_120

]]></node>
<StgValue><ssdm name="bgmodel_addr_17"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="211" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="213" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="214" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="215" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end:9  %p_rd_req158 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req158"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end:10  br label %burst.rd.header7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="217" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header7:0  %indvar9 = phi i13 [ 0, %burst.rd.end ], [ %indvar_next1, %burst.rd.body8 ]

]]></node>
<StgValue><ssdm name="indvar9"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header7:1  %exitcond4 = icmp eq i13 %indvar9, -3072

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header7:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header7:3  %indvar_next1 = add i13 %indvar9, 1

]]></node>
<StgValue><ssdm name="indvar_next1"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header7:4  br i1 %exitcond4, label %burst.rd.end6, label %burst.rd.body8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body8:3  %bgmodel_addr_17_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="bgmodel_addr_17_read"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body8:0  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin1"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body8:1  %empty_75 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body8:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_part_bgmodel_OC_bgmo) nounwind

]]></node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body8:4  %tmp_61 = zext i13 %indvar9 to i64

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body8:5  %part_bgmodel_addr = getelementptr [5120 x float]* %part_bgmodel, i64 0, i64 %tmp_61

]]></node>
<StgValue><ssdm name="part_bgmodel_addr"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
burst.rd.body8:6  store float %bgmodel_addr_17_read, float* %part_bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body8:7  %burstread_rend16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend16"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body8:8  br label %burst.rd.header7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="231" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end6:0  %tmp_59 = add i17 %tmp_55, 640

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="33" op_0_bw="17">
<![CDATA[
burst.rd.end6:1  %tmp_121 = zext i17 %tmp_59 to i33

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end6:2  %tmp_122 = add i33 %tmp_114_cast, %tmp_121

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="64" op_0_bw="33">
<![CDATA[
burst.rd.end6:3  %tmp_123 = sext i33 %tmp_122 to i64

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end6:4  %frame_out_addr_2 = getelementptr i8* %frame_out, i64 %tmp_123

]]></node>
<StgValue><ssdm name="frame_out_addr_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="236" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="237" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="238" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="239" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="241" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="242" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end6:5  %p_rd_req159 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_2, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req159"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end6:6  br label %burst.rd.header19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header19:0  %indvar1 = phi i10 [ 0, %burst.rd.end6 ], [ %indvar_next2, %burst.rd.body20 ]

]]></node>
<StgValue><ssdm name="indvar1"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header19:1  %exitcond5 = icmp eq i10 %indvar1, -384

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header19:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header19:3  %indvar_next2 = add i10 %indvar1, 1

]]></node>
<StgValue><ssdm name="indvar_next2"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header19:4  br i1 %exitcond5, label %burst.rd.end18, label %burst.rd.body20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="249" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body20:3  %frame_out_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_2)

]]></node>
<StgValue><ssdm name="frame_out_addr_2_read"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="250" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body20:0  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin2"/></StgValue>
</operation>

<operation id="251" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body20:1  %empty_77 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="252" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body20:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="253" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body20:4  %tmp_64 = zext i10 %indvar1 to i64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="254" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body20:5  %part2_frame_in_addr = getelementptr [640 x i8]* %part2_frame_in, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="part2_frame_in_addr"/></StgValue>
</operation>

<operation id="255" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
burst.rd.body20:6  store i8 %frame_out_addr_2_read, i8* %part2_frame_in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body20:7  %burstread_rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin2) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend31"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body20:8  br label %burst.rd.header19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="258" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
burst.rd.end18:0  %tmp_62 = add i20 %tmp_56, 5120

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="259" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="31" op_0_bw="20">
<![CDATA[
burst.rd.end18:1  %tmp_124 = zext i20 %tmp_62 to i31

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="260" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end18:2  %tmp_125 = add i31 %tmp_116_cast, %tmp_124

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="261" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end18:3  %tmp_126 = zext i31 %tmp_125 to i64

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="262" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end18:4  %bgmodel_addr_18 = getelementptr float* %bgmodel, i64 %tmp_126

]]></node>
<StgValue><ssdm name="bgmodel_addr_18"/></StgValue>
</operation>

<operation id="263" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="264" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="265" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="266" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="267" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="268" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="269" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end18:5  %p_rd_req160 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req160"/></StgValue>
</operation>

<operation id="270" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end18:6  br label %burst.rd.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="271" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header34:0  %indvar2 = phi i13 [ 0, %burst.rd.end18 ], [ %indvar_next3, %burst.rd.body35 ]

]]></node>
<StgValue><ssdm name="indvar2"/></StgValue>
</operation>

<operation id="272" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header34:1  %exitcond6 = icmp eq i13 %indvar2, -3072

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="273" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header34:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header34:3  %indvar_next3 = add i13 %indvar2, 1

]]></node>
<StgValue><ssdm name="indvar_next3"/></StgValue>
</operation>

<operation id="275" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header34:4  br i1 %exitcond6, label %burst.rd.end33, label %burst.rd.body35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="276" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body35:3  %bgmodel_addr_18_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="bgmodel_addr_18_read"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="277" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body35:0  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin3"/></StgValue>
</operation>

<operation id="278" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body35:1  %empty_79 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind

]]></node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body35:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part2_bgmodel_OC_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body35:4  %tmp_67 = zext i13 %indvar2 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="281" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body35:5  %part2_bgmodel_addr = getelementptr [5120 x float]* %part2_bgmodel, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="part2_bgmodel_addr"/></StgValue>
</operation>

<operation id="282" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
burst.rd.body35:6  store float %bgmodel_addr_18_read, float* %part2_bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body35:7  %burstread_rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin3) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend45"/></StgValue>
</operation>

<operation id="284" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body35:8  br label %burst.rd.header34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="285" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
burst.rd.end33:0  %tmp_65 = add i17 %tmp_55, 1280

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="33" op_0_bw="17">
<![CDATA[
burst.rd.end33:1  %tmp_127 = zext i17 %tmp_65 to i33

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.rd.end33:2  %tmp_128 = add i33 %tmp_114_cast, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="33">
<![CDATA[
burst.rd.end33:3  %tmp_129 = sext i33 %tmp_128 to i64

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.rd.end33:4  %frame_out_addr_3 = getelementptr i8* %frame_out, i64 %tmp_129

]]></node>
<StgValue><ssdm name="frame_out_addr_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="290" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="291" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="292" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="293" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="294" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="295" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="296" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end33:5  %p_rd_req161 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %frame_out_addr_3, i32 640)

]]></node>
<StgValue><ssdm name="p_rd_req161"/></StgValue>
</operation>

<operation id="297" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end33:6  br label %burst.rd.header48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="298" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.rd.header48:0  %indvar3 = phi i10 [ 0, %burst.rd.end33 ], [ %indvar_next4, %burst.rd.body49 ]

]]></node>
<StgValue><ssdm name="indvar3"/></StgValue>
</operation>

<operation id="299" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header48:1  %exitcond7 = icmp eq i10 %indvar3, -384

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="300" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header48:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.rd.header48:3  %indvar_next4 = add i10 %indvar3, 1

]]></node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="302" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header48:4  br i1 %exitcond7, label %burst.rd.end47, label %burst.rd.body49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="303" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
burst.rd.body49:3  %frame_out_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %frame_out_addr_3)

]]></node>
<StgValue><ssdm name="frame_out_addr_3_read"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="304" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body49:0  %burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin4"/></StgValue>
</operation>

<operation id="305" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body49:1  %empty_81 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str29) nounwind

]]></node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="306" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body49:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

]]></node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="307" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="10">
<![CDATA[
burst.rd.body49:4  %tmp_70 = zext i10 %indvar3 to i64

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body49:5  %part3_frame_in_addr = getelementptr [640 x i8]* %part3_frame_in, i64 0, i64 %tmp_70

]]></node>
<StgValue><ssdm name="part3_frame_in_addr"/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
burst.rd.body49:6  store i8 %frame_out_addr_3_read, i8* %part3_frame_in_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body49:7  %burstread_rend60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin4) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend60"/></StgValue>
</operation>

<operation id="311" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body49:8  br label %burst.rd.header48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="312" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
burst.rd.end47:0  %tmp_68 = add i20 %tmp_56, 10240

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="313" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="31" op_0_bw="20">
<![CDATA[
burst.rd.end47:1  %tmp_130 = zext i20 %tmp_68 to i31

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="314" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
burst.rd.end47:2  %tmp_131 = add i31 %tmp_116_cast, %tmp_130

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="315" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="31">
<![CDATA[
burst.rd.end47:3  %tmp_132 = zext i31 %tmp_131 to i64

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="316" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
burst.rd.end47:4  %bgmodel_addr_19 = getelementptr float* %bgmodel, i64 %tmp_132

]]></node>
<StgValue><ssdm name="bgmodel_addr_19"/></StgValue>
</operation>

<operation id="317" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="318" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="319" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="320" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="321" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="322" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="323" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end47:5  %p_rd_req162 = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_rd_req162"/></StgValue>
</operation>

<operation id="324" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end47:6  br label %burst.rd.header63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="325" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.rd.header63:0  %indvar4 = phi i13 [ 0, %burst.rd.end47 ], [ %indvar_next5, %burst.rd.body64 ]

]]></node>
<StgValue><ssdm name="indvar4"/></StgValue>
</operation>

<operation id="326" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header63:1  %exitcond8 = icmp eq i13 %indvar4, -3072

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="327" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.rd.header63:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.rd.header63:3  %indvar_next5 = add i13 %indvar4, 1

]]></node>
<StgValue><ssdm name="indvar_next5"/></StgValue>
</operation>

<operation id="329" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.rd.header63:4  br i1 %exitcond8, label %burst.rd.end62, label %burst.rd.body64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="330" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
burst.rd.body64:3  %bgmodel_addr_19_read = call float @_ssdm_op_Read.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="bgmodel_addr_19_read"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="331" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body64:0  %burstread_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstread_rbegin5"/></StgValue>
</operation>

<operation id="332" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.rd.body64:1  %empty_83 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="333" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.body64:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopName([29 x i8]* @memcpy_OC_part3_bgmodel_OC_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="334" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="64" op_0_bw="13">
<![CDATA[
burst.rd.body64:4  %tmp_73 = zext i13 %indvar4 to i64

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="335" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.rd.body64:5  %part3_bgmodel_addr = getelementptr [5120 x float]* %part3_bgmodel, i64 0, i64 %tmp_73

]]></node>
<StgValue><ssdm name="part3_bgmodel_addr"/></StgValue>
</operation>

<operation id="336" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
burst.rd.body64:6  store float %bgmodel_addr_19_read, float* %part3_bgmodel_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.body64:7  %burstread_rend74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin5) nounwind

]]></node>
<StgValue><ssdm name="burstread_rend74"/></StgValue>
</operation>

<operation id="338" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.body64:8  br label %burst.rd.header63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="339" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:1  call fastcc void @bgsub_process([640 x i8]* %part_frame_in, [640 x i1]* %part_frame_out, [5120 x float]* %part_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:2  call fastcc void @bgsub_process([640 x i8]* %part2_frame_in, [640 x i1]* %part2_frame_out, [5120 x float]* %part2_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:3  call fastcc void @bgsub_process([640 x i8]* %part3_frame_in, [640 x i1]* %part3_frame_out, [5120 x float]* %part3_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="342" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.rd.end62:0  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1810, i32 %tmp) nounwind

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="343" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:1  call fastcc void @bgsub_process([640 x i8]* %part_frame_in, [640 x i1]* %part_frame_out, [5120 x float]* %part_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:2  call fastcc void @bgsub_process([640 x i8]* %part2_frame_in, [640 x i1]* %part2_frame_out, [5120 x float]* %part2_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="32" op_4_bw="32">
<![CDATA[
burst.rd.end62:3  call fastcc void @bgsub_process([640 x i8]* %part3_frame_in, [640 x i1]* %part3_frame_out, [5120 x float]* %part3_bgmodel, float %learningRate) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.rd.end62:4  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1812) nounwind

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="347" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.rd.end62:5  %p_wr_req163 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_17, i32 5120)

]]></node>
<StgValue><ssdm name="p_wr_req163"/></StgValue>
</operation>

<operation id="348" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
burst.rd.end62:6  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="349" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header:0  %indvar5 = phi i13 [ 0, %burst.rd.end62 ], [ %indvar_next6, %burst.wr.body ]

]]></node>
<StgValue><ssdm name="indvar5"/></StgValue>
</operation>

<operation id="350" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:1  %exitcond9 = icmp eq i13 %indvar5, -3072

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="351" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header:3  %indvar_next6 = add i13 %indvar5, 1

]]></node>
<StgValue><ssdm name="indvar_next6"/></StgValue>
</operation>

<operation id="353" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header:4  br i1 %exitcond9, label %burst.wr.header86.preheader, label %burst.wr.body

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="64" op_0_bw="13">
<![CDATA[
burst.wr.body:3  %tmp_74 = zext i13 %indvar5 to i64

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="355" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body:4  %part_bgmodel_addr_1 = getelementptr [5120 x float]* %part_bgmodel, i64 0, i64 %tmp_74

]]></node>
<StgValue><ssdm name="part_bgmodel_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="357" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body:5  %part_bgmodel_load = load float* %part_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="358" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin"/></StgValue>
</operation>

<operation id="359" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body:1  %empty_85 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str41) nounwind

]]></node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="360" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_bgmodel_OC_part_bgmo) nounwind

]]></node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="361" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_17, float %part_bgmodel_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend"/></StgValue>
</operation>

<operation id="363" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body:8  br label %burst.wr.header

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="364" st_id="78" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp164"/></StgValue>
</operation>

<operation id="365" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.header86.preheader:1  %tmp_133 = add i33 %tmp_115, %tmp_115_cast

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="366" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.header86.preheader:2  %tmp_134 = sext i33 %tmp_133 to i64

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header86.preheader:3  %frame_out_addr_4 = getelementptr i8* %frame_out, i64 %tmp_134

]]></node>
<StgValue><ssdm name="frame_out_addr_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="368" st_id="79" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp164"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="369" st_id="80" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp164"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="370" st_id="81" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp164"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="371" st_id="82" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header86.preheader:0  %p_wr_resp164 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_17)

]]></node>
<StgValue><ssdm name="p_wr_resp164"/></StgValue>
</operation>

<operation id="372" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header86.preheader:4  %p_wr_req156 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_4, i32 640)

]]></node>
<StgValue><ssdm name="p_wr_req156"/></StgValue>
</operation>

<operation id="373" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header86.preheader:5  br label %burst.wr.header86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="374" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.wr.header86:0  %indvar6 = phi i10 [ %indvar_next7, %burst.wr.body87 ], [ 0, %burst.wr.header86.preheader ]

]]></node>
<StgValue><ssdm name="indvar6"/></StgValue>
</operation>

<operation id="375" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header86:1  %exitcond2 = icmp eq i10 %indvar6, -384

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="376" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header86:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header86:3  %indvar_next7 = add i10 %indvar6, 1

]]></node>
<StgValue><ssdm name="indvar_next7"/></StgValue>
</operation>

<operation id="378" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header86:4  br i1 %exitcond2, label %burst.wr.header99.preheader, label %burst.wr.body87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="64" op_0_bw="10">
<![CDATA[
burst.wr.body87:3  %tmp_76 = zext i10 %indvar6 to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="380" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body87:4  %part_frame_out_addr = getelementptr [640 x i1]* %part_frame_out, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="part_frame_out_addr"/></StgValue>
</operation>

<operation id="381" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body87:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part_frame_out_load"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="382" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body87:5  %part_frame_out_load = load i1* %part_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part_frame_out_load"/></StgValue>
</operation>

<operation id="383" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body87:6  %extLd = select i1 %part_frame_out_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="384" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body87:0  %burstwrite_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin1"/></StgValue>
</operation>

<operation id="385" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body87:1  %empty_70 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str52) nounwind

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="386" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body87:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="387" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body87:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_4, i8 %extLd, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body87:8  %burstwrite_rend96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin1) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend96"/></StgValue>
</operation>

<operation id="389" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body87:9  br label %burst.wr.header86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="390" st_id="86" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp157"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="391" st_id="87" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp157"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="392" st_id="88" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp157"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="393" st_id="89" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp157"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="394" st_id="90" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header99.preheader:0  %p_wr_resp157 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_4)

]]></node>
<StgValue><ssdm name="p_wr_resp157"/></StgValue>
</operation>

<operation id="395" st_id="90" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header99.preheader:1  %p_wr_req154 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_18, i32 5120)

]]></node>
<StgValue><ssdm name="p_wr_req154"/></StgValue>
</operation>

<operation id="396" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header99.preheader:2  br label %burst.wr.header99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="397" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header99:0  %indvar7 = phi i13 [ %indvar_next8, %burst.wr.body100 ], [ 0, %burst.wr.header99.preheader ]

]]></node>
<StgValue><ssdm name="indvar7"/></StgValue>
</operation>

<operation id="398" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header99:1  %exitcond3 = icmp eq i13 %indvar7, -3072

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="399" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header99:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header99:3  %indvar_next8 = add i13 %indvar7, 1

]]></node>
<StgValue><ssdm name="indvar_next8"/></StgValue>
</operation>

<operation id="401" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header99:4  br i1 %exitcond3, label %burst.wr.header113.preheader, label %burst.wr.body100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="13">
<![CDATA[
burst.wr.body100:3  %tmp_78 = zext i13 %indvar7 to i64

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="403" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body100:4  %part2_bgmodel_addr_1 = getelementptr [5120 x float]* %part2_bgmodel, i64 0, i64 %tmp_78

]]></node>
<StgValue><ssdm name="part2_bgmodel_addr_1"/></StgValue>
</operation>

<operation id="404" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body100:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part2_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="405" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body100:5  %part2_bgmodel_load = load float* %part2_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part2_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="406" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body100:0  %burstwrite_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin2"/></StgValue>
</operation>

<operation id="407" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body100:1  %empty_68 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str180) nounwind

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="408" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body100:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part2_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="409" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body100:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_18, float %part2_bgmodel_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body100:7  %burstwrite_rend110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin2) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend110"/></StgValue>
</operation>

<operation id="411" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body100:8  br label %burst.wr.header99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="412" st_id="94" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp155"/></StgValue>
</operation>

<operation id="413" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.header113.preheader:1  %tmp_135 = add i33 %tmp_121, %tmp_115_cast

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="414" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.header113.preheader:2  %tmp_136 = sext i33 %tmp_135 to i64

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="415" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header113.preheader:3  %frame_out_addr_5 = getelementptr i8* %frame_out, i64 %tmp_136

]]></node>
<StgValue><ssdm name="frame_out_addr_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="416" st_id="95" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp155"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="417" st_id="96" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp155"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="418" st_id="97" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp155"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="419" st_id="98" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header113.preheader:0  %p_wr_resp155 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_18)

]]></node>
<StgValue><ssdm name="p_wr_resp155"/></StgValue>
</operation>

<operation id="420" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header113.preheader:4  %p_wr_req152 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_5, i32 640)

]]></node>
<StgValue><ssdm name="p_wr_req152"/></StgValue>
</operation>

<operation id="421" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header113.preheader:5  br label %burst.wr.header113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="422" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.wr.header113:0  %indvar8 = phi i10 [ %indvar_next9, %burst.wr.body114 ], [ 0, %burst.wr.header113.preheader ]

]]></node>
<StgValue><ssdm name="indvar8"/></StgValue>
</operation>

<operation id="423" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header113:1  %exitcond10 = icmp eq i10 %indvar8, -384

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="424" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header113:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header113:3  %indvar_next9 = add i10 %indvar8, 1

]]></node>
<StgValue><ssdm name="indvar_next9"/></StgValue>
</operation>

<operation id="426" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header113:4  br i1 %exitcond10, label %burst.wr.header128.preheader, label %burst.wr.body114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="64" op_0_bw="10">
<![CDATA[
burst.wr.body114:3  %tmp_80 = zext i10 %indvar8 to i64

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="428" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body114:4  %part2_frame_out_addr = getelementptr [640 x i1]* %part2_frame_out, i64 0, i64 %tmp_80

]]></node>
<StgValue><ssdm name="part2_frame_out_addr"/></StgValue>
</operation>

<operation id="429" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body114:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part2_frame_out_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="430" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body114:5  %part2_frame_out_load = load i1* %part2_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part2_frame_out_load"/></StgValue>
</operation>

<operation id="431" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body114:6  %extLd1 = select i1 %part2_frame_out_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="432" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body114:0  %burstwrite_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin3"/></StgValue>
</operation>

<operation id="433" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body114:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str308) nounwind

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="434" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body114:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="435" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body114:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_5, i8 %extLd1, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body114:8  %burstwrite_rend125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin3) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend125"/></StgValue>
</operation>

<operation id="437" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body114:9  br label %burst.wr.header113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="438" st_id="102" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

]]></node>
<StgValue><ssdm name="p_wr_resp153"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="439" st_id="103" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

]]></node>
<StgValue><ssdm name="p_wr_resp153"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="440" st_id="104" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

]]></node>
<StgValue><ssdm name="p_wr_resp153"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="441" st_id="105" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

]]></node>
<StgValue><ssdm name="p_wr_resp153"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="442" st_id="106" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.header128.preheader:0  %p_wr_resp153 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_5)

]]></node>
<StgValue><ssdm name="p_wr_resp153"/></StgValue>
</operation>

<operation id="443" st_id="106" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
burst.wr.header128.preheader:1  %p_wr_req150 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %bgmodel_addr_19, i32 5120)

]]></node>
<StgValue><ssdm name="p_wr_req150"/></StgValue>
</operation>

<operation id="444" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header128.preheader:2  br label %burst.wr.header128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="445" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
burst.wr.header128:0  %indvar10 = phi i13 [ %indvar_next10, %burst.wr.body129 ], [ 0, %burst.wr.header128.preheader ]

]]></node>
<StgValue><ssdm name="indvar10"/></StgValue>
</operation>

<operation id="446" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header128:1  %exitcond11 = icmp eq i13 %indvar10, -3072

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="447" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header128:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5120, i64 5120, i64 5120)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
burst.wr.header128:3  %indvar_next10 = add i13 %indvar10, 1

]]></node>
<StgValue><ssdm name="indvar_next10"/></StgValue>
</operation>

<operation id="449" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header128:4  br i1 %exitcond11, label %burst.wr.header142.preheader, label %burst.wr.body129

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="64" op_0_bw="13">
<![CDATA[
burst.wr.body129:3  %tmp_82 = zext i13 %indvar10 to i64

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="451" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body129:4  %part3_bgmodel_addr_1 = getelementptr [5120 x float]* %part3_bgmodel, i64 0, i64 %tmp_82

]]></node>
<StgValue><ssdm name="part3_bgmodel_addr_1"/></StgValue>
</operation>

<operation id="452" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body129:5  %part3_bgmodel_load = load float* %part3_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part3_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="453" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="13">
<![CDATA[
burst.wr.body129:5  %part3_bgmodel_load = load float* %part3_bgmodel_addr_1, align 4

]]></node>
<StgValue><ssdm name="part3_bgmodel_load"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="454" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body129:0  %burstwrite_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin4"/></StgValue>
</operation>

<operation id="455" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body129:1  %empty_64 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str433) nounwind

]]></node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="456" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body129:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bgmodel_OC_part3_bgm) nounwind

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="457" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
burst.wr.body129:6  call void @_ssdm_op_Write.m_axi.floatP(float* %bgmodel_addr_19, float %part3_bgmodel_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body129:7  %burstwrite_rend139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin4) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend139"/></StgValue>
</operation>

<operation id="459" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body129:8  br label %burst.wr.header128

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="460" st_id="110" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="p_wr_resp151"/></StgValue>
</operation>

<operation id="461" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
burst.wr.header142.preheader:1  %tmp_137 = add i33 %tmp_127, %tmp_115_cast

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="462" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="64" op_0_bw="33">
<![CDATA[
burst.wr.header142.preheader:2  %tmp_138 = sext i33 %tmp_137 to i64

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="463" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
burst.wr.header142.preheader:3  %frame_out_addr_6 = getelementptr i8* %frame_out, i64 %tmp_138

]]></node>
<StgValue><ssdm name="frame_out_addr_6"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="464" st_id="111" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="p_wr_resp151"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="465" st_id="112" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="p_wr_resp151"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="466" st_id="113" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="p_wr_resp151"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="467" st_id="114" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
burst.wr.header142.preheader:0  %p_wr_resp151 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %bgmodel_addr_19)

]]></node>
<StgValue><ssdm name="p_wr_resp151"/></StgValue>
</operation>

<operation id="468" st_id="114" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.header142.preheader:4  %p_wr_req148 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %frame_out_addr_6, i32 640)

]]></node>
<StgValue><ssdm name="p_wr_req148"/></StgValue>
</operation>

<operation id="469" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.header142.preheader:5  br label %burst.wr.header142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="470" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
burst.wr.header142:0  %indvar11 = phi i10 [ %indvar_next11, %burst.wr.body143 ], [ 0, %burst.wr.header142.preheader ]

]]></node>
<StgValue><ssdm name="indvar11"/></StgValue>
</operation>

<operation id="471" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header142:1  %exitcond12 = icmp eq i10 %indvar11, -384

]]></node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="472" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
burst.wr.header142:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
burst.wr.header142:3  %indvar_next11 = add i10 %indvar11, 1

]]></node>
<StgValue><ssdm name="indvar_next11"/></StgValue>
</operation>

<operation id="474" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
burst.wr.header142:4  br i1 %exitcond12, label %burst.wr.end141, label %burst.wr.body143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="64" op_0_bw="10">
<![CDATA[
burst.wr.body143:3  %tmp_84 = zext i10 %indvar11 to i64

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="476" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
burst.wr.body143:4  %part3_frame_out_addr = getelementptr [640 x i1]* %part3_frame_out, i64 0, i64 %tmp_84

]]></node>
<StgValue><ssdm name="part3_frame_out_addr"/></StgValue>
</operation>

<operation id="477" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body143:5  %part3_frame_out_load = load i1* %part3_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part3_frame_out_load"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="478" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="1" op_0_bw="10">
<![CDATA[
burst.wr.body143:5  %part3_frame_out_load = load i1* %part3_frame_out_addr, align 1

]]></node>
<StgValue><ssdm name="part3_frame_out_load"/></StgValue>
</operation>

<operation id="479" st_id="116" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
burst.wr.body143:6  %extLd2 = select i1 %part3_frame_out_load, i8 -1, i8 0

]]></node>
<StgValue><ssdm name="extLd2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="480" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body143:0  %burstwrite_rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rbegin5"/></StgValue>
</operation>

<operation id="481" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
burst.wr.body143:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str472) nounwind

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="482" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
burst.wr.body143:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="483" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
burst.wr.body143:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %frame_out_addr_6, i8 %extLd2, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.body143:8  %burstwrite_rend154 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin5) nounwind

]]></node>
<StgValue><ssdm name="burstwrite_rend154"/></StgValue>
</operation>

<operation id="485" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.body143:9  br label %burst.wr.header142

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="486" st_id="118" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

]]></node>
<StgValue><ssdm name="p_wr_resp149"/></StgValue>
</operation>

<operation id="487" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
burst.wr.end141:2  %part_1 = add i7 %part, 3

]]></node>
<StgValue><ssdm name="part_1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="488" st_id="119" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

]]></node>
<StgValue><ssdm name="p_wr_resp149"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="489" st_id="120" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

]]></node>
<StgValue><ssdm name="p_wr_resp149"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="490" st_id="121" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

]]></node>
<StgValue><ssdm name="p_wr_resp149"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="491" st_id="122" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
burst.wr.end141:0  %p_wr_resp149 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %frame_out_addr_6)

]]></node>
<StgValue><ssdm name="p_wr_resp149"/></StgValue>
</operation>

<operation id="492" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
burst.wr.end141:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1812, i32 %tmp_71) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="493" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="0">
<![CDATA[
burst.wr.end141:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
