# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do regtest_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:20 on May 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_file
# -- Compiling architecture Behavior of reg_file
# End time: 18:07:20 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/reg_test/../Project/vhdl/reg_test.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:20 on May 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/reg_test/../Project/vhdl/reg_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_test
# -- Compiling architecture behavior of reg_test
# End time: 18:07:20 on May 27,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/reg_test/../Project/vhdl/reg_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:20 on May 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/reg_test/../Project/vhdl/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_file
# -- Compiling architecture Behavior of reg_file
# End time: 18:07:21 on May 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  reg_test
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" reg_test 
# Start time: 18:07:21 on May 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.reg_test(behavior)
# Loading work.reg_file(behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
add wave -position end  sim:/reg_test/a/reg_bus
restart
run 200ns
# End time: 18:07:52 on May 27,2020, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
