TRACE::2020-09-26.20:53:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.20:53:43::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-09-26.20:53:43::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW"
		}]
}
TRACE::2020-09-26.20:53:43::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-09-26.20:53:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.20:53:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.20:53:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:43::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.20:53:43::SCWPlatform::Generating the sources  .
TRACE::2020-09-26.20:53:43::SCWBDomain::Generating boot domain sources.
TRACE::2020-09-26.20:53:43::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:43::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-26.20:53:43::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:43::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.20:53:43::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.20:53:43::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.20:53:43::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.20:53:53::SCWPlatform::Generating sources Done.
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-09-26.20:53:53::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-09-26.20:53:53::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-09-26.20:53:53::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.20:53:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-26.20:53:53::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:53:53::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:53:53::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.20:53:53::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.20:53:53::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.20:53:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.20:53:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:53::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:53:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:54::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:54::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:54::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:54::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:54::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:54::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:54::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:54::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:54::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:54::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:54::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.20:53:54::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-26.20:53:55::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-09-26.20:53:55::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.20:53:55::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-09-26.20:53:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.20:53:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.20:53:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.20:53:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-09-26.20:53:56::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.20:53:56::SCWSystem::Not a boot domain 
LOG::2020-09-26.20:53:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.20:53:56::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.20:53:56::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.20:53:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-09-26.20:53:56::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-09-26.20:53:56::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.20:53:56::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-09-26.20:53:56::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-09-26.20:53:56::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.20:53:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:53:56::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:53:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.20:53:56::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.20:53:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.20:53:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-09-26.20:53:56::SCWMssOS::skipping the bsp build ... 
TRACE::2020-09-26.20:53:56::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.20:53:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.20:53:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-09-26.20:53:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-09-26.20:53:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.20:53:56::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-09-26.20:53:56::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-09-26.20:53:56::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.20:53:56::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-09-26.20:53:56::SCWSystem::dir created 
TRACE::2020-09-26.20:53:56::SCWSystem::Writing the bif 
TRACE::2020-09-26.20:53:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.20:53:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.20:53:56::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.20:53:56::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:56::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Opened existing hwdb Conv_Accel_Top_0
TRACE::2020-09-26.20:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:57::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:53:57::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:53:57::SCWPlatform::Clearing the existing platform
TRACE::2020-09-26.20:53:57::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-26.20:53:57::SCWBDomain::clearing the fsbl build
TRACE::2020-09-26.20:53:57::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:53:57::SCWSystem::Clearing the domains completed.
TRACE::2020-09-26.20:53:57::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:57::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:57::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-26.20:53:59::SCWPlatform::Opened new HwDB with name Conv_Accel_Top_1
TRACE::2020-09-26.20:53:59::SCWReader::Active system found as  Convolution_Accelerator_HW
TRACE::2020-09-26.20:53:59::SCWReader::Handling sysconfig Convolution_Accelerator_HW
TRACE::2020-09-26.20:53:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.20:53:59::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.20:53:59::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.20:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:53:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:53:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:53:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:53:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:53:59::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:53:59::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:53:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-26.20:54:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-09-26.20:54:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-09-26.20:54:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.20:54:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWReader::No isolation master present  
TRACE::2020-09-26.20:54:00::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-26.20:54:00::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-09-26.20:54:00::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-26.20:54:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWReader::No isolation master present  
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.20:54:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.20:54:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.20:54:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.20:54:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.20:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:01::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:01::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:01::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:01::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:01::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:11::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:11::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:11::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:11::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:11::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:11::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:11::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:18::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:18::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:19::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:19::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:23::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:23::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"9d979310daebb14d28c090f13beeb7a7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::In reload Mss file.
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:24::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:24::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:54:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:54:24::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:54:24::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.20:54:24::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-09-26.20:54:26::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-09-26.20:54:39::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-09-26.20:54:39::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.20:54:39::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-09-26.20:54:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.20:54:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.20:54:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.20:54:40::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.20:54:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:54:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:54:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:54:40::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:54:40::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:54:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:54:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:40::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:54:40::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:54:40::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.20:54:40::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.20:54:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.20:54:40::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make 
TRACE::2020-09-26.20:54:40::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.20:54:40::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.20:54:40::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.20:54:40::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.20:54:40::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.20:54:40::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:54:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:54:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:54:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:54:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.20:54:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.20:54:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:54:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:54:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.20:54:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.20:54:40::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.20:54:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:54:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:54:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:40::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.20:54:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:40::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.20:54:41::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.20:54:41::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:54:41::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:54:41::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:54:41::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:54:41::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:41::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.20:54:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.20:54:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.20:54:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:41::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.20:54:41::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:42::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.20:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.20:54:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.20:54:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:42::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:42::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.20:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:54:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:54:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:42::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:42::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.20:54:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:42::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.20:54:42::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.20:54:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:43::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.20:54:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.20:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:54:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:54:43::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:43::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.20:54:43::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.20:54:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:43::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.20:54:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.20:54:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:54:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:54:43::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:43::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.20:54:43::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.20:54:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:44::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.20:54:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.20:54:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:45::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.20:54:45::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.20:54:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:45::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.20:54:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.20:54:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.20:54:45::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.20:54:45::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.20:54:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:45::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.20:54:45::SCWBDomain::"Compiling gpio"

TRACE::2020-09-26.20:54:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:46::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.20:54:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.20:54:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:46::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.20:54:46::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.20:54:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:47::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.20:54:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.20:54:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:47::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:47::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:47::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.20:54:47::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.20:54:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:48::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.20:54:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.20:54:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:54:48::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:54:48::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:48::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.20:54:48::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.20:54:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:48::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.20:54:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.20:54:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:48::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.20:54:48::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.20:54:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:49::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.20:54:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.20:54:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.20:54:49::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.20:54:49::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.20:54:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:49::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.20:54:49::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.20:54:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:50::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.20:54:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.20:54:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.20:54:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.20:54:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:50::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.20:54:50::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.20:54:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:54::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.20:54:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.20:54:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:54::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.20:54:54::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.20:54:55::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:55::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.20:54:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.20:54:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:54:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:54:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:54:55::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:55::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.20:54:55::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.20:54:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:56::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.20:54:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.20:54:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:56::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.20:54:56::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.20:54:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:57::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.20:54:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.20:54:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:57::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.20:54:57::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.20:54:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:58::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.20:54:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.20:54:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:54:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:54:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.20:54:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:58::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.20:54:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.20:54:58::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.20:54:58::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.20:54:58::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.20:54:58::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.20:54:58::SCWBDomain::include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.20:54:59::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.20:54:59::SCWBDomain::0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.20:54:59::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.20:54:59::SCWBDomain::0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.20:54:59::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.20:54:59::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.20:54:59::SCWBDomain::0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.20:54:59::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.20:54:59::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.20:54:59::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.20:54:59::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.20:54:59::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-09-26.20:54:59::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.20:54:59::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.20:54:59::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                               -Wl,-
TRACE::2020-09-26.20:54:59::SCWBDomain::-gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.20:55:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.20:55:00::SCWSystem::Not a boot domain 
LOG::2020-09-26.20:55:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.20:55:00::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.20:55:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.20:55:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-09-26.20:55:00::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-09-26.20:55:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.20:55:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:55:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:55:00::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:55:00::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:55:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:55:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-09-26.20:55:00::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-09-26.20:55:00::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-09-26.20:55:00::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-26.20:55:00::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-09-26.20:55:00::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-26.20:55:00::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.20:55:00::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.20:55:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.20:55:00::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.20:55:00::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.20:55:00::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.20:55:00::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.20:55:00::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.20:55:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.20:55:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:55:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:55:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:55:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:55:00::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.20:55:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.20:55:00::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:55:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:55:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.20:55:00::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.20:55:00::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:00::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:00::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:00::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.20:55:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:55:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:55:00::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.20:55:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.20:55:01::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:55:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:55:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.20:55:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.20:55:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.20:55:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.20:55:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.20:55:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.20:55:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:55:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:55:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.20:55:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:01::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.20:55:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.20:55:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:55:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:55:02::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:02::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.20:55:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.20:55:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.20:55:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.20:55:03::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:03::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.20:55:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.20:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:04::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.20:55:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.20:55:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.20:55:05::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.20:55:05::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.20:55:05::SCWMssOS::"Compiling gpio"

TRACE::2020-09-26.20:55:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.20:55:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:05::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.20:55:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.20:55:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:06::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.20:55:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.20:55:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.20:55:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.20:55:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:07::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.20:55:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.20:55:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:08::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:08::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:08::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.20:55:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.20:55:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.20:55:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.20:55:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.20:55:08::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.20:55:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.20:55:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.20:55:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.20:55:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:09::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.20:55:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.20:55:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:13::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.20:55:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.20:55:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.20:55:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.20:55:14::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.20:55:14::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.20:55:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.20:55:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.20:55:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.20:55:15::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.20:55:15::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.20:55:16::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.20:55:16::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.20:55:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.20:55:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.20:55:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.20:55:16::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-09-26.20:55:16::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-09-26.20:55:16::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.20:55:16::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-09-26.20:55:16::SCWSystem::dir created 
TRACE::2020-09-26.20:55:16::SCWSystem::Writing the bif 
TRACE::2020-09-26.20:55:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.20:55:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.20:55:16::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:55:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:55:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:55:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:55:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:55:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:55:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:55:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:16::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c58441172c8a3817573e9bf84bb75634",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.20:55:16::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.20:55:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.20:55:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.20:55:16::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.20:55:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.20:55:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.20:55:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.20:55:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:42:48::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make clean
TRACE::2020-09-26.21:42:48::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-09-26.21:42:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-09-26.21:42:48::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-09-26.21:42:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.21:42:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-09-26.21:42:49::SCWMssOS::cleaning the bsp 
TRACE::2020-09-26.21:42:49::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.21:42:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.21:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.21:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.21:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.21:42:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.21:42:50::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-09-26.21:42:56::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-09-26.21:42:56::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.21:42:56::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-09-26.21:42:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.21:42:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.21:42:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.21:42:56::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.21:42:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:42:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:42:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:42:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:42:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:42:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:42:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:42:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:42:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:42:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:42:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:42:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:42:56::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.21:42:56::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.21:42:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.21:42:56::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make 
TRACE::2020-09-26.21:42:56::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.21:42:56::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.21:42:56::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.21:42:56::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:42:56::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:42:56::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:42:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:42:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:42:56::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:42:56::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:42:56::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:42:56::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:56::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:56::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:56::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:56::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:42:56::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:42:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:42:56::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:42:56::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.21:42:57::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.21:42:57::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:42:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:42:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.21:42:57::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.21:42:57::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:42:57::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:42:57::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:57::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:42:57::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:42:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:57::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:57::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:57::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:42:58::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:42:58::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:42:58::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:42:58::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.21:42:58::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.21:42:58::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:42:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:42:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:58::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:42:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:42:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:42:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:42:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:58::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:42:58::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.21:42:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:42:59::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:42:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:42:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:42:59::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:42:59::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:42:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:42:59::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:42:59::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.21:43:00::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:00::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:43:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:43:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:43:00::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:43:00::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:00::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:00::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:43:00::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.21:43:01::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:01::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:43:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:43:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:01::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:01::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:43:01::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.21:43:02::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:02::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:43:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:43:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:43:02::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:43:02::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.21:43:02::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:02::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:43:02::SCWBDomain::"Compiling gpio"

TRACE::2020-09-26.21:43:03::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:03::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:43:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:43:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:03::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:03::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:43:03::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.21:43:04::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:04::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:43:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:43:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:04::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:04::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:04::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:43:04::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.21:43:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:05::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:43:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:43:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:43:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:43:05::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:05::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:43:05::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.21:43:05::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:05::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:43:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:43:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:05::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:05::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:43:05::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.21:43:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:06::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:43:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:43:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:43:06::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:43:06::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.21:43:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:06::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:43:06::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.21:43:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:07::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:43:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:43:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:43:07::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:43:07::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:07::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:43:07::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.21:43:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:11::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:43:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:43:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:11::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:43:11::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.21:43:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:12::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:43:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:43:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:43:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:43:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:12::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:43:12::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.21:43:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:13::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:43:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:43:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:13::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:43:13::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.21:43:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:14::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:43:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.21:43:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:14::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:43:14::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.21:43:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:16::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:43:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.21:43:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:16::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:43:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:43:16::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:43:16::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.21:43:16::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.21:43:16::SCWBDomain::include -I.

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:43:16::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.21:43:16::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:43:16::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.21:43:16::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:43:16::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:43:17::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:43:17::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:43:17::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:43:17::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:43:17::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:43:17::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.21:43:17::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:43:17::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-09-26.21:43:17::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.21:43:17::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.21:43:17::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                               -Wl,-
TRACE::2020-09-26.21:43:17::SCWBDomain::-gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.21:43:17::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.21:43:17::SCWSystem::Not a boot domain 
LOG::2020-09-26.21:43:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.21:43:17::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.21:43:17::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.21:43:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-09-26.21:43:17::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-09-26.21:43:17::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.21:43:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:43:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:43:17::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:43:17::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:43:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:43:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:43:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:17::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.21:43:17::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.21:43:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.21:43:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.21:43:17::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.21:43:17::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.21:43:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.21:43:17::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.21:43:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:43:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:43:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:43:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:43:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:43:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:43:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:43:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:43:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:43:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:43:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.21:43:18::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.21:43:18::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:43:18::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:43:18::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:43:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.21:43:18::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.21:43:18::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:43:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:43:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:43:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:43:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:43:19::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:43:19::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.21:43:19::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.21:43:19::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:43:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:43:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:43:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:19::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:19::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:19::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.21:43:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:43:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:43:20::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:43:20::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:20::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.21:43:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:43:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:43:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:43:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:21::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.21:43:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:43:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:22::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.21:43:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:43:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:43:23::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:43:23::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.21:43:23::SCWMssOS::"Compiling gpio"

TRACE::2020-09-26.21:43:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:43:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:24::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:24::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.21:43:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:43:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:25::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.21:43:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:43:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:43:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:43:25::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:26::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.21:43:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:43:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:26::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.21:43:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:43:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:43:26::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:43:26::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.21:43:26::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.21:43:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:43:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:43:28::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:43:28::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:28::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.21:43:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:43:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:32::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.21:43:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:43:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:43:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:43:33::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:43:33::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.21:43:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:43:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:43:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:43:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:43:34::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.21:43:35::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.21:43:35::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.21:43:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.21:43:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.21:43:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.21:43:35::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-09-26.21:43:35::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-09-26.21:43:35::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.21:43:35::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-09-26.21:43:35::SCWSystem::dir created 
TRACE::2020-09-26.21:43:35::SCWSystem::Writing the bif 
TRACE::2020-09-26.21:43:35::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.21:43:35::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.21:43:35::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:43:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:43:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:43:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:43:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:43:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:43:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:43:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:35::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c58441172c8a3817573e9bf84bb75634",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.21:43:35::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:43:35::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:43:35::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:43:35::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:43:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:43:35::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:43:35::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:43:35::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:07::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make clean
TRACE::2020-09-26.21:48:07::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2020-09-26.21:48:07::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2020-09-26.21:48:07::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2020-09-26.21:48:07::SCWMssOS::cleaning the bsp 
TRACE::2020-09-26.21:48:07::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s clean 

TRACE::2020-09-26.21:48:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2020-09-26.21:48:08::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2020-09-26.21:48:20::SCWPlatform::Started generating the artifacts platform Convolution_Accelerator_HW
TRACE::2020-09-26.21:48:20::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-26.21:48:20::SCWPlatform::Started generating the artifacts for system configuration Convolution_Accelerator_HW
LOG::2020-09-26.21:48:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-09-26.21:48:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-09-26.21:48:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.21:48:20::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-09-26.21:48:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:48:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:48:20::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:48:20::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:48:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:48:20::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:48:20::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:48:20::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:48:20::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-09-26.21:48:20::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.21:48:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-09-26.21:48:20::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl & make 
TRACE::2020-09-26.21:48:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-09-26.21:48:20::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.21:48:20::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.21:48:20::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:48:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:48:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:48:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:48:20::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.21:48:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.21:48:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:20::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:48:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:48:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.21:48:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.21:48:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:20::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:48:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:48:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.21:48:21::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.21:48:21::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:21::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:21::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Compiling ddrps"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:21::SCWBDomain::cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:48:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:21::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:21::SCWBDomain::_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:48:21::SCWBDomain::"Compiling devcfg"

TRACE::2020-09-26.21:48:22::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:22::SCWBDomain::cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-09-26.21:48:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:48:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:22::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:22::SCWBDomain::_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:48:22::SCWBDomain::"Compiling dmaps"

TRACE::2020-09-26.21:48:23::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:23::SCWBDomain::cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-09-26.21:48:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:48:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:23::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:23::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:23::SCWBDomain::_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:48:23::SCWBDomain::"Compiling emacps"

TRACE::2020-09-26.21:48:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:24::SCWBDomain::cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2020-09-26.21:48:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:48:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:24::SCWBDomain::_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:48:24::SCWBDomain::"Compiling gpiops"

TRACE::2020-09-26.21:48:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:25::SCWBDomain::cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-09-26.21:48:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:48:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:48:25::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:48:25::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.21:48:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:25::SCWBDomain::_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:48:25::SCWBDomain::"Compiling gpio"

TRACE::2020-09-26.21:48:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:26::SCWBDomain::cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-09-26.21:48:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:48:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:26::SCWBDomain::_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:48:26::SCWBDomain::"Compiling qspips"

TRACE::2020-09-26.21:48:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:27::SCWBDomain::cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-09-26.21:48:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:48:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:27::SCWBDomain::_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:48:27::SCWBDomain::"Compiling scugic"

TRACE::2020-09-26.21:48:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:28::SCWBDomain::cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:48:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:28::SCWBDomain::_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Compiling scutimer"

TRACE::2020-09-26.21:48:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:28::SCWBDomain::cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:48:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:28::SCWBDomain::_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Compiling scuwdt"

TRACE::2020-09-26.21:48:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:28::SCWBDomain::cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:48:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:48:28::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:48:28::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-09-26.21:48:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:28::SCWBDomain::_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:48:28::SCWBDomain::"Compiling sdps"

TRACE::2020-09-26.21:48:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:30::SCWBDomain::cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-09-26.21:48:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:48:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:48:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:48:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:30::SCWBDomain::_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:48:30::SCWBDomain::"Compiling standalone"

TRACE::2020-09-26.21:48:33::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:33::SCWBDomain::cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2020-09-26.21:48:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:48:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:33::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:33::SCWBDomain::_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:48:33::SCWBDomain::"Compiling uartps"

TRACE::2020-09-26.21:48:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:34::SCWBDomain::cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-09-26.21:48:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:48:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:34::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:34::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:34::SCWBDomain::_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:48:34::SCWBDomain::"Compiling usbps"

TRACE::2020-09-26.21:48:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:35::SCWBDomain::cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-09-26.21:48:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:48:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:36::SCWBDomain::_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:48:36::SCWBDomain::"Compiling xadcps"

TRACE::2020-09-26.21:48:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:37::SCWBDomain::cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-09-26.21:48:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-09-26.21:48:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:37::SCWBDomain::_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:48:37::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-09-26.21:48:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:38::SCWBDomain::cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-09-26.21:48:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-09-26.21:48:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:38::SCWBDomain::_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:48:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/ps7_
TRACE::2020-09-26.21:48:38::SCWBDomain::cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-09-26.21:48:38::SCWBDomain::'Finished building libraries'

TRACE::2020-09-26.21:48:38::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-09-26.21:48:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-09-26.21:48:38::SCWBDomain::include -I.

TRACE::2020-09-26.21:48:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:48:38::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:48:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-09-26.21:48:38::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:48:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:48:38::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:48:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-09-26.21:48:38::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:48:39::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:48:39::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-09-26.21:48:39::SCWBDomain::0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:48:39::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-09-26.21:48:39::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-09-26.21:48:39::SCWBDomain::9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-09-26.21:48:39::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-09-26.21:48:39::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2020-09-26.21:48:39::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-09-26.21:48:39::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-09-26.21:48:39::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                               -Wl,-
TRACE::2020-09-26.21:48:39::SCWBDomain::-gc-sections -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-09-26.21:48:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-09-26.21:48:39::SCWSystem::Not a boot domain 
LOG::2020-09-26.21:48:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-09-26.21:48:39::SCWDomain::Generating domain artifcats
TRACE::2020-09-26.21:48:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-26.21:48:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/qemu/
TRACE::2020-09-26.21:48:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/sw/Convolution_Accelerator_HW/standalone_domain/qemu/
TRACE::2020-09-26.21:48:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-26.21:48:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:48:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:48:39::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:48:39::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:48:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:48:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:39::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-09-26.21:48:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-26.21:48:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-26.21:48:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-09-26.21:48:39::SCWMssOS::doing bsp build ... 
TRACE::2020-09-26.21:48:39::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-09-26.21:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-09-26.21:48:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-09-26.21:48:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:48:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:48:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:48:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:48:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:48:40::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-09-26.21:48:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-09-26.21:48:40::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-09-26.21:48:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-09-26.21:48:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-09-26.21:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-09-26.21:48:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-09-26.21:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-09-26.21:48:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-09-26.21:48:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:40::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-09-26.21:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-09-26.21:48:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-09-26.21:48:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-09-26.21:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Compiling ddrps"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-09-26.21:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Compiling devcfg"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-09-26.21:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:41::SCWMssOS::"Compiling dmaps"

TRACE::2020-09-26.21:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2020-09-26.21:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-09-26.21:48:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-09-26.21:48:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:42::SCWMssOS::"Compiling emacps"

TRACE::2020-09-26.21:48:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-09-26.21:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:43::SCWMssOS::"Compiling gpiops"

TRACE::2020-09-26.21:48:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-09-26.21:48:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:48:44::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:48:44::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.21:48:44::SCWMssOS::"Compiling gpio"

TRACE::2020-09-26.21:48:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-09-26.21:48:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:45::SCWMssOS::"Compiling qspips"

TRACE::2020-09-26.21:48:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-09-26.21:48:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:46::SCWMssOS::"Compiling scugic"

TRACE::2020-09-26.21:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-09-26.21:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-09-26.21:48:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-09-26.21:48:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:47::SCWMssOS::"Compiling scutimer"

TRACE::2020-09-26.21:48:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-09-26.21:48:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:47::SCWMssOS::"Compiling scuwdt"

TRACE::2020-09-26.21:48:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-09-26.21:48:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-09-26.21:48:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-09-26.21:48:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-09-26.21:48:48::SCWMssOS::"Compiling sdps"

TRACE::2020-09-26.21:48:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-09-26.21:48:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-09-26.21:48:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-09-26.21:48:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:49::SCWMssOS::"Compiling standalone"

TRACE::2020-09-26.21:48:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-09-26.21:48:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:53::SCWMssOS::"Compiling uartps"

TRACE::2020-09-26.21:48:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-09-26.21:48:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-09-26.21:48:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-09-26.21:48:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-09-26.21:48:54::SCWMssOS::"Compiling usbps"

TRACE::2020-09-26.21:48:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-09-26.21:48:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-09-26.21:48:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-09-26.21:48:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-09-26.21:48:55::SCWMssOS::"Compiling xadcps"

TRACE::2020-09-26.21:48:56::SCWMssOS::'Finished building libraries'

TRACE::2020-09-26.21:48:56::SCWMssOS::Copying to export directory.
TRACE::2020-09-26.21:48:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-26.21:48:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-26.21:48:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-09-26.21:48:56::SCWSystem::Completed Processing the sysconfig Convolution_Accelerator_HW
LOG::2020-09-26.21:48:56::SCWPlatform::Completed generating the artifacts for system configuration Convolution_Accelerator_HW
TRACE::2020-09-26.21:48:56::SCWPlatform::Started preparing the platform 
TRACE::2020-09-26.21:48:56::SCWSystem::Writing the bif file for system config Convolution_Accelerator_HW
TRACE::2020-09-26.21:48:56::SCWSystem::dir created 
TRACE::2020-09-26.21:48:56::SCWSystem::Writing the bif 
TRACE::2020-09-26.21:48:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-26.21:48:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-26.21:48:56::SCWPlatform::Completed generating the platform
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:48:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:48:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:48:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:48:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:48:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:48:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:48:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:56::SCWWriter::formatted JSON is {
	"platformName":	"Convolution_Accelerator_HW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Convolution_Accelerator_HW",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Conv_Accel_Top.xsa",
	"platIntHandOff":	"<platformDir>/hw/Conv_Accel_Top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Convolution_Accelerator_HW",
	"systems":	[{
			"systemName":	"Convolution_Accelerator_HW",
			"systemDesc":	"Convolution_Accelerator_HW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Convolution_Accelerator_HW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fcd11d334dce0d4c4ded94f385342f9",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"c58441172c8a3817573e9bf84bb75634",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_coresight_comp_0",
							"stdout":	"ps7_coresight_comp_0",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-26.21:48:56::SCWPlatform::updated the xpfm file.
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw
TRACE::2020-09-26.21:48:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa
TRACE::2020-09-26.21:48:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2020-09-26.21:48:56::SCWPlatform::Trying to set the existing hwdb with name Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Opened existing hwdb Conv_Accel_Top_1
TRACE::2020-09-26.21:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-26.21:48:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-09-26.21:48:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-09-26.21:48:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
