INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
