Protel Design System Design Rule Check
PCB File : D:\Users\Jonn\Documents\git\QUTMS_Radio\QUTMS-RADIO-M2M-V00\RADM-B00-V00.PcbDoc
Date     : 8/03/2021
Time     : 9:20:25 PM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: 1 Net Tie failed verification
   Component FIL2-DBP.868.U.A.30 (3820mil,2645mil) on Top Layer, Component FIL2-DBP.868.U.A.30 (3820mil,2645mil) on Top Layer, has isolated copper

Processing Rule : Clearance Constraint (Gap=14.5mil) (InNet('XBEE RF FILT')),(All)
   Violation between Clearance Constraint: (11.417mil < 14.5mil) Between Pad U1-36(3821.024mil,2914.449mil) on Top Layer And Region (0 hole(s)) Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=14.5mil) (InNet('XBEE RF')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=9mil) (Max=10mil) (Preferred=10mil) (InNet('XBEE RF FILT'))
Rule Violations :0

Processing Rule : Width Constraint (Min=9mil) (Max=10mil) (Preferred=10mil) (InNet('XBEE RF'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D2-1(2522.598mil,4327.756mil) on Top Layer And Pad D2-2(2560mil,4327.756mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D2-4(2597.402mil,4422.244mil) on Top Layer And Pad D2-5(2560mil,4422.244mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad FIL1-3(3713.701mil,2747.362mil) on Top Layer And Pad FIL1-5(3619.213mil,2747.362mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad FIL1-3(3713.701mil,2747.362mil) on Top Layer And Polygon Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad FIL1-4(3713.701mil,2542.638mil) on Top Layer And Pad FIL1-6(3619.213mil,2542.638mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad FIL1-4(3713.701mil,2542.638mil) on Top Layer And Polygon Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad FIL2-3(3932.205mil,2519.488mil) on Top Layer And Polygon Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.598mil < 10mil) Between Pad FIL2-4(3932.205mil,2770.512mil) on Top Layer And Polygon Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [8.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(3820mil,2186.024mil) on Top Layer And Pad J1-2(3761.929mil,2125.984mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad J1-1(3820mil,2186.024mil) on Top Layer And Pad J1-2(3878.071mil,2125.984mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.89mil < 10mil) Between Pad U1-38(3584.803mil,3575.866mil) on Multi-Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [2.89mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-1(3219.173mil,4564.843mil) on Top Layer And Pad U3-2(3219.173mil,4590.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-10(3219.173mil,4795.157mil) on Top Layer And Pad U3-9(3219.173mil,4769.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-11(2990.827mil,4795.157mil) on Top Layer And Pad U3-12(2990.827mil,4769.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-12(2990.827mil,4769.567mil) on Top Layer And Pad U3-13(2990.827mil,4743.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-14(2990.827mil,4718.386mil) on Top Layer And Pad U3-15(2990.827mil,4692.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-15(2990.827mil,4692.795mil) on Top Layer And Pad U3-16(2990.827mil,4667.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-16(2990.827mil,4667.205mil) on Top Layer And Pad U3-17(2990.827mil,4641.614mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-18(2990.827mil,4616.024mil) on Top Layer And Pad U3-19(2990.827mil,4590.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-19(2990.827mil,4590.433mil) on Top Layer And Pad U3-20(2990.827mil,4564.843mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-2(3219.173mil,4590.433mil) on Top Layer And Pad U3-3(3219.173mil,4616.024mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-4(3219.173mil,4641.614mil) on Top Layer And Pad U3-5(3219.173mil,4667.205mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-5(3219.173mil,4667.205mil) on Top Layer And Pad U3-6(3219.173mil,4692.795mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-7(3219.173mil,4718.386mil) on Top Layer And Pad U3-8(3219.173mil,4743.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U3-8(3219.173mil,4743.976mil) on Top Layer And Pad U3-9(3219.173mil,4769.567mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
Rule Violations :25

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.071mil < 10mil) Between Arc (3177.756mil,4020.866mil) on Top Overlay And Pad SHIELD1-1(3228.347mil,4058.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.118mil < 10mil) Between Arc (3219.173mil,4540.835mil) on Top Overlay And Pad U3-1(3219.173mil,4564.843mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.118mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(2881.236mil,4615mil) on Top Layer And Track (2860mil,4585mil)(2910mil,4585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(2881.236mil,4615mil) on Top Layer And Track (2860mil,4645mil)(2910mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-1(2881.236mil,4615mil) on Top Layer And Track (2860mil,4645mil)(2910mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-1(2881.236mil,4615mil) on Top Layer And Track (2910mil,4585mil)(2910mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C10-2(2818.764mil,4615mil) on Top Layer And Track (2790mil,4585mil)(2790mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(2818.764mil,4615mil) on Top Layer And Track (2790mil,4585mil)(2840mil,4585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(2818.764mil,4615mil) on Top Layer And Track (2790mil,4645mil)(2840mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(2818.764mil,4615mil) on Top Layer And Track (2790mil,4645mil)(2840mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3705mil,3966.236mil) on Top Layer And Track (3675mil,3945mil)(3675mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3705mil,3966.236mil) on Top Layer And Track (3675mil,3945mil)(3675mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-1(3705mil,3966.236mil) on Top Layer And Track (3675mil,3995mil)(3735mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3705mil,3966.236mil) on Top Layer And Track (3735mil,3945mil)(3735mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(2730mil,4343.764mil) on Top Layer And Track (2700mil,4315mil)(2700mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(2730mil,4343.764mil) on Top Layer And Track (2700mil,4315mil)(2700mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-1(2730mil,4343.764mil) on Top Layer And Track (2700mil,4315mil)(2760mil,4315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-1(2730mil,4343.764mil) on Top Layer And Track (2760mil,4315mil)(2760mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(2730mil,4406.236mil) on Top Layer And Track (2700mil,4385mil)(2700mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(2730mil,4406.236mil) on Top Layer And Track (2700mil,4385mil)(2700mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C11-2(2730mil,4406.236mil) on Top Layer And Track (2700mil,4435mil)(2760mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(2730mil,4406.236mil) on Top Layer And Track (2760mil,4385mil)(2760mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3705mil,3903.764mil) on Top Layer And Track (3675mil,3875mil)(3675mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3705mil,3903.764mil) on Top Layer And Track (3675mil,3875mil)(3675mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C1-2(3705mil,3903.764mil) on Top Layer And Track (3675mil,3875mil)(3735mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-2(3705mil,3903.764mil) on Top Layer And Track (3735mil,3875mil)(3735mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-2(4645.669mil,4343.366mil) on Top Layer And Track (4600.669mil,4309.449mil)(4600.669mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad C14-2(4645.669mil,4343.366mil) on Top Layer And Track (4600.669mil,4309.449mil)(4690.669mil,4309.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad C14-2(4645.669mil,4343.366mil) on Top Layer And Track (4690.669mil,4309.449mil)(4690.669mil,4374.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3645mil,3966.236mil) on Top Layer And Track (3615mil,3945mil)(3615mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3645mil,3966.236mil) on Top Layer And Track (3615mil,3945mil)(3615mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C2-1(3645mil,3966.236mil) on Top Layer And Track (3615mil,3995mil)(3675mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3645mil,3966.236mil) on Top Layer And Track (3675mil,3945mil)(3675mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3645mil,3966.236mil) on Top Layer And Track (3675mil,3945mil)(3675mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3645mil,3903.764mil) on Top Layer And Track (3615mil,3875mil)(3615mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3645mil,3903.764mil) on Top Layer And Track (3615mil,3875mil)(3615mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C2-2(3645mil,3903.764mil) on Top Layer And Track (3615mil,3875mil)(3675mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3645mil,3903.764mil) on Top Layer And Track (3675mil,3875mil)(3675mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-2(3645mil,3903.764mil) on Top Layer And Track (3675mil,3875mil)(3675mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3585mil,3966.236mil) on Top Layer And Track (3555mil,3945mil)(3555mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C3-1(3585mil,3966.236mil) on Top Layer And Track (3555mil,3995mil)(3615mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3585mil,3966.236mil) on Top Layer And Track (3615mil,3945mil)(3615mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3585mil,3966.236mil) on Top Layer And Track (3615mil,3945mil)(3615mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3585mil,3903.764mil) on Top Layer And Track (3555mil,3875mil)(3555mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C3-2(3585mil,3903.764mil) on Top Layer And Track (3555mil,3875mil)(3615mil,3875mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3585mil,3903.764mil) on Top Layer And Track (3615mil,3875mil)(3615mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-2(3585mil,3903.764mil) on Top Layer And Track (3615mil,3875mil)(3615mil,3925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3710mil,4418.764mil) on Top Layer And Track (3680mil,4390mil)(3680mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C4-1(3710mil,4418.764mil) on Top Layer And Track (3680mil,4390mil)(3740mil,4390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3710mil,4418.764mil) on Top Layer And Track (3740mil,4390mil)(3740mil,4440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3710mil,4481.236mil) on Top Layer And Track (3680mil,4460mil)(3680mil,4510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C4-2(3710mil,4481.236mil) on Top Layer And Track (3680mil,4510mil)(3740mil,4510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-2(3710mil,4481.236mil) on Top Layer And Track (3740mil,4460mil)(3740mil,4510mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C5-2(3877.528mil,4465mil) on Top Layer And Track (3848.764mil,4435mil)(3848.764mil,4495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3877.528mil,4465mil) on Top Layer And Track (3848.764mil,4435mil)(3898.764mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C5-2(3877.528mil,4465mil) on Top Layer And Track (3848.764mil,4495mil)(3898.764mil,4495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3886.236mil,3965mil) on Top Layer And Track (3865mil,3935mil)(3915mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(3886.236mil,3965mil) on Top Layer And Track (3865mil,3995mil)(3915mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C6-1(3886.236mil,3965mil) on Top Layer And Track (3915mil,3935mil)(3915mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C6-2(3823.764mil,3965mil) on Top Layer And Track (3795mil,3935mil)(3795mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3823.764mil,3965mil) on Top Layer And Track (3795mil,3935mil)(3845mil,3935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-2(3823.764mil,3965mil) on Top Layer And Track (3795mil,3995mil)(3845mil,3995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(3550mil,4836.236mil) on Top Layer And Track (3520mil,4815mil)(3520mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C7-1(3550mil,4836.236mil) on Top Layer And Track (3520mil,4865mil)(3580mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-1(3550mil,4836.236mil) on Top Layer And Track (3580mil,4815mil)(3580mil,4865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3550mil,4773.764mil) on Top Layer And Track (3520mil,4745mil)(3520mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C7-2(3550mil,4773.764mil) on Top Layer And Track (3520mil,4745mil)(3580mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C7-2(3550mil,4773.764mil) on Top Layer And Track (3520mil,4745mil)(3580mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(3550mil,4773.764mil) on Top Layer And Track (3580mil,4745mil)(3580mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(3550mil,4533.764mil) on Top Layer And Track (3520mil,4505mil)(3520mil,4555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-1(3550mil,4533.764mil) on Top Layer And Track (3520mil,4505mil)(3580mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(3550mil,4533.764mil) on Top Layer And Track (3580mil,4505mil)(3580mil,4555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(3550mil,4596.236mil) on Top Layer And Track (3520mil,4575mil)(3520mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-2(3550mil,4596.236mil) on Top Layer And Track (3520mil,4625mil)(3580mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C8-2(3550mil,4596.236mil) on Top Layer And Track (3520mil,4625mil)(3580mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(3550mil,4596.236mil) on Top Layer And Track (3580mil,4575mil)(3580mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(2881.236mil,4535mil) on Top Layer And Track (2860mil,4505mil)(2910mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(2881.236mil,4535mil) on Top Layer And Track (2860mil,4565mil)(2910mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad C9-2(2881.236mil,4535mil) on Top Layer And Track (2910mil,4505mil)(2910mil,4565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad D1-1(3780mil,2400mil) on Top Layer And Track (3759.685mil,2375mil)(3759.685mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-1(3780mil,2400mil) on Top Layer And Track (3759.685mil,2375mil)(3789.685mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-1(3780mil,2400mil) on Top Layer And Track (3759.685mil,2425mil)(3789.685mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-2(3819.37mil,2400mil) on Top Layer And Track (3809.685mil,2375mil)(3839.685mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad D1-2(3819.37mil,2400mil) on Top Layer And Track (3809.685mil,2425mil)(3839.685mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad D1-2(3819.37mil,2400mil) on Top Layer And Track (3839.685mil,2375mil)(3839.685mil,2425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-1(4113.764mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4085mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-1(4113.764mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4085mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4113.764mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4135mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4113.764mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4135mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-1(4113.764mil,4340mil) on Top Layer And Track (4085mil,4370mil)(4135mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-2(4176.236mil,4340mil) on Top Layer And Track (4155mil,4310mil)(4205mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-2(4176.236mil,4340mil) on Top Layer And Track (4155mil,4310mil)(4205mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS1-2(4176.236mil,4340mil) on Top Layer And Track (4155mil,4370mil)(4205mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS1-2(4176.236mil,4340mil) on Top Layer And Track (4205mil,4310mil)(4205mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-1(3466.236mil,4415mil) on Top Layer And Track (3445mil,4385mil)(3495mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-1(3466.236mil,4415mil) on Top Layer And Track (3445mil,4445mil)(3495mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-1(3466.236mil,4415mil) on Top Layer And Track (3445mil,4445mil)(3495mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS13-1(3466.236mil,4415mil) on Top Layer And Track (3495mil,4385mil)(3495mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS13-2(3403.764mil,4415mil) on Top Layer And Track (3375mil,4385mil)(3375mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-2(3403.764mil,4415mil) on Top Layer And Track (3375mil,4385mil)(3425mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-2(3403.764mil,4415mil) on Top Layer And Track (3375mil,4445mil)(3425mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS13-2(3403.764mil,4415mil) on Top Layer And Track (3375mil,4445mil)(3425mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS2-1(4113.764mil,4280mil) on Top Layer And Track (4085mil,4250mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS2-1(4113.764mil,4280mil) on Top Layer And Track (4085mil,4250mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4113.764mil,4280mil) on Top Layer And Track (4085mil,4250mil)(4135mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4113.764mil,4280mil) on Top Layer And Track (4085mil,4310mil)(4135mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-1(4113.764mil,4280mil) on Top Layer And Track (4085mil,4310mil)(4135mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4176.236mil,4280mil) on Top Layer And Track (4155mil,4250mil)(4205mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4176.236mil,4280mil) on Top Layer And Track (4155mil,4310mil)(4205mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS2-2(4176.236mil,4280mil) on Top Layer And Track (4155mil,4310mil)(4205mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS2-2(4176.236mil,4280mil) on Top Layer And Track (4205mil,4250mil)(4205mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4666.236mil,2650mil) on Top Layer And Track (4645mil,2620mil)(4695mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4666.236mil,2650mil) on Top Layer And Track (4645mil,2680mil)(4695mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-1(4666.236mil,2650mil) on Top Layer And Track (4645mil,2680mil)(4695mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS3-1(4666.236mil,2650mil) on Top Layer And Track (4695mil,2620mil)(4695mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS3-2(4603.764mil,2650mil) on Top Layer And Track (4575mil,2620mil)(4575mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4603.764mil,2650mil) on Top Layer And Track (4575mil,2620mil)(4625mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4603.764mil,2650mil) on Top Layer And Track (4575mil,2680mil)(4625mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS3-2(4603.764mil,2650mil) on Top Layer And Track (4575mil,2680mil)(4625mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4516.236mil,2650mil) on Top Layer And Track (4495mil,2620mil)(4545mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4516.236mil,2650mil) on Top Layer And Track (4495mil,2680mil)(4545mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-1(4516.236mil,2650mil) on Top Layer And Track (4495mil,2680mil)(4545mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-1(4516.236mil,2650mil) on Top Layer And Track (4545mil,2620mil)(4545mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS4-2(4453.764mil,2650mil) on Top Layer And Track (4425mil,2620mil)(4425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4453.764mil,2650mil) on Top Layer And Track (4425mil,2620mil)(4475mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4453.764mil,2650mil) on Top Layer And Track (4425mil,2680mil)(4475mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS4-2(4453.764mil,2650mil) on Top Layer And Track (4425mil,2680mil)(4475mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4085mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-1(4113.764mil,4630mil) on Top Layer And Track (4085mil,4660mil)(4135mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4600mil)(4205mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS5-2(4176.236mil,4630mil) on Top Layer And Track (4155mil,4660mil)(4205mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS5-2(4176.236mil,4630mil) on Top Layer And Track (4205mil,4600mil)(4205mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS6-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4235mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-1(4263.764mil,4630mil) on Top Layer And Track (4235mil,4660mil)(4285mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-2(4326.236mil,4630mil) on Top Layer And Track (4305mil,4600mil)(4355mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-2(4326.236mil,4630mil) on Top Layer And Track (4305mil,4600mil)(4355mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS6-2(4326.236mil,4630mil) on Top Layer And Track (4305mil,4660mil)(4355mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS6-2(4326.236mil,4630mil) on Top Layer And Track (4355mil,4600mil)(4355mil,4660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-1(3211.236mil,4415mil) on Top Layer And Track (3190mil,4385mil)(3240mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-1(3211.236mil,4415mil) on Top Layer And Track (3190mil,4445mil)(3240mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-1(3211.236mil,4415mil) on Top Layer And Track (3190mil,4445mil)(3240mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS7-1(3211.236mil,4415mil) on Top Layer And Track (3240mil,4385mil)(3240mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS7-2(3148.764mil,4415mil) on Top Layer And Track (3120mil,4385mil)(3120mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-2(3148.764mil,4415mil) on Top Layer And Track (3120mil,4385mil)(3170mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-2(3148.764mil,4415mil) on Top Layer And Track (3120mil,4445mil)(3170mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS7-2(3148.764mil,4415mil) on Top Layer And Track (3120mil,4445mil)(3170mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-1(3061.236mil,4415mil) on Top Layer And Track (3040mil,4385mil)(3090mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-1(3061.236mil,4415mil) on Top Layer And Track (3040mil,4445mil)(3090mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-1(3061.236mil,4415mil) on Top Layer And Track (3040mil,4445mil)(3090mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS8-1(3061.236mil,4415mil) on Top Layer And Track (3090mil,4385mil)(3090mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad DS8-2(2998.764mil,4415mil) on Top Layer And Track (2970mil,4385mil)(2970mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-2(2998.764mil,4415mil) on Top Layer And Track (2970mil,4385mil)(3020mil,4385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-2(2998.764mil,4415mil) on Top Layer And Track (2970mil,4445mil)(3020mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad DS8-2(2998.764mil,4415mil) on Top Layer And Track (2970mil,4445mil)(3020mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad F1-1(3425mil,4581.654mil) on Top Layer And Track (3345mil,4535mil)(3345mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad F1-1(3425mil,4581.654mil) on Top Layer And Track (3345mil,4535mil)(3505mil,4535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad F1-1(3425mil,4581.654mil) on Top Layer And Track (3505mil,4535mil)(3505mil,4635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad F1-2(3425mil,4788.346mil) on Top Layer And Track (3345mil,4735mil)(3345mil,4835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.221mil < 10mil) Between Pad F1-2(3425mil,4788.346mil) on Top Layer And Track (3345mil,4835mil)(3505mil,4835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.102mil < 10mil) Between Pad F1-2(3425mil,4788.346mil) on Top Layer And Track (3505mil,4735mil)(3505mil,4835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-1(3550mil,4716.236mil) on Top Layer And Track (3520mil,4695mil)(3520mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB1-1(3550mil,4716.236mil) on Top Layer And Track (3520mil,4745mil)(3580mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB1-1(3550mil,4716.236mil) on Top Layer And Track (3520mil,4745mil)(3580mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-1(3550mil,4716.236mil) on Top Layer And Track (3580mil,4695mil)(3580mil,4745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-2(3550mil,4653.764mil) on Top Layer And Track (3520mil,4625mil)(3520mil,4675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB1-2(3550mil,4653.764mil) on Top Layer And Track (3520mil,4625mil)(3580mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad FB1-2(3550mil,4653.764mil) on Top Layer And Track (3520mil,4625mil)(3580mil,4625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad FB1-2(3550mil,4653.764mil) on Top Layer And Track (3580mil,4625mil)(3580mil,4675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad FID1-1(4320mil,4165mil) on Bottom Layer And Text "N/C" (4455.937mil,4112.738mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad FIL1-5(3619.213mil,2747.362mil) on Top Layer And Track (3565mil,2515mil)(3565mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad FIL1-6(3619.213mil,2542.638mil) on Top Layer And Track (3565mil,2515mil)(3565mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-1(3765mil,4277.992mil) on Top Layer And Track (3720mil,4250mil)(3720mil,4300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-1(3765mil,4277.992mil) on Top Layer And Track (3810mil,4250mil)(3810mil,4300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Pad FL1-2(3733.504mil,4215mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.822mil < 10mil) Between Pad FL1-2(3733.504mil,4215mil) on Top Layer And Track (3640mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.822mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad FL1-2(3733.504mil,4215mil) on Top Layer And Track (3700mil,4180mil)(3700mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.819mil < 10mil) Between Pad FL1-2(3733.504mil,4215mil) on Top Layer And Track (3700mil,4185mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad FL1-2(3796.496mil,4215mil) on Top Layer And Track (3830mil,4180mil)(3830mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.886mil < 10mil) Between Pad FL1-2(3796.496mil,4215mil) on Top Layer And Track (3830mil,4235mil)(4390mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-3(3765mil,4152.008mil) on Top Layer And Track (3720mil,4130mil)(3720mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.567mil < 10mil) Between Pad FL1-3(3765mil,4152.008mil) on Top Layer And Track (3810mil,4130mil)(3810mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(3820mil,2186.024mil) on Top Layer And Track (3768.819mil,2181.89mil)(3790.472mil,2181.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad J1-1(3820mil,2186.024mil) on Top Layer And Track (3849.528mil,2181.89mil)(3871.181mil,2181.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R10-1(3315mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(3315mil,4206.236mil) on Top Layer And Track (3285mil,4185mil)(3285mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R10-1(3315mil,4206.236mil) on Top Layer And Track (3285mil,4235mil)(3345mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-1(3315mil,4206.236mil) on Top Layer And Track (3345mil,4185mil)(3345mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R10-2(3315mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(3315mil,4143.764mil) on Top Layer And Track (3285mil,4115mil)(3285mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R10-2(3315mil,4143.764mil) on Top Layer And Track (3285mil,4115mil)(3345mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R10-2(3315mil,4143.764mil) on Top Layer And Track (3345mil,4115mil)(3345mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,2500mil)(2305mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,2500mil)(2355mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,2500mil)(2355mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,2560mil)(2355mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,2560mil)(2355mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R1-1(2333.764mil,2530mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R11-1(3445mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(3445mil,4206.236mil) on Top Layer And Track (3415mil,4185mil)(3415mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-1(3445mil,4206.236mil) on Top Layer And Track (3415mil,4235mil)(3475mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(3445mil,4206.236mil) on Top Layer And Track (3475mil,4185mil)(3475mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-1(3445mil,4206.236mil) on Top Layer And Track (3475mil,4185mil)(3475mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R11-2(3445mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(3445mil,4143.764mil) on Top Layer And Track (3415mil,4115mil)(3415mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R11-2(3445mil,4143.764mil) on Top Layer And Track (3415mil,4115mil)(3475mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(3445mil,4143.764mil) on Top Layer And Track (3475mil,4115mil)(3475mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R11-2(3445mil,4143.764mil) on Top Layer And Track (3475mil,4115mil)(3475mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2375mil,2500mil)(2425mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2375mil,2500mil)(2425mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2375mil,2560mil)(2425mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2375mil,2560mil)(2425mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R1-2(2396.236mil,2530mil) on Top Layer And Track (2425mil,2500mil)(2425mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R12-1(3130mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(3130mil,4206.236mil) on Top Layer And Track (3100mil,4185mil)(3100mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-1(3130mil,4206.236mil) on Top Layer And Track (3100mil,4235mil)(3160mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(3130mil,4206.236mil) on Top Layer And Track (3160mil,4185mil)(3160mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-1(3130mil,4206.236mil) on Top Layer And Track (3160mil,4185mil)(3160mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R12-2(3130mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(3130mil,4143.764mil) on Top Layer And Track (3100mil,4115mil)(3100mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R12-2(3130mil,4143.764mil) on Top Layer And Track (3100mil,4115mil)(3160mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(3130mil,4143.764mil) on Top Layer And Track (3160mil,4115mil)(3160mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R12-2(3130mil,4143.764mil) on Top Layer And Track (3160mil,4115mil)(3160mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R13-1(2333.764mil,2770mil) on Top Layer And Track (2305mil,2740mil)(2305mil,2800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(2333.764mil,2770mil) on Top Layer And Track (2305mil,2740mil)(2355mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(2333.764mil,2770mil) on Top Layer And Track (2305mil,2740mil)(2355mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R13-1(2333.764mil,2770mil) on Top Layer And Track (2305mil,2800mil)(2355mil,2800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R13-1(2333.764mil,2770mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,2560mil)(2305mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,2560mil)(2355mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,2560mil)(2355mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,2620mil)(2355mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,2620mil)(2355mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R14-1(2333.764mil,2590mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2375mil,2560mil)(2425mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2375mil,2560mil)(2425mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2375mil,2620mil)(2425mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2375mil,2620mil)(2425mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R14-2(2396.236mil,2590mil) on Top Layer And Track (2425mil,2560mil)(2425mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R15-1(2800mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(2800mil,4206.236mil) on Top Layer And Track (2770mil,4185mil)(2770mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-1(2800mil,4206.236mil) on Top Layer And Track (2770mil,4235mil)(2830mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-1(2800mil,4206.236mil) on Top Layer And Track (2830mil,4185mil)(2830mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R15-2(2800mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(2800mil,4143.764mil) on Top Layer And Track (2770mil,4115mil)(2770mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R15-2(2800mil,4143.764mil) on Top Layer And Track (2770mil,4115mil)(2830mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R15-2(2800mil,4143.764mil) on Top Layer And Track (2830mil,4115mil)(2830mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R16-1(2955mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(2955mil,4206.236mil) on Top Layer And Track (2925mil,4185mil)(2925mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-1(2955mil,4206.236mil) on Top Layer And Track (2925mil,4235mil)(2985mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(2955mil,4206.236mil) on Top Layer And Track (2985mil,4185mil)(2985mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-1(2955mil,4206.236mil) on Top Layer And Track (2985mil,4185mil)(2985mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R16-2(2955mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(2955mil,4143.764mil) on Top Layer And Track (2925mil,4115mil)(2925mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R16-2(2955mil,4143.764mil) on Top Layer And Track (2925mil,4115mil)(2985mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(2955mil,4143.764mil) on Top Layer And Track (2985mil,4115mil)(2985mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R16-2(2955mil,4143.764mil) on Top Layer And Track (2985mil,4115mil)(2985mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R17-1(3190mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(3190mil,4206.236mil) on Top Layer And Track (3160mil,4185mil)(3160mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(3190mil,4206.236mil) on Top Layer And Track (3160mil,4185mil)(3160mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-1(3190mil,4206.236mil) on Top Layer And Track (3160mil,4235mil)(3220mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-1(3190mil,4206.236mil) on Top Layer And Track (3220mil,4185mil)(3220mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R17-2(3190mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(3190mil,4143.764mil) on Top Layer And Track (3160mil,4115mil)(3160mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(3190mil,4143.764mil) on Top Layer And Track (3160mil,4115mil)(3160mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R17-2(3190mil,4143.764mil) on Top Layer And Track (3160mil,4115mil)(3220mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R17-2(3190mil,4143.764mil) on Top Layer And Track (3220mil,4115mil)(3220mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,2620mil)(2305mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,2620mil)(2355mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,2620mil)(2355mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,2680mil)(2355mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,2680mil)(2355mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R18-1(2333.764mil,2650mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2375mil,2620mil)(2425mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2375mil,2620mil)(2425mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2375mil,2680mil)(2425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2375mil,2680mil)(2425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R18-2(2396.236mil,2650mil) on Top Layer And Track (2425mil,2620mil)(2425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,2680mil)(2305mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,2680mil)(2355mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,2680mil)(2355mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,2740mil)(2355mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,2740mil)(2355mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R19-1(2333.764mil,2710mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2375mil,2680mil)(2425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2375mil,2680mil)(2425mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2375mil,2740mil)(2425mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2375mil,2740mil)(2425mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R19-2(2396.236mil,2710mil) on Top Layer And Track (2425mil,2680mil)(2425mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(4666.236mil,2710mil) on Top Layer And Track (4645mil,2680mil)(4695mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(4666.236mil,2710mil) on Top Layer And Track (4645mil,2680mil)(4695mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-1(4666.236mil,2710mil) on Top Layer And Track (4645mil,2740mil)(4695mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20-1(4666.236mil,2710mil) on Top Layer And Track (4695mil,2680mil)(4695mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R20-2(4603.764mil,2710mil) on Top Layer And Track (4575mil,2680mil)(4575mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(4603.764mil,2710mil) on Top Layer And Track (4575mil,2680mil)(4625mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(4603.764mil,2710mil) on Top Layer And Track (4575mil,2680mil)(4625mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R20-2(4603.764mil,2710mil) on Top Layer And Track (4575mil,2740mil)(4625mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-1(2333.764mil,2470mil) on Top Layer And Track (2305mil,2440mil)(2305mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2333.764mil,2470mil) on Top Layer And Track (2305mil,2440mil)(2355mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2333.764mil,2470mil) on Top Layer And Track (2305mil,2500mil)(2355mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-1(2333.764mil,2470mil) on Top Layer And Track (2305mil,2500mil)(2355mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R2-1(2333.764mil,2470mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(4516.236mil,2710mil) on Top Layer And Track (4495mil,2680mil)(4545mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(4516.236mil,2710mil) on Top Layer And Track (4495mil,2680mil)(4545mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-1(4516.236mil,2710mil) on Top Layer And Track (4495mil,2740mil)(4545mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21-1(4516.236mil,2710mil) on Top Layer And Track (4545mil,2680mil)(4545mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R21-2(4453.764mil,2710mil) on Top Layer And Track (4425mil,2680mil)(4425mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(4453.764mil,2710mil) on Top Layer And Track (4425mil,2680mil)(4475mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(4453.764mil,2710mil) on Top Layer And Track (4425mil,2680mil)(4475mil,2680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R21-2(4453.764mil,2710mil) on Top Layer And Track (4425mil,2740mil)(4475mil,2740mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2396.236mil,2470mil) on Top Layer And Track (2375mil,2440mil)(2425mil,2440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2396.236mil,2470mil) on Top Layer And Track (2375mil,2500mil)(2425mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R2-2(2396.236mil,2470mil) on Top Layer And Track (2375mil,2500mil)(2425mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.826mil < 10mil) Between Pad R2-2(2396.236mil,2470mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.826mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R2-2(2396.236mil,2470mil) on Top Layer And Track (2425mil,2440mil)(2425mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R22-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4540mil)(4085mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4540mil)(4135mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R22-1(4113.764mil,4570mil) on Top Layer And Track (4085mil,4600mil)(4135mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4540mil)(4235mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4540mil)(4285mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-1(4263.764mil,4570mil) on Top Layer And Track (4235mil,4600mil)(4285mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(4326.236mil,4570mil) on Top Layer And Track (4305mil,4540mil)(4355mil,4540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(4326.236mil,4570mil) on Top Layer And Track (4305mil,4600mil)(4355mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R23-2(4326.236mil,4570mil) on Top Layer And Track (4305mil,4600mil)(4355mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R23-2(4326.236mil,4570mil) on Top Layer And Track (4355mil,4540mil)(4355mil,4600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R24-1(3670mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(3670mil,4206.236mil) on Top Layer And Track (3640mil,4185mil)(3640mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-1(3670mil,4206.236mil) on Top Layer And Track (3640mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R24-1(3670mil,4206.236mil) on Top Layer And Track (3700mil,4180mil)(3700mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-1(3670mil,4206.236mil) on Top Layer And Track (3700mil,4185mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R24-2(3670mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3670mil,4143.764mil) on Top Layer And Track (3640mil,4115mil)(3640mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R24-2(3670mil,4143.764mil) on Top Layer And Track (3640mil,4115mil)(3700mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R24-2(3670mil,4143.764mil) on Top Layer And Track (3700mil,4115mil)(3700mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-1(3148.764mil,4475mil) on Top Layer And Track (3120mil,4445mil)(3120mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(3148.764mil,4475mil) on Top Layer And Track (3120mil,4445mil)(3170mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(3148.764mil,4475mil) on Top Layer And Track (3120mil,4445mil)(3170mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-1(3148.764mil,4475mil) on Top Layer And Track (3120mil,4505mil)(3170mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3211.236mil,4475mil) on Top Layer And Track (3190mil,4445mil)(3240mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3211.236mil,4475mil) on Top Layer And Track (3190mil,4445mil)(3240mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R25-2(3211.236mil,4475mil) on Top Layer And Track (3190mil,4505mil)(3240mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R25-2(3211.236mil,4475mil) on Top Layer And Track (3240mil,4445mil)(3240mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-1(2818.764mil,4815mil) on Top Layer And Track (2790mil,4785mil)(2790mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2818.764mil,4815mil) on Top Layer And Track (2790mil,4785mil)(2840mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2818.764mil,4815mil) on Top Layer And Track (2790mil,4785mil)(2840mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-1(2818.764mil,4815mil) on Top Layer And Track (2790mil,4845mil)(2840mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(2881.236mil,4815mil) on Top Layer And Track (2860mil,4785mil)(2910mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(2881.236mil,4815mil) on Top Layer And Track (2860mil,4785mil)(2910mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(2881.236mil,4815mil) on Top Layer And Track (2860mil,4845mil)(2910mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R27-2(2881.236mil,4815mil) on Top Layer And Track (2910mil,4785mil)(2910mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(2881.236mil,4755mil) on Top Layer And Track (2860mil,4725mil)(2910mil,4725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(2881.236mil,4755mil) on Top Layer And Track (2860mil,4785mil)(2910mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-2(2881.236mil,4755mil) on Top Layer And Track (2860mil,4785mil)(2910mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R28-2(2881.236mil,4755mil) on Top Layer And Track (2910mil,4725mil)(2910mil,4785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(2670mil,4343.764mil) on Top Layer And Track (2640mil,4315mil)(2640mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R29-1(2670mil,4343.764mil) on Top Layer And Track (2640mil,4315mil)(2700mil,4315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(2670mil,4343.764mil) on Top Layer And Track (2700mil,4315mil)(2700mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-1(2670mil,4343.764mil) on Top Layer And Track (2700mil,4315mil)(2700mil,4365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(2670mil,4406.236mil) on Top Layer And Track (2640mil,4385mil)(2640mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R29-2(2670mil,4406.236mil) on Top Layer And Track (2640mil,4435mil)(2700mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(2670mil,4406.236mil) on Top Layer And Track (2700mil,4385mil)(2700mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(2670mil,4406.236mil) on Top Layer And Track (2700mil,4385mil)(2700mil,4435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(4056.236mil,4340mil) on Top Layer And Track (4035mil,4310mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(4056.236mil,4340mil) on Top Layer And Track (4035mil,4310mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-1(4056.236mil,4340mil) on Top Layer And Track (4035mil,4370mil)(4085mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-1(4056.236mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4085mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-1(4056.236mil,4340mil) on Top Layer And Track (4085mil,4310mil)(4085mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R3-2(3993.764mil,4340mil) on Top Layer And Track (3965mil,4310mil)(3965mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3993.764mil,4340mil) on Top Layer And Track (3965mil,4310mil)(4015mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3993.764mil,4340mil) on Top Layer And Track (3965mil,4310mil)(4015mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R3-2(3993.764mil,4340mil) on Top Layer And Track (3965mil,4370mil)(4015mil,4370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4056.236mil,4280mil) on Top Layer And Track (4035mil,4250mil)(4085mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4056.236mil,4280mil) on Top Layer And Track (4035mil,4310mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-1(4056.236mil,4280mil) on Top Layer And Track (4035mil,4310mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-1(4056.236mil,4280mil) on Top Layer And Track (4085mil,4250mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-1(4056.236mil,4280mil) on Top Layer And Track (4085mil,4250mil)(4085mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-1(2818.764mil,4675mil) on Top Layer And Track (2790mil,4645mil)(2790mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(2818.764mil,4675mil) on Top Layer And Track (2790mil,4645mil)(2840mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(2818.764mil,4675mil) on Top Layer And Track (2790mil,4645mil)(2840mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-1(2818.764mil,4675mil) on Top Layer And Track (2790mil,4705mil)(2840mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(2881.236mil,4675mil) on Top Layer And Track (2860mil,4645mil)(2910mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(2881.236mil,4675mil) on Top Layer And Track (2860mil,4645mil)(2910mil,4645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R41-2(2881.236mil,4675mil) on Top Layer And Track (2860mil,4705mil)(2910mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R41-2(2881.236mil,4675mil) on Top Layer And Track (2910mil,4645mil)(2910mil,4705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R4-2(3993.764mil,4280mil) on Top Layer And Track (3965mil,4250mil)(3965mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3993.764mil,4280mil) on Top Layer And Track (3965mil,4250mil)(4015mil,4250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3993.764mil,4280mil) on Top Layer And Track (3965mil,4310mil)(4015mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R4-2(3993.764mil,4280mil) on Top Layer And Track (3965mil,4310mil)(4015mil,4310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-1(3466.236mil,4475mil) on Top Layer And Track (3445mil,4445mil)(3495mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-1(3466.236mil,4475mil) on Top Layer And Track (3445mil,4445mil)(3495mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-1(3466.236mil,4475mil) on Top Layer And Track (3445mil,4505mil)(3495mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R42-1(3466.236mil,4475mil) on Top Layer And Track (3495mil,4445mil)(3495mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R42-2(3403.764mil,4475mil) on Top Layer And Track (3375mil,4445mil)(3375mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-2(3403.764mil,4475mil) on Top Layer And Track (3375mil,4445mil)(3425mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-2(3403.764mil,4475mil) on Top Layer And Track (3375mil,4445mil)(3425mil,4445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R42-2(3403.764mil,4475mil) on Top Layer And Track (3375mil,4505mil)(3425mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R43-1(3015mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3015mil,4206.236mil) on Top Layer And Track (2985mil,4185mil)(2985mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3015mil,4206.236mil) on Top Layer And Track (2985mil,4185mil)(2985mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R43-1(3015mil,4206.236mil) on Top Layer And Track (2985mil,4235mil)(3045mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R43-1(3015mil,4206.236mil) on Top Layer And Track (3045mil,4185mil)(3045mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R44-2(2047.244mil,4178.764mil) on Top Layer And Track (2017.244mil,4150mil)(2017.244mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R45-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2017.244mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R45-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R45-2(2047.244mil,4058.764mil) on Top Layer And Track (2017.244mil,4030mil)(2077.244mil,4030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R45-2(2047.244mil,4058.764mil) on Top Layer And Track (2077.244mil,4030mil)(2077.244mil,4080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-1(2333.764mil,3415mil) on Top Layer And Track (2305mil,3385mil)(2305mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2333.764mil,3415mil) on Top Layer And Track (2305mil,3385mil)(2355mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2333.764mil,3415mil) on Top Layer And Track (2305mil,3445mil)(2355mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-1(2333.764mil,3415mil) on Top Layer And Track (2305mil,3445mil)(2355mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R5-1(2333.764mil,3415mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2396.236mil,3415mil) on Top Layer And Track (2375mil,3385mil)(2425mil,3385mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2396.236mil,3415mil) on Top Layer And Track (2375mil,3445mil)(2425mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R5-2(2396.236mil,3415mil) on Top Layer And Track (2375mil,3445mil)(2425mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R5-2(2396.236mil,3415mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R5-2(2396.236mil,3415mil) on Top Layer And Track (2425mil,3385mil)(2425mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,3445mil)(2305mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,3445mil)(2355mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,3445mil)(2355mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,3505mil)(2355mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,3505mil)(2355mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R6-1(2333.764mil,3475mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2375mil,3445mil)(2425mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2375mil,3445mil)(2425mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2375mil,3505mil)(2425mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2375mil,3505mil)(2425mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R6-2(2396.236mil,3475mil) on Top Layer And Track (2425mil,3445mil)(2425mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R7-1(2333.764mil,3595mil) on Top Layer And Track (2305mil,3565mil)(2305mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2333.764mil,3595mil) on Top Layer And Track (2305mil,3565mil)(2355mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2333.764mil,3595mil) on Top Layer And Track (2305mil,3565mil)(2355mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-1(2333.764mil,3595mil) on Top Layer And Track (2305mil,3625mil)(2355mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R7-1(2333.764mil,3595mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2396.236mil,3595mil) on Top Layer And Track (2375mil,3565mil)(2425mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2396.236mil,3595mil) on Top Layer And Track (2375mil,3565mil)(2425mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R7-2(2396.236mil,3595mil) on Top Layer And Track (2375mil,3625mil)(2425mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R7-2(2396.236mil,3595mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R7-2(2396.236mil,3595mil) on Top Layer And Track (2425mil,3565mil)(2425mil,3625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,3505mil)(2305mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,3505mil)(2355mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,3505mil)(2355mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,3565mil)(2355mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,3565mil)(2355mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R8-1(2333.764mil,3535mil) on Top Layer And Track (2305mil,4235mil)(2305mil,2005mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2375mil,3505mil)(2425mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2375mil,3505mil)(2425mil,3505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2375mil,3565mil)(2425mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2375mil,3565mil)(2425mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2425mil,2005mil)(2425mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R8-2(2396.236mil,3535mil) on Top Layer And Track (2425mil,3505mil)(2425mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R9-1(3505mil,4206.236mil) on Top Layer And Track (2305mil,4235mil)(3700mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3505mil,4206.236mil) on Top Layer And Track (3475mil,4185mil)(3475mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3505mil,4206.236mil) on Top Layer And Track (3475mil,4185mil)(3475mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R9-1(3505mil,4206.236mil) on Top Layer And Track (3475mil,4235mil)(3535mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-1(3505mil,4206.236mil) on Top Layer And Track (3535mil,4185mil)(3535mil,4235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad R9-2(3505mil,4143.764mil) on Top Layer And Track (2425mil,4115mil)(4270mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3505mil,4143.764mil) on Top Layer And Track (3475mil,4115mil)(3475mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3505mil,4143.764mil) on Top Layer And Track (3475mil,4115mil)(3475mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Pad R9-2(3505mil,4143.764mil) on Top Layer And Track (3475mil,4115mil)(3535mil,4115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R9-2(3505mil,4143.764mil) on Top Layer And Track (3535mil,4115mil)(3535mil,4165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.82mil < 10mil) Between Pad U1-1(3663.543mil,3780.591mil) on Top Layer And Track (3706.85mil,3780.591mil)(3966.543mil,3780.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(3663.543mil,3800.591mil) on Top Layer And Track (3706.85mil,3780.591mil)(3966.543mil,3780.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad U2-5(3927.874mil,4576.89mil) on Top Layer And Track (3960mil,4540mil)(3960mil,4850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.211mil < 10mil) Between Pad U3-19(2990.827mil,4590.433mil) on Top Layer And Text "R26" (2959.994mil,4496.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.211mil]
Rule Violations :474

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02