# 3.3 ETR Data Init



```c
624 int adf_init_etr_data(struct adf_accel_dev *accel_dev)
625 {
626     struct adf_etr_data *etr_data; 
627     struct adf_hw_device_data *hw_data = accel_dev->hw_device;
628     void __iomem *csr_addr;
629     uint32_t size;
630     uint32_t num_banks = 0;
631     int i, ret;
632 
633     etr_data = kzalloc_node(sizeof(*etr_data), GFP_KERNEL,
634                 dev_to_node(&GET_DEV(accel_dev)));
635     if (!etr_data)
636         return -ENOMEM;   
637 
638     num_banks = GET_MAX_BANKS(accel_dev);
639     size = num_banks * sizeof(struct adf_etr_bank_data);
640     etr_data->banks = kzalloc_node(size, GFP_KERNEL, 
641                        dev_to_node(&GET_DEV(accel_dev)));
642     if (!etr_data->banks) {
643         ret = -ENOMEM;
644         goto err_bank;
645     }
646 
647     accel_dev->transport = etr_data;
648     i = hw_data->get_etr_bar_id(hw_data);
649     csr_addr = accel_dev->accel_pci_dev.pci_bars[i].virt_addr;
650 
651     /* accel_dev->debugfs_dir should always be non-NULL here */
652     etr_data->debug = debugfs_create_dir("transport",
653                          accel_dev->debugfs_dir);
654     if (!etr_data->debug) {
655         dev_err(&GET_DEV(accel_dev),
656             "Unable to create transport debugfs entry\n");
657         ret = -ENOENT;
658         goto err_bank_debug;
659     }
660 
661     for (i = 0; i < num_banks; i++) {
662         ret = adf_init_bank(accel_dev, &etr_data->banks[i], i,
663                     csr_addr);
664         if (ret)
665             goto err_bank_all;
666     }
667 
668     return 0;
669 
670 err_bank_all:
671     debugfs_remove(etr_data->debug);
672 err_bank_debug:
673     kfree(etr_data->banks);
674 err_bank:
675     kfree(etr_data);
676     accel_dev->transport = NULL;
677     return ret;
678 }
```

638: num\_banks的值是16

```c
536 static int adf_init_bank(struct adf_accel_dev *accel_dev,
537              struct adf_etr_bank_data *bank,
538              uint32_t bank_num, void __iomem *csr_addr)
539 {
540     struct adf_hw_device_data *hw_data = accel_dev->hw_device;
541     struct adf_etr_ring_data *ring;
542     struct adf_etr_ring_data *tx_ring;
543     uint32_t i, coalesc_enabled = 0;
544     u8 num_rings_per_bank = hw_data->num_rings_per_bank;
545     u32 size;
546 
547     memset(bank, 0, sizeof(*bank));
548     bank->bank_number = bank_num;
549     bank->csr_addr = csr_addr;
550     bank->accel_dev = accel_dev;
551     spin_lock_init(&bank->lock);
552 
553     /* Allocate the rings in the bank */
554     size = num_rings_per_bank * sizeof(struct adf_etr_ring_data);
555     bank->rings = kzalloc_node(size, GFP_KERNEL,
556                        dev_to_node(&GET_DEV(accel_dev)));
557     if (!bank->rings)
558         return -ENOMEM;
559 
560     /* Enable IRQ coalescing always. This will allow to use
561      * the optimised flag and coalesc register.
562      * If it is disabled in the config file just use min time value
563      */
564     if ((adf_get_cfg_int(accel_dev, "Accelerator0",
565                  ADF_ETRMGR_COALESCING_ENABLED_FORMAT, bank_num,
566                  &coalesc_enabled) == 0) && coalesc_enabled)
567         adf_get_coalesc_timer(bank, "Accelerator0", bank_num);
568     else
569         bank->irq_coalesc_timer = ADF_COALESCING_MIN_TIME;
570 
571     for (i = 0; i < num_rings_per_bank; i++) {
572         WRITE_CSR_RING_CONFIG(csr_addr, bank_num, i, 0);
573         WRITE_CSR_RING_BASE(csr_addr, bank_num, i, 0);
574         ring = &bank->rings[i];
575         if (hw_data->tx_rings_mask & (1 << i)) {
576             ring->inflights =
577                 kzalloc_node(sizeof(atomic_t),
578                          GFP_KERNEL,
579                          dev_to_node(&GET_DEV(accel_dev)));
580             if (!ring->inflights)
581                 goto err;
582         } else {
583             if (i < hw_data->tx_rx_gap) {
584                 dev_err(&GET_DEV(accel_dev),
585                     "Invalid tx rings mask config\n");
586                 goto err;
587             }
588             tx_ring = &bank->rings[i - hw_data->tx_rx_gap];
589             ring->inflights = tx_ring->inflights;
590         }
591     }
592     if (adf_bank_debugfs_add(bank)) {
593         dev_err(&GET_DEV(accel_dev),
594             "Failed to add bank debugfs entry\n");
595         goto err;
596     }
597 
598     WRITE_CSR_INT_FLAG(csr_addr, bank_num, ADF_BANK_INT_FLAG_CLEAR_MASK);
599     for (i = 0; i < num_rings_per_bank / ADF_RINGS_PER_INT_SRCSEL; i++)
600         WRITE_CSR_INT_SRCSEL(csr_addr, bank_num, i);
601     return 0;
602 err:
603     for (i = 0; i < num_rings_per_bank; i++) {
604         ring = &bank->rings[i];
605         if (hw_data->tx_rings_mask & (1 << i)) {
606             kfree(ring->inflights);
607             ring->inflights = NULL;
608         }
609     }
610     kfree(bank->rings);
611     return -ENOMEM;
612 }
```

554: num\_rings\_per\_bank的值是16.

571-591: 一部分ring做接收一部分做发送.

accel\_dev-&gt;transport ----&gt; etr\_data-&gt;banks\[\]-&gt;rings\[hw\_data-&gt;num\_rings\_per\_bank\]

hw\_data-&gt;num\_rings\_per\_bank的值是16







