// Seed: 1820058629
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wand id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_20 = 1;
endmodule
module module_1 #(
    parameter id_25 = 32'd71,
    parameter id_33 = 32'd76
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    _id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_38;
  input wire id_37;
  input wire id_36;
  output wire id_35;
  input wire id_34;
  input wire _id_33;
  inout wire id_32;
  output wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire _id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_4,
      id_21,
      id_26,
      id_4,
      id_36,
      id_27,
      id_22,
      id_17,
      id_1,
      id_23,
      id_13,
      id_22,
      id_32,
      id_11,
      id_6,
      id_24,
      id_24,
      id_4
  );
  input wire id_19;
  input logic [7:0] id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_29 = id_37;
  always @(*) begin : LABEL_0
    $unsigned(59);
    ;
    wait (id_11);
  end
endmodule
