// DTS generated with gen_riscv_dts(...)
// OpenPiton + Ariane framework
// Date: Jan 14 2021 20:19:54

/dts-v1/;

/ {
    #address-cells = <2>;
    #size-cells = <2>;
    u-boot,dm-pre-reloc;    
    compatible = "openpiton,ariane";

    chosen {
       bootargs = "debug loglevel=9";
       //stdout-path = "uart0:115200";
    };

    aliases {
        console = &uart0;
        serial = &uart0;
        mmc0 = "/mmc@0xf000000000";
        mmc1 = "/mmc@0xf000000000";
    };

    // TODO: interrupt-based UART is currently very slow
    // with this configuration. this needs to be fixed.
    cpus {
        #address-cells = <1>;
        #size-cells = <0>;
        timebase-frequency = <520835>;
        u-boot,dm-pre-reloc;    
        CPU0: cpu@0 {
            u-boot,dm-pre-reloc;    
            clock-frequency = <66667000>;
            device_type = "cpu";
            reg = <0>;
            status = "okay";
            compatible = "openpiton,ariane", "riscv";
            riscv,isa = "rv64imafdc";
            mmu-type = "riscv,sv39";
            tlb-split;
            // HLIC - hart local interrupt controller
            CPU0_intc: interrupt-controller {
                u-boot,dm-pre-reloc;    
                #interrupt-cells = <1>;
                interrupt-controller;
                compatible = "riscv,cpu-intc";
            };
        };
        
    };
    
    memory@80000000 {
        u-boot,dm-pre-reloc;
        device_type = "memory";
        reg = < 0x00000000 0x80000000 0x00000000 0x40000000 >;
    };
            
        uart0:uart@fff0c2c000 {
            device_type = "serial";
            compatible = "ns16550";
            reg = < 0x000000ff 0xf0c2c000 0x00000000 0x000d4000 >;
            clock-frequency = <66667000>;
            current-speed = <115200>;
            interrupt-parent = <&PLIC0>;
            interrupts = <1>;
            reg-shift = <0>; // regs are spaced on 8 bit boundary (modified from Xilinx UART16550 to be ns16550 compatible)
            u-boot,dm-pre-reloc;
        };

        mmc@0xf000000000 {
            u-boot,dm-pre-reloc;
            compatible = "ariane,piton-mmc";
            reg = < 0x000000f0 0x00000000 0x00000000 0x00300000 >;
        };
           
        debug-controller@fff1000000 {
            compatible = "riscv,debug-013";
            interrupts-extended = <&CPU0_intc 65535 >;
            reg = < 0x000000ff 0xf1000000 0x00000000 0x00001000 >;
            reg-names = "control";
        };
            
        clint@fff1020000 {
            u-boot,dm-pre-reloc;
            compatible = "riscv,clint0";
            interrupts-extended = <&CPU0_intc 3 &CPU0_intc 7 >;
            reg = < 0x000000ff 0xf1020000 0x00000000 0x000c0000 >;
            reg-names = "control";
        };
            
        PLIC0: plic@fff1100000 {
//            u-boot,dm-pre-reloc;
            #address-cells = <0>;
            #interrupt-cells = <1>;
            compatible = "riscv,plic0";
            interrupt-controller;
            interrupts-extended = <&CPU0_intc 11 &CPU0_intc 9 >;
            reg = < 0x000000ff 0xf1100000 0x00000000 0x04000000 >;
            riscv,max-priority = <7>;
            riscv,ndev = <2>;
        };
            
};
   
