#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Fri May 24 14:34:52 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 1007.
1st GP placement takes 2.64 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Clock placement takes 0.17 sec.

Pre global placement takes 4.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst key_ibuf/opit_1 on IOL_327_134.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_43_6.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 993269.
	5 iterations finished.
	Final slack 995773.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 2.39 sec.

Wirelength after global placement is 1008.
Global placement takes 2.41 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1008.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 993269.
	5 iterations finished.
	Final slack 995773.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 2.36 sec.

Wirelength after post global placement is 1008.
Post global placement takes 2.36 sec.

Phase 4 Legalization started.
The average distance in LP is 1.692308.
Wirelength after legalization is 1231.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 996431.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 1231.
Phase 5.2 DP placement started.
Legalized cost 996431.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 1231.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 996431, TNS after placement is 0.
Placement done.
Total placement takes 9.52 sec.
Finished placement. (CPU time elapsed 0h:00m:09s)

Routing started.
Building routing graph takes 1.61 sec.
Worst slack is 996431, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.324903 M.
Total nets for routing : 251.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 6 nets, it takes 0.02 sec.
Global routing takes 0.05 sec.
Total 258 subnets.
    forward max bucket size 635 , backward 12.
        Unrouted nets 179 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 15.
        Unrouted nets 138 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 15.
        Unrouted nets 108 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 21 , backward 18.
        Unrouted nets 68 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 20.
        Unrouted nets 44 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 20.
        Unrouted nets 34 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 18.
        Unrouted nets 37 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 20 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 10 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 15.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 11 , backward 10.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
Detailed routing takes 0.08 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 1595.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 2.61 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 35       | 6450          | 1                  
|   FF                     | 102      | 38700         | 1                  
|   LUT                    | 118      | 25800         | 1                  
|   LUT-FF pairs           | 40       | 25800         | 1                  
| Use of CLMS              | 19       | 4250          | 1                  
|   FF                     | 35       | 25500         | 1                  
|   LUT                    | 50       | 17000         | 1                  
|   LUT-FF pairs           | 18       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 19       | 6672          | 1                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 6        | 296           | 3                  
|   IOBD                   | 2        | 64            | 4                  
|   IOBR_LR                | 0        | 7             | 0                  
|   IOBR_TB                | 0        | 8             | 0                  
|   IOBS_LR                | 2        | 161           | 2                  
|   IOBS_TB                | 2        | 56            | 4                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 6        | 400           | 2                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:02s)
Design 'key_uart' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:17s)
Action pnr: Real time elapsed is 0h:0m:20s
Action pnr: CPU time elapsed is 0h:0m:18s
Action pnr: Process CPU time elapsed is 0h:0m:18s
Current time: Fri May 24 14:35:10 2024
Action pnr: Peak memory pool usage is 738 MB
