{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637587789227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637587789232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 22 13:29:49 2021 " "Processing started: Mon Nov 22 13:29:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637587789232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637587789232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4task2 -c lab4task2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4task2 -c lab4task2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637587789232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1637587789945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637587789945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4task2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4task2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4task2 " "Found entity 1: lab4task2" {  } { { "lab4task2.v" "" { Text "C:/E2_CAS/lab4/task2/lab4task2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../../mylib/to/hex_to_7seg.v" "" { Text "C:/E2_CAS/mylib/to/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/to/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/to/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../../mylib/to/bin2bcd_16.v" "" { Text "C:/E2_CAS/mylib/to/bin2bcd_16.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/e2_cas/mylib/counter_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /e2_cas/mylib/counter_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "../../mylib/counter_16.v" "" { Text "C:/E2_CAS/mylib/counter_16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_your_self/lab4_task2_tsy.v 1 1 " "Found 1 design units, including 1 entities, in source file test_your_self/lab4_task2_tsy.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_task2_tsy " "Found entity 1: lab4_task2_tsy" {  } { { "test_your_self/lab4_task2_tsy.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_your_self/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file test_your_self/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "test_your_self/clktick_16.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/clktick_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637587802924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4task2.v(25) " "Verilog HDL Instantiation warning at lab4task2.v(25): instance has no name" {  } { { "lab4task2.v" "" { Text "C:/E2_CAS/lab4/task2/lab4task2.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4task2.v(26) " "Verilog HDL Instantiation warning at lab4task2.v(26): instance has no name" {  } { { "lab4task2.v" "" { Text "C:/E2_CAS/lab4/task2/lab4task2.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task2_tsy.v(27) " "Verilog HDL Instantiation warning at lab4_task2_tsy.v(27): instance has no name" {  } { { "test_your_self/lab4_task2_tsy.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task2_tsy.v(28) " "Verilog HDL Instantiation warning at lab4_task2_tsy.v(28): instance has no name" {  } { { "test_your_self/lab4_task2_tsy.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab4_task2_tsy.v(29) " "Verilog HDL Instantiation warning at lab4_task2_tsy.v(29): instance has no name" {  } { { "test_your_self/lab4_task2_tsy.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1637587802924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_task2_tsy " "Elaborating entity \"lab4_task2_tsy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637587802955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:comb_3 " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:comb_3\"" {  } { { "test_your_self/lab4_task2_tsy.v" "comb_3" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637587802955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clktick_16.v(23) " "Verilog HDL assignment warning at clktick_16.v(23): truncated value with size 32 to match size of target (16)" {  } { { "test_your_self/clktick_16.v" "" { Text "C:/E2_CAS/lab4/task2/test_your_self/clktick_16.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1637587802955 "|lab4_task2_tsy|clktick_16:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 counter_16:comb_4 " "Elaborating entity \"counter_16\" for hierarchy \"counter_16:comb_4\"" {  } { { "test_your_self/lab4_task2_tsy.v" "comb_4" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637587802963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:comb_8 " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:comb_8\"" {  } { { "test_your_self/lab4_task2_tsy.v" "comb_8" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637587802965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:seg0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:seg0\"" {  } { { "test_your_self/lab4_task2_tsy.v" "seg0" { Text "C:/E2_CAS/lab4/task2/test_your_self/lab4_task2_tsy.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637587802965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637587803085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 22 13:30:03 2021 " "Processing ended: Mon Nov 22 13:30:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637587803085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637587803085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637587803085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637587803085 ""}
