{"Source Block": ["hdl/library/common/ad_addsub.v@91:107@HdlStmProcess", "      Amax_d2 <= Amax_d;\n  end\n\n  // ADDER/SUBSTRACTER\n\n  always @(posedge clk) begin\n    if ( ADD_SUB == ADDER ) begin\n      out_d <= A_d + B_reg;\n    end else begin\n      out_d <= A_d - B_reg;\n    end\n  end\n\n  // Resolve\n\n  always @(posedge clk) begin\n    if ( ADD_SUB == ADDER ) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[97, "    if ( ADD_SUB == ADDER ) begin\n"]], "Add": [[97, "    if ( ADD_OR_SUB_N == ADDER ) begin\n"]]}}