library work;
use work.all;
library ieee; 
use ieee.std_logic_1164.all;

entity EightbitKogStonAddSub is
	port ( a, b : in std_logic_vector (7 downto 0);
	cin: in std_logic;
	sum: out std_logic_vector (7 downto 0);
	cout: out std_logic);
end entity;

architecture ARCHAdd of EightbitKogStonAddSub is
	signal g: std_logic_vector(7 downto 0);
 	signal p: std_logic_vector(7 downto 0);
begin
	chip2: TwoByOneMux
		port map('0',i0,i1,z);
end;
