
SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f94  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003164  08003164  00013164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031b4  080031b4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080031b4  080031b4  000131b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080031bc  080031bc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031bc  080031bc  000131bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080031c0  080031c0  000131c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080031c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  0800322c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  0800322c  00020220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008395  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000170e  00000000  00000000  00028470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000760  00000000  00000000  00029b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000597  00000000  00000000  0002a2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bb8  00000000  00000000  0002a877  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009bda  00000000  00000000  0004c42f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca094  00000000  00000000  00056009  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002464  00000000  00000000  001200a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00122504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800314c 	.word	0x0800314c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800314c 	.word	0x0800314c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fabe 	bl	8000b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f810 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8a6 	bl	8000708 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005bc:	f000 f87a 	bl	80006b4 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("%d", 10);
 80005c0:	210a      	movs	r1, #10
 80005c2:	4804      	ldr	r0, [pc, #16]	; (80005d4 <main+0x28>)
 80005c4:	f001 ff4c 	bl	8002460 <iprintf>
	  HAL_Delay(500);
 80005c8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005cc:	f000 fb22 	bl	8000c14 <HAL_Delay>
	  printf("%d", 10);
 80005d0:	e7f6      	b.n	80005c0 <main+0x14>
 80005d2:	bf00      	nop
 80005d4:	08003164 	.word	0x08003164

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	; 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 031c 	add.w	r3, r7, #28
 80005e2:	2234      	movs	r2, #52	; 0x34
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 ff8f 	bl	800250a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 0308 	add.w	r3, r7, #8
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	607b      	str	r3, [r7, #4]
 8000600:	4b2a      	ldr	r3, [pc, #168]	; (80006ac <SystemClock_Config+0xd4>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000604:	4a29      	ldr	r2, [pc, #164]	; (80006ac <SystemClock_Config+0xd4>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	; 0x40
 800060c:	4b27      	ldr	r3, [pc, #156]	; (80006ac <SystemClock_Config+0xd4>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	2300      	movs	r3, #0
 800061a:	603b      	str	r3, [r7, #0]
 800061c:	4b24      	ldr	r3, [pc, #144]	; (80006b0 <SystemClock_Config+0xd8>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000624:	4a22      	ldr	r2, [pc, #136]	; (80006b0 <SystemClock_Config+0xd8>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	603b      	str	r3, [r7, #0]
 8000636:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000648:	2300      	movs	r3, #0
 800064a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800064c:	2310      	movs	r3, #16
 800064e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000650:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000654:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000656:	2304      	movs	r3, #4
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800065a:	2302      	movs	r3, #2
 800065c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800065e:	2302      	movs	r3, #2
 8000660:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000662:	f107 031c 	add.w	r3, r7, #28
 8000666:	4618      	mov	r0, r3
 8000668:	f001 f8d6 	bl	8001818 <HAL_RCC_OscConfig>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000672:	f000 f8b7 	bl	80007e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000676:	230f      	movs	r3, #15
 8000678:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800067a:	2302      	movs	r3, #2
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000682:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000686:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2102      	movs	r1, #2
 8000692:	4618      	mov	r0, r3
 8000694:	f000 fd76 	bl	8001184 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800069e:	f000 f8a1 	bl	80007e4 <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ba:	4a12      	ldr	r2, [pc, #72]	; (8000704 <MX_USART2_UART_Init+0x50>)
 80006bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006da:	220c      	movs	r2, #12
 80006dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006de:	4b08      	ldr	r3, [pc, #32]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ec:	f001 fb32 	bl	8001d54 <HAL_UART_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006f6:	f000 f875 	bl	80007e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000084 	.word	0x20000084
 8000704:	40004400 	.word	0x40004400

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b08a      	sub	sp, #40	; 0x28
 800070c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	4b2d      	ldr	r3, [pc, #180]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a2c      	ldr	r2, [pc, #176]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b2a      	ldr	r3, [pc, #168]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	60fb      	str	r3, [r7, #12]
 800073e:	4b26      	ldr	r3, [pc, #152]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a25      	ldr	r2, [pc, #148]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b23      	ldr	r3, [pc, #140]	; (80007d8 <MX_GPIO_Init+0xd0>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	4b1f      	ldr	r3, [pc, #124]	; (80007d8 <MX_GPIO_Init+0xd0>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a1e      	ldr	r2, [pc, #120]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000760:	f043 0301 	orr.w	r3, r3, #1
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	60bb      	str	r3, [r7, #8]
 8000770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	4b18      	ldr	r3, [pc, #96]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a17      	ldr	r2, [pc, #92]	; (80007d8 <MX_GPIO_Init+0xd0>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b15      	ldr	r3, [pc, #84]	; (80007d8 <MX_GPIO_Init+0xd0>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	2120      	movs	r1, #32
 8000792:	4812      	ldr	r0, [pc, #72]	; (80007dc <MX_GPIO_Init+0xd4>)
 8000794:	f000 fcdc 	bl	8001150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000798:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800079c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800079e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80007a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007a8:	f107 0314 	add.w	r3, r7, #20
 80007ac:	4619      	mov	r1, r3
 80007ae:	480c      	ldr	r0, [pc, #48]	; (80007e0 <MX_GPIO_Init+0xd8>)
 80007b0:	f000 fb3a 	bl	8000e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007b4:	2320      	movs	r3, #32
 80007b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b8:	2301      	movs	r3, #1
 80007ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007bc:	2300      	movs	r3, #0
 80007be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c0:	2300      	movs	r3, #0
 80007c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007c4:	f107 0314 	add.w	r3, r7, #20
 80007c8:	4619      	mov	r1, r3
 80007ca:	4804      	ldr	r0, [pc, #16]	; (80007dc <MX_GPIO_Init+0xd4>)
 80007cc:	f000 fb2c 	bl	8000e28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007d0:	bf00      	nop
 80007d2:	3728      	adds	r7, #40	; 0x28
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40020000 	.word	0x40020000
 80007e0:	40020800 	.word	0x40020800

080007e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007e8:	b672      	cpsid	i
}
 80007ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ec:	e7fe      	b.n	80007ec <Error_Handler+0x8>
	...

080007f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
 80007fa:	4b10      	ldr	r3, [pc, #64]	; (800083c <HAL_MspInit+0x4c>)
 80007fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007fe:	4a0f      	ldr	r2, [pc, #60]	; (800083c <HAL_MspInit+0x4c>)
 8000800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000804:	6453      	str	r3, [r2, #68]	; 0x44
 8000806:	4b0d      	ldr	r3, [pc, #52]	; (800083c <HAL_MspInit+0x4c>)
 8000808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	603b      	str	r3, [r7, #0]
 8000816:	4b09      	ldr	r3, [pc, #36]	; (800083c <HAL_MspInit+0x4c>)
 8000818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081a:	4a08      	ldr	r2, [pc, #32]	; (800083c <HAL_MspInit+0x4c>)
 800081c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000820:	6413      	str	r3, [r2, #64]	; 0x40
 8000822:	4b06      	ldr	r3, [pc, #24]	; (800083c <HAL_MspInit+0x4c>)
 8000824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800082e:	2007      	movs	r0, #7
 8000830:	f000 fac6 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	40023800 	.word	0x40023800

08000840 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b08a      	sub	sp, #40	; 0x28
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	f107 0314 	add.w	r3, r7, #20
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a19      	ldr	r2, [pc, #100]	; (80008c4 <HAL_UART_MspInit+0x84>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d12b      	bne.n	80008ba <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	613b      	str	r3, [r7, #16]
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <HAL_UART_MspInit+0x88>)
 8000868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086a:	4a17      	ldr	r2, [pc, #92]	; (80008c8 <HAL_UART_MspInit+0x88>)
 800086c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000870:	6413      	str	r3, [r2, #64]	; 0x40
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <HAL_UART_MspInit+0x88>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	4b11      	ldr	r3, [pc, #68]	; (80008c8 <HAL_UART_MspInit+0x88>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	4a10      	ldr	r2, [pc, #64]	; (80008c8 <HAL_UART_MspInit+0x88>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	6313      	str	r3, [r2, #48]	; 0x30
 800088e:	4b0e      	ldr	r3, [pc, #56]	; (80008c8 <HAL_UART_MspInit+0x88>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800089a:	230c      	movs	r3, #12
 800089c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089e:	2302      	movs	r3, #2
 80008a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a6:	2303      	movs	r3, #3
 80008a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008aa:	2307      	movs	r3, #7
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	4805      	ldr	r0, [pc, #20]	; (80008cc <HAL_UART_MspInit+0x8c>)
 80008b6:	f000 fab7 	bl	8000e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008ba:	bf00      	nop
 80008bc:	3728      	adds	r7, #40	; 0x28
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	40004400 	.word	0x40004400
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40020000 	.word	0x40020000

080008d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d4:	e7fe      	b.n	80008d4 <NMI_Handler+0x4>

080008d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008da:	e7fe      	b.n	80008da <HardFault_Handler+0x4>

080008dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e0:	e7fe      	b.n	80008e0 <MemManage_Handler+0x4>

080008e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e2:	b480      	push	{r7}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e6:	e7fe      	b.n	80008e6 <BusFault_Handler+0x4>

080008e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <UsageFault_Handler+0x4>

080008ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000900:	bf00      	nop
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr

0800090a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090e:	bf00      	nop
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800091c:	f000 f95a 	bl	8000bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000920:	bf00      	nop
 8000922:	bd80      	pop	{r7, pc}

08000924 <ITM_SendChar>:
#define DEMCR                 *((volatile uint32_t*) 0xE000EDFCU)
#define ITM_STIMULUS_PORT0    *((volatile uint32_t*) 0xE00000000)

/* Debug function for printf used in __write() */
void ITM_SendChar(uint8_t ch)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
	// Enable TRCENA
	DEMCR |= (1<<24);
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <ITM_SendChar+0x48>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4a0e      	ldr	r2, [pc, #56]	; (800096c <ITM_SendChar+0x48>)
 8000934:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000938:	6013      	str	r3, [r2, #0]

	// Enable Stimulus Port0
	ITM_TRACE_EN |= (1<<0);
 800093a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6013      	str	r3, [r2, #0]

	// Read FIFO status in bit[0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800094a:	bf00      	nop
 800094c:	2300      	movs	r3, #0
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f003 0301 	and.w	r3, r3, #1
 8000954:	2b00      	cmp	r3, #0
 8000956:	d0f9      	beq.n	800094c <ITM_SendChar+0x28>

	// Write to ITM Stimulus Port0
	ITM_STIMULUS_PORT0 = ch;
 8000958:	2200      	movs	r2, #0
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	6013      	str	r3, [r2, #0]
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	e000edfc 	.word	0xe000edfc

08000970 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
 8000980:	e00a      	b.n	8000998 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000982:	f3af 8000 	nop.w
 8000986:	4601      	mov	r1, r0
 8000988:	68bb      	ldr	r3, [r7, #8]
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	60ba      	str	r2, [r7, #8]
 800098e:	b2ca      	uxtb	r2, r1
 8000990:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000992:	697b      	ldr	r3, [r7, #20]
 8000994:	3301      	adds	r3, #1
 8000996:	617b      	str	r3, [r7, #20]
 8000998:	697a      	ldr	r2, [r7, #20]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	429a      	cmp	r2, r3
 800099e:	dbf0      	blt.n	8000982 <_read+0x12>
  }

  return len;
 80009a0:	687b      	ldr	r3, [r7, #4]
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}

080009aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009aa:	b580      	push	{r7, lr}
 80009ac:	b086      	sub	sp, #24
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	60f8      	str	r0, [r7, #12]
 80009b2:	60b9      	str	r1, [r7, #8]
 80009b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b6:	2300      	movs	r3, #0
 80009b8:	617b      	str	r3, [r7, #20]
 80009ba:	e009      	b.n	80009d0 <_write+0x26>
  {
    //__io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	1c5a      	adds	r2, r3, #1
 80009c0:	60ba      	str	r2, [r7, #8]
 80009c2:	781b      	ldrb	r3, [r3, #0]
 80009c4:	4618      	mov	r0, r3
 80009c6:	f7ff ffad 	bl	8000924 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	3301      	adds	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	dbf1      	blt.n	80009bc <_write+0x12>
  }
  return len;
 80009d8:	687b      	ldr	r3, [r7, #4]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3718      	adds	r7, #24
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_close>:

int _close(int file)
{
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	370c      	adds	r7, #12
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009fa:	b480      	push	{r7}
 80009fc:	b083      	sub	sp, #12
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
 8000a02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a0a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a0c:	2300      	movs	r3, #0
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr

08000a1a <_isatty>:

int _isatty(int file)
{
 8000a1a:	b480      	push	{r7}
 8000a1c:	b083      	sub	sp, #12
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a22:	2301      	movs	r3, #1
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr

08000a30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b085      	sub	sp, #20
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	3714      	adds	r7, #20
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr
	...

08000a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a54:	4a14      	ldr	r2, [pc, #80]	; (8000aa8 <_sbrk+0x5c>)
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <_sbrk+0x60>)
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a60:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d102      	bne.n	8000a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <_sbrk+0x64>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <_sbrk+0x68>)
 8000a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <_sbrk+0x64>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4413      	add	r3, r2
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d207      	bcs.n	8000a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a7c:	f001 fd94 	bl	80025a8 <__errno>
 8000a80:	4603      	mov	r3, r0
 8000a82:	220c      	movs	r2, #12
 8000a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a86:	f04f 33ff 	mov.w	r3, #4294967295
 8000a8a:	e009      	b.n	8000aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a92:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4413      	add	r3, r2
 8000a9a:	4a05      	ldr	r2, [pc, #20]	; (8000ab0 <_sbrk+0x64>)
 8000a9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	3718      	adds	r7, #24
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20020000 	.word	0x20020000
 8000aac:	00000400 	.word	0x00000400
 8000ab0:	200000cc 	.word	0x200000cc
 8000ab4:	20000220 	.word	0x20000220

08000ab8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000abc:	4b06      	ldr	r3, [pc, #24]	; (8000ad8 <SystemInit+0x20>)
 8000abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ac2:	4a05      	ldr	r2, [pc, #20]	; (8000ad8 <SystemInit+0x20>)
 8000ac4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ac8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000acc:	bf00      	nop
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b14 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ae0:	f7ff ffea 	bl	8000ab8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ae4:	480c      	ldr	r0, [pc, #48]	; (8000b18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ae6:	490d      	ldr	r1, [pc, #52]	; (8000b1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ae8:	4a0d      	ldr	r2, [pc, #52]	; (8000b20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aec:	e002      	b.n	8000af4 <LoopCopyDataInit>

08000aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000af2:	3304      	adds	r3, #4

08000af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000af8:	d3f9      	bcc.n	8000aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000afc:	4c0a      	ldr	r4, [pc, #40]	; (8000b28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b00:	e001      	b.n	8000b06 <LoopFillZerobss>

08000b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b04:	3204      	adds	r2, #4

08000b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b08:	d3fb      	bcc.n	8000b02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000b0a:	f001 fd53 	bl	80025b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b0e:	f7ff fd4d 	bl	80005ac <main>
  bx  lr    
 8000b12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b20:	080031c4 	.word	0x080031c4
  ldr r2, =_sbss
 8000b24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b28:	20000220 	.word	0x20000220

08000b2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b2c:	e7fe      	b.n	8000b2c <ADC_IRQHandler>
	...

08000b30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b34:	4b0e      	ldr	r3, [pc, #56]	; (8000b70 <HAL_Init+0x40>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a0d      	ldr	r2, [pc, #52]	; (8000b70 <HAL_Init+0x40>)
 8000b3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b40:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <HAL_Init+0x40>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <HAL_Init+0x40>)
 8000b46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b4c:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <HAL_Init+0x40>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a07      	ldr	r2, [pc, #28]	; (8000b70 <HAL_Init+0x40>)
 8000b52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b58:	2003      	movs	r0, #3
 8000b5a:	f000 f931 	bl	8000dc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 f808 	bl	8000b74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b64:	f7ff fe44 	bl	80007f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40023c00 	.word	0x40023c00

08000b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b7c:	4b12      	ldr	r3, [pc, #72]	; (8000bc8 <HAL_InitTick+0x54>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <HAL_InitTick+0x58>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 f93b 	bl	8000e0e <HAL_SYSTICK_Config>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e00e      	b.n	8000bc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2b0f      	cmp	r3, #15
 8000ba6:	d80a      	bhi.n	8000bbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	6879      	ldr	r1, [r7, #4]
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb0:	f000 f911 	bl	8000dd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bb4:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <HAL_InitTick+0x5c>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e000      	b.n	8000bc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	20000004 	.word	0x20000004

08000bd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_IncTick+0x20>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be6:	6013      	str	r3, [r2, #0]
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	200000d0 	.word	0x200000d0

08000bfc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000c00:	4b03      	ldr	r3, [pc, #12]	; (8000c10 <HAL_GetTick+0x14>)
 8000c02:	681b      	ldr	r3, [r3, #0]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	200000d0 	.word	0x200000d0

08000c14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c1c:	f7ff ffee 	bl	8000bfc <HAL_GetTick>
 8000c20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c2c:	d005      	beq.n	8000c3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <HAL_Delay+0x44>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	461a      	mov	r2, r3
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4413      	add	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c3a:	bf00      	nop
 8000c3c:	f7ff ffde 	bl	8000bfc <HAL_GetTick>
 8000c40:	4602      	mov	r2, r0
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d8f7      	bhi.n	8000c3c <HAL_Delay+0x28>
  {
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	bf00      	nop
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000008 	.word	0x20000008

08000c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	; (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca8:	4b04      	ldr	r3, [pc, #16]	; (8000cbc <__NVIC_GetPriorityGrouping+0x18>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	f003 0307 	and.w	r3, r3, #7
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	6039      	str	r1, [r7, #0]
 8000cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db0a      	blt.n	8000cea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	490c      	ldr	r1, [pc, #48]	; (8000d0c <__NVIC_SetPriority+0x4c>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	0112      	lsls	r2, r2, #4
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	440b      	add	r3, r1
 8000ce4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ce8:	e00a      	b.n	8000d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	b2da      	uxtb	r2, r3
 8000cee:	4908      	ldr	r1, [pc, #32]	; (8000d10 <__NVIC_SetPriority+0x50>)
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 030f 	and.w	r3, r3, #15
 8000cf6:	3b04      	subs	r3, #4
 8000cf8:	0112      	lsls	r2, r2, #4
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	440b      	add	r3, r1
 8000cfe:	761a      	strb	r2, [r3, #24]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr
 8000d0c:	e000e100 	.word	0xe000e100
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b089      	sub	sp, #36	; 0x24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d28:	69fb      	ldr	r3, [r7, #28]
 8000d2a:	f1c3 0307 	rsb	r3, r3, #7
 8000d2e:	2b04      	cmp	r3, #4
 8000d30:	bf28      	it	cs
 8000d32:	2304      	movcs	r3, #4
 8000d34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d36:	69fb      	ldr	r3, [r7, #28]
 8000d38:	3304      	adds	r3, #4
 8000d3a:	2b06      	cmp	r3, #6
 8000d3c:	d902      	bls.n	8000d44 <NVIC_EncodePriority+0x30>
 8000d3e:	69fb      	ldr	r3, [r7, #28]
 8000d40:	3b03      	subs	r3, #3
 8000d42:	e000      	b.n	8000d46 <NVIC_EncodePriority+0x32>
 8000d44:	2300      	movs	r3, #0
 8000d46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d48:	f04f 32ff 	mov.w	r2, #4294967295
 8000d4c:	69bb      	ldr	r3, [r7, #24]
 8000d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d52:	43da      	mvns	r2, r3
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	401a      	ands	r2, r3
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	fa01 f303 	lsl.w	r3, r1, r3
 8000d66:	43d9      	mvns	r1, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d6c:	4313      	orrs	r3, r2
         );
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	; 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
	...

08000d7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3b01      	subs	r3, #1
 8000d88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d8c:	d301      	bcc.n	8000d92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00f      	b.n	8000db2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d92:	4a0a      	ldr	r2, [pc, #40]	; (8000dbc <SysTick_Config+0x40>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	3b01      	subs	r3, #1
 8000d98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d9a:	210f      	movs	r1, #15
 8000d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000da0:	f7ff ff8e 	bl	8000cc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000da4:	4b05      	ldr	r3, [pc, #20]	; (8000dbc <SysTick_Config+0x40>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000daa:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <SysTick_Config+0x40>)
 8000dac:	2207      	movs	r2, #7
 8000dae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000db0:	2300      	movs	r3, #0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	e000e010 	.word	0xe000e010

08000dc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ff47 	bl	8000c5c <__NVIC_SetPriorityGrouping>
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}

08000dd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	b086      	sub	sp, #24
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	4603      	mov	r3, r0
 8000dde:	60b9      	str	r1, [r7, #8]
 8000de0:	607a      	str	r2, [r7, #4]
 8000de2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000de8:	f7ff ff5c 	bl	8000ca4 <__NVIC_GetPriorityGrouping>
 8000dec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	6978      	ldr	r0, [r7, #20]
 8000df4:	f7ff ff8e 	bl	8000d14 <NVIC_EncodePriority>
 8000df8:	4602      	mov	r2, r0
 8000dfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dfe:	4611      	mov	r1, r2
 8000e00:	4618      	mov	r0, r3
 8000e02:	f7ff ff5d 	bl	8000cc0 <__NVIC_SetPriority>
}
 8000e06:	bf00      	nop
 8000e08:	3718      	adds	r7, #24
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e0e:	b580      	push	{r7, lr}
 8000e10:	b082      	sub	sp, #8
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff ffb0 	bl	8000d7c <SysTick_Config>
 8000e1c:	4603      	mov	r3, r0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
	...

08000e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b089      	sub	sp, #36	; 0x24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
 8000e42:	e165      	b.n	8001110 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e44:	2201      	movs	r2, #1
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	697a      	ldr	r2, [r7, #20]
 8000e54:	4013      	ands	r3, r2
 8000e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	f040 8154 	bne.w	800110a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f003 0303 	and.w	r3, r3, #3
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d005      	beq.n	8000e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d130      	bne.n	8000edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	2203      	movs	r2, #3
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	68da      	ldr	r2, [r3, #12]
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69ba      	ldr	r2, [r7, #24]
 8000ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	091b      	lsrs	r3, r3, #4
 8000ec6:	f003 0201 	and.w	r2, r3, #1
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0303 	and.w	r3, r3, #3
 8000ee4:	2b03      	cmp	r3, #3
 8000ee6:	d017      	beq.n	8000f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	68db      	ldr	r3, [r3, #12]
 8000eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	689a      	ldr	r2, [r3, #8]
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f003 0303 	and.w	r3, r3, #3
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d123      	bne.n	8000f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	08da      	lsrs	r2, r3, #3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3208      	adds	r2, #8
 8000f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	f003 0307 	and.w	r3, r3, #7
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	220f      	movs	r2, #15
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	691a      	ldr	r2, [r3, #16]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	08da      	lsrs	r2, r3, #3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3208      	adds	r2, #8
 8000f66:	69b9      	ldr	r1, [r7, #24]
 8000f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	2203      	movs	r2, #3
 8000f78:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7c:	43db      	mvns	r3, r3
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	4013      	ands	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0203 	and.w	r2, r3, #3
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	f000 80ae 	beq.w	800110a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	2300      	movs	r3, #0
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	4b5d      	ldr	r3, [pc, #372]	; (8001128 <HAL_GPIO_Init+0x300>)
 8000fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb6:	4a5c      	ldr	r2, [pc, #368]	; (8001128 <HAL_GPIO_Init+0x300>)
 8000fb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8000fbe:	4b5a      	ldr	r3, [pc, #360]	; (8001128 <HAL_GPIO_Init+0x300>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fc6:	60fb      	str	r3, [r7, #12]
 8000fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000fca:	4a58      	ldr	r2, [pc, #352]	; (800112c <HAL_GPIO_Init+0x304>)
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	089b      	lsrs	r3, r3, #2
 8000fd0:	3302      	adds	r3, #2
 8000fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f003 0303 	and.w	r3, r3, #3
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	220f      	movs	r2, #15
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4a4f      	ldr	r2, [pc, #316]	; (8001130 <HAL_GPIO_Init+0x308>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d025      	beq.n	8001042 <HAL_GPIO_Init+0x21a>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4a4e      	ldr	r2, [pc, #312]	; (8001134 <HAL_GPIO_Init+0x30c>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d01f      	beq.n	800103e <HAL_GPIO_Init+0x216>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a4d      	ldr	r2, [pc, #308]	; (8001138 <HAL_GPIO_Init+0x310>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d019      	beq.n	800103a <HAL_GPIO_Init+0x212>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a4c      	ldr	r2, [pc, #304]	; (800113c <HAL_GPIO_Init+0x314>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d013      	beq.n	8001036 <HAL_GPIO_Init+0x20e>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a4b      	ldr	r2, [pc, #300]	; (8001140 <HAL_GPIO_Init+0x318>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d00d      	beq.n	8001032 <HAL_GPIO_Init+0x20a>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	4a4a      	ldr	r2, [pc, #296]	; (8001144 <HAL_GPIO_Init+0x31c>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d007      	beq.n	800102e <HAL_GPIO_Init+0x206>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a49      	ldr	r2, [pc, #292]	; (8001148 <HAL_GPIO_Init+0x320>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_GPIO_Init+0x202>
 8001026:	2306      	movs	r3, #6
 8001028:	e00c      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 800102a:	2307      	movs	r3, #7
 800102c:	e00a      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 800102e:	2305      	movs	r3, #5
 8001030:	e008      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 8001032:	2304      	movs	r3, #4
 8001034:	e006      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 8001036:	2303      	movs	r3, #3
 8001038:	e004      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 800103a:	2302      	movs	r3, #2
 800103c:	e002      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 800103e:	2301      	movs	r3, #1
 8001040:	e000      	b.n	8001044 <HAL_GPIO_Init+0x21c>
 8001042:	2300      	movs	r3, #0
 8001044:	69fa      	ldr	r2, [r7, #28]
 8001046:	f002 0203 	and.w	r2, r2, #3
 800104a:	0092      	lsls	r2, r2, #2
 800104c:	4093      	lsls	r3, r2
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4313      	orrs	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001054:	4935      	ldr	r1, [pc, #212]	; (800112c <HAL_GPIO_Init+0x304>)
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	089b      	lsrs	r3, r3, #2
 800105a:	3302      	adds	r3, #2
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001062:	4b3a      	ldr	r3, [pc, #232]	; (800114c <HAL_GPIO_Init+0x324>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	43db      	mvns	r3, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4013      	ands	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001086:	4a31      	ldr	r2, [pc, #196]	; (800114c <HAL_GPIO_Init+0x324>)
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800108c:	4b2f      	ldr	r3, [pc, #188]	; (800114c <HAL_GPIO_Init+0x324>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d003      	beq.n	80010b0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	693b      	ldr	r3, [r7, #16]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010b0:	4a26      	ldr	r2, [pc, #152]	; (800114c <HAL_GPIO_Init+0x324>)
 80010b2:	69bb      	ldr	r3, [r7, #24]
 80010b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010b6:	4b25      	ldr	r3, [pc, #148]	; (800114c <HAL_GPIO_Init+0x324>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80010da:	4a1c      	ldr	r2, [pc, #112]	; (800114c <HAL_GPIO_Init+0x324>)
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010e0:	4b1a      	ldr	r3, [pc, #104]	; (800114c <HAL_GPIO_Init+0x324>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001104:	4a11      	ldr	r2, [pc, #68]	; (800114c <HAL_GPIO_Init+0x324>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3301      	adds	r3, #1
 800110e:	61fb      	str	r3, [r7, #28]
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	2b0f      	cmp	r3, #15
 8001114:	f67f ae96 	bls.w	8000e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	3724      	adds	r7, #36	; 0x24
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800
 800112c:	40013800 	.word	0x40013800
 8001130:	40020000 	.word	0x40020000
 8001134:	40020400 	.word	0x40020400
 8001138:	40020800 	.word	0x40020800
 800113c:	40020c00 	.word	0x40020c00
 8001140:	40021000 	.word	0x40021000
 8001144:	40021400 	.word	0x40021400
 8001148:	40021800 	.word	0x40021800
 800114c:	40013c00 	.word	0x40013c00

08001150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	807b      	strh	r3, [r7, #2]
 800115c:	4613      	mov	r3, r2
 800115e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001160:	787b      	ldrb	r3, [r7, #1]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001166:	887a      	ldrh	r2, [r7, #2]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800116c:	e003      	b.n	8001176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800116e:	887b      	ldrh	r3, [r7, #2]
 8001170:	041a      	lsls	r2, r3, #16
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	619a      	str	r2, [r3, #24]
}
 8001176:	bf00      	nop
 8001178:	370c      	adds	r7, #12
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e0cc      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001198:	4b68      	ldr	r3, [pc, #416]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 030f 	and.w	r3, r3, #15
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d90c      	bls.n	80011c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011a6:	4b65      	ldr	r3, [pc, #404]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 80011a8:	683a      	ldr	r2, [r7, #0]
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ae:	4b63      	ldr	r3, [pc, #396]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	683a      	ldr	r2, [r7, #0]
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d001      	beq.n	80011c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e0b8      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f003 0302 	and.w	r3, r3, #2
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d020      	beq.n	800120e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d005      	beq.n	80011e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011d8:	4b59      	ldr	r3, [pc, #356]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	4a58      	ldr	r2, [pc, #352]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80011de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80011e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0308 	and.w	r3, r3, #8
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d005      	beq.n	80011fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011f0:	4b53      	ldr	r3, [pc, #332]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	4a52      	ldr	r2, [pc, #328]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80011f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80011fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011fc:	4b50      	ldr	r3, [pc, #320]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	494d      	ldr	r1, [pc, #308]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 800120a:	4313      	orrs	r3, r2
 800120c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	2b00      	cmp	r3, #0
 8001218:	d044      	beq.n	80012a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d107      	bne.n	8001232 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001222:	4b47      	ldr	r3, [pc, #284]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122a:	2b00      	cmp	r3, #0
 800122c:	d119      	bne.n	8001262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e07f      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	2b02      	cmp	r3, #2
 8001238:	d003      	beq.n	8001242 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800123e:	2b03      	cmp	r3, #3
 8001240:	d107      	bne.n	8001252 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001242:	4b3f      	ldr	r3, [pc, #252]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d109      	bne.n	8001262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e06f      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001252:	4b3b      	ldr	r3, [pc, #236]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0302 	and.w	r3, r3, #2
 800125a:	2b00      	cmp	r3, #0
 800125c:	d101      	bne.n	8001262 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e067      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001262:	4b37      	ldr	r3, [pc, #220]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f023 0203 	bic.w	r2, r3, #3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	4934      	ldr	r1, [pc, #208]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001270:	4313      	orrs	r3, r2
 8001272:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001274:	f7ff fcc2 	bl	8000bfc <HAL_GetTick>
 8001278:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800127a:	e00a      	b.n	8001292 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800127c:	f7ff fcbe 	bl	8000bfc <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f241 3288 	movw	r2, #5000	; 0x1388
 800128a:	4293      	cmp	r3, r2
 800128c:	d901      	bls.n	8001292 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800128e:	2303      	movs	r3, #3
 8001290:	e04f      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001292:	4b2b      	ldr	r3, [pc, #172]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	f003 020c 	and.w	r2, r3, #12
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d1eb      	bne.n	800127c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012a4:	4b25      	ldr	r3, [pc, #148]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 030f 	and.w	r3, r3, #15
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d20c      	bcs.n	80012cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012b2:	4b22      	ldr	r3, [pc, #136]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 80012b4:	683a      	ldr	r2, [r7, #0]
 80012b6:	b2d2      	uxtb	r2, r2
 80012b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012ba:	4b20      	ldr	r3, [pc, #128]	; (800133c <HAL_RCC_ClockConfig+0x1b8>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	683a      	ldr	r2, [r7, #0]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d001      	beq.n	80012cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e032      	b.n	8001332 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f003 0304 	and.w	r3, r3, #4
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d008      	beq.n	80012ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012d8:	4b19      	ldr	r3, [pc, #100]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	4916      	ldr	r1, [pc, #88]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80012e6:	4313      	orrs	r3, r2
 80012e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d009      	beq.n	800130a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80012f6:	4b12      	ldr	r3, [pc, #72]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	00db      	lsls	r3, r3, #3
 8001304:	490e      	ldr	r1, [pc, #56]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	4313      	orrs	r3, r2
 8001308:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800130a:	f000 f855 	bl	80013b8 <HAL_RCC_GetSysClockFreq>
 800130e:	4602      	mov	r2, r0
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <HAL_RCC_ClockConfig+0x1bc>)
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	091b      	lsrs	r3, r3, #4
 8001316:	f003 030f 	and.w	r3, r3, #15
 800131a:	490a      	ldr	r1, [pc, #40]	; (8001344 <HAL_RCC_ClockConfig+0x1c0>)
 800131c:	5ccb      	ldrb	r3, [r1, r3]
 800131e:	fa22 f303 	lsr.w	r3, r2, r3
 8001322:	4a09      	ldr	r2, [pc, #36]	; (8001348 <HAL_RCC_ClockConfig+0x1c4>)
 8001324:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <HAL_RCC_ClockConfig+0x1c8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fc22 	bl	8000b74 <HAL_InitTick>

  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3710      	adds	r7, #16
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40023c00 	.word	0x40023c00
 8001340:	40023800 	.word	0x40023800
 8001344:	08003168 	.word	0x08003168
 8001348:	20000000 	.word	0x20000000
 800134c:	20000004 	.word	0x20000004

08001350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001354:	4b03      	ldr	r3, [pc, #12]	; (8001364 <HAL_RCC_GetHCLKFreq+0x14>)
 8001356:	681b      	ldr	r3, [r3, #0]
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	20000000 	.word	0x20000000

08001368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800136c:	f7ff fff0 	bl	8001350 <HAL_RCC_GetHCLKFreq>
 8001370:	4602      	mov	r2, r0
 8001372:	4b05      	ldr	r3, [pc, #20]	; (8001388 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	0a9b      	lsrs	r3, r3, #10
 8001378:	f003 0307 	and.w	r3, r3, #7
 800137c:	4903      	ldr	r1, [pc, #12]	; (800138c <HAL_RCC_GetPCLK1Freq+0x24>)
 800137e:	5ccb      	ldrb	r3, [r1, r3]
 8001380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001384:	4618      	mov	r0, r3
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40023800 	.word	0x40023800
 800138c:	08003178 	.word	0x08003178

08001390 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001394:	f7ff ffdc 	bl	8001350 <HAL_RCC_GetHCLKFreq>
 8001398:	4602      	mov	r2, r0
 800139a:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	0b5b      	lsrs	r3, r3, #13
 80013a0:	f003 0307 	and.w	r3, r3, #7
 80013a4:	4903      	ldr	r1, [pc, #12]	; (80013b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013a6:	5ccb      	ldrb	r3, [r1, r3]
 80013a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40023800 	.word	0x40023800
 80013b4:	08003178 	.word	0x08003178

080013b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013bc:	b0ae      	sub	sp, #184	; 0xb8
 80013be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80013c0:	2300      	movs	r3, #0
 80013c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013de:	4bcb      	ldr	r3, [pc, #812]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b0c      	cmp	r3, #12
 80013e8:	f200 8206 	bhi.w	80017f8 <HAL_RCC_GetSysClockFreq+0x440>
 80013ec:	a201      	add	r2, pc, #4	; (adr r2, 80013f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80013ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f2:	bf00      	nop
 80013f4:	08001429 	.word	0x08001429
 80013f8:	080017f9 	.word	0x080017f9
 80013fc:	080017f9 	.word	0x080017f9
 8001400:	080017f9 	.word	0x080017f9
 8001404:	08001431 	.word	0x08001431
 8001408:	080017f9 	.word	0x080017f9
 800140c:	080017f9 	.word	0x080017f9
 8001410:	080017f9 	.word	0x080017f9
 8001414:	08001439 	.word	0x08001439
 8001418:	080017f9 	.word	0x080017f9
 800141c:	080017f9 	.word	0x080017f9
 8001420:	080017f9 	.word	0x080017f9
 8001424:	08001629 	.word	0x08001629
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001428:	4bb9      	ldr	r3, [pc, #740]	; (8001710 <HAL_RCC_GetSysClockFreq+0x358>)
 800142a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800142e:	e1e7      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001430:	4bb8      	ldr	r3, [pc, #736]	; (8001714 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001432:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001436:	e1e3      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001438:	4bb4      	ldr	r3, [pc, #720]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001440:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001444:	4bb1      	ldr	r3, [pc, #708]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d071      	beq.n	8001534 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001450:	4bae      	ldr	r3, [pc, #696]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	099b      	lsrs	r3, r3, #6
 8001456:	2200      	movs	r2, #0
 8001458:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800145c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001460:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001468:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800146c:	2300      	movs	r3, #0
 800146e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001472:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001476:	4622      	mov	r2, r4
 8001478:	462b      	mov	r3, r5
 800147a:	f04f 0000 	mov.w	r0, #0
 800147e:	f04f 0100 	mov.w	r1, #0
 8001482:	0159      	lsls	r1, r3, #5
 8001484:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001488:	0150      	lsls	r0, r2, #5
 800148a:	4602      	mov	r2, r0
 800148c:	460b      	mov	r3, r1
 800148e:	4621      	mov	r1, r4
 8001490:	1a51      	subs	r1, r2, r1
 8001492:	6439      	str	r1, [r7, #64]	; 0x40
 8001494:	4629      	mov	r1, r5
 8001496:	eb63 0301 	sbc.w	r3, r3, r1
 800149a:	647b      	str	r3, [r7, #68]	; 0x44
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	f04f 0300 	mov.w	r3, #0
 80014a4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80014a8:	4649      	mov	r1, r9
 80014aa:	018b      	lsls	r3, r1, #6
 80014ac:	4641      	mov	r1, r8
 80014ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80014b2:	4641      	mov	r1, r8
 80014b4:	018a      	lsls	r2, r1, #6
 80014b6:	4641      	mov	r1, r8
 80014b8:	1a51      	subs	r1, r2, r1
 80014ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80014bc:	4649      	mov	r1, r9
 80014be:	eb63 0301 	sbc.w	r3, r3, r1
 80014c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	f04f 0300 	mov.w	r3, #0
 80014cc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80014d0:	4649      	mov	r1, r9
 80014d2:	00cb      	lsls	r3, r1, #3
 80014d4:	4641      	mov	r1, r8
 80014d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80014da:	4641      	mov	r1, r8
 80014dc:	00ca      	lsls	r2, r1, #3
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	4603      	mov	r3, r0
 80014e4:	4622      	mov	r2, r4
 80014e6:	189b      	adds	r3, r3, r2
 80014e8:	633b      	str	r3, [r7, #48]	; 0x30
 80014ea:	462b      	mov	r3, r5
 80014ec:	460a      	mov	r2, r1
 80014ee:	eb42 0303 	adc.w	r3, r2, r3
 80014f2:	637b      	str	r3, [r7, #52]	; 0x34
 80014f4:	f04f 0200 	mov.w	r2, #0
 80014f8:	f04f 0300 	mov.w	r3, #0
 80014fc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001500:	4629      	mov	r1, r5
 8001502:	024b      	lsls	r3, r1, #9
 8001504:	4621      	mov	r1, r4
 8001506:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800150a:	4621      	mov	r1, r4
 800150c:	024a      	lsls	r2, r1, #9
 800150e:	4610      	mov	r0, r2
 8001510:	4619      	mov	r1, r3
 8001512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001516:	2200      	movs	r2, #0
 8001518:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800151c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001520:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001524:	f7fe fec4 	bl	80002b0 <__aeabi_uldivmod>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	4613      	mov	r3, r2
 800152e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001532:	e067      	b.n	8001604 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001534:	4b75      	ldr	r3, [pc, #468]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	099b      	lsrs	r3, r3, #6
 800153a:	2200      	movs	r2, #0
 800153c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001540:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001544:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001548:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800154c:	67bb      	str	r3, [r7, #120]	; 0x78
 800154e:	2300      	movs	r3, #0
 8001550:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001552:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001556:	4622      	mov	r2, r4
 8001558:	462b      	mov	r3, r5
 800155a:	f04f 0000 	mov.w	r0, #0
 800155e:	f04f 0100 	mov.w	r1, #0
 8001562:	0159      	lsls	r1, r3, #5
 8001564:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001568:	0150      	lsls	r0, r2, #5
 800156a:	4602      	mov	r2, r0
 800156c:	460b      	mov	r3, r1
 800156e:	4621      	mov	r1, r4
 8001570:	1a51      	subs	r1, r2, r1
 8001572:	62b9      	str	r1, [r7, #40]	; 0x28
 8001574:	4629      	mov	r1, r5
 8001576:	eb63 0301 	sbc.w	r3, r3, r1
 800157a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001588:	4649      	mov	r1, r9
 800158a:	018b      	lsls	r3, r1, #6
 800158c:	4641      	mov	r1, r8
 800158e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001592:	4641      	mov	r1, r8
 8001594:	018a      	lsls	r2, r1, #6
 8001596:	4641      	mov	r1, r8
 8001598:	ebb2 0a01 	subs.w	sl, r2, r1
 800159c:	4649      	mov	r1, r9
 800159e:	eb63 0b01 	sbc.w	fp, r3, r1
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	f04f 0300 	mov.w	r3, #0
 80015aa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80015ae:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80015b2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80015b6:	4692      	mov	sl, r2
 80015b8:	469b      	mov	fp, r3
 80015ba:	4623      	mov	r3, r4
 80015bc:	eb1a 0303 	adds.w	r3, sl, r3
 80015c0:	623b      	str	r3, [r7, #32]
 80015c2:	462b      	mov	r3, r5
 80015c4:	eb4b 0303 	adc.w	r3, fp, r3
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
 80015ca:	f04f 0200 	mov.w	r2, #0
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80015d6:	4629      	mov	r1, r5
 80015d8:	028b      	lsls	r3, r1, #10
 80015da:	4621      	mov	r1, r4
 80015dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80015e0:	4621      	mov	r1, r4
 80015e2:	028a      	lsls	r2, r1, #10
 80015e4:	4610      	mov	r0, r2
 80015e6:	4619      	mov	r1, r3
 80015e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80015ec:	2200      	movs	r2, #0
 80015ee:	673b      	str	r3, [r7, #112]	; 0x70
 80015f0:	677a      	str	r2, [r7, #116]	; 0x74
 80015f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80015f6:	f7fe fe5b 	bl	80002b0 <__aeabi_uldivmod>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4613      	mov	r3, r2
 8001600:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001604:	4b41      	ldr	r3, [pc, #260]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	0c1b      	lsrs	r3, r3, #16
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	3301      	adds	r3, #1
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001616:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800161a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800161e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001622:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001626:	e0eb      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001628:	4b38      	ldr	r3, [pc, #224]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001630:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001634:	4b35      	ldr	r3, [pc, #212]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d06b      	beq.n	8001718 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001640:	4b32      	ldr	r3, [pc, #200]	; (800170c <HAL_RCC_GetSysClockFreq+0x354>)
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	099b      	lsrs	r3, r3, #6
 8001646:	2200      	movs	r2, #0
 8001648:	66bb      	str	r3, [r7, #104]	; 0x68
 800164a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800164c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800164e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001652:	663b      	str	r3, [r7, #96]	; 0x60
 8001654:	2300      	movs	r3, #0
 8001656:	667b      	str	r3, [r7, #100]	; 0x64
 8001658:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800165c:	4622      	mov	r2, r4
 800165e:	462b      	mov	r3, r5
 8001660:	f04f 0000 	mov.w	r0, #0
 8001664:	f04f 0100 	mov.w	r1, #0
 8001668:	0159      	lsls	r1, r3, #5
 800166a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800166e:	0150      	lsls	r0, r2, #5
 8001670:	4602      	mov	r2, r0
 8001672:	460b      	mov	r3, r1
 8001674:	4621      	mov	r1, r4
 8001676:	1a51      	subs	r1, r2, r1
 8001678:	61b9      	str	r1, [r7, #24]
 800167a:	4629      	mov	r1, r5
 800167c:	eb63 0301 	sbc.w	r3, r3, r1
 8001680:	61fb      	str	r3, [r7, #28]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800168e:	4659      	mov	r1, fp
 8001690:	018b      	lsls	r3, r1, #6
 8001692:	4651      	mov	r1, sl
 8001694:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001698:	4651      	mov	r1, sl
 800169a:	018a      	lsls	r2, r1, #6
 800169c:	4651      	mov	r1, sl
 800169e:	ebb2 0801 	subs.w	r8, r2, r1
 80016a2:	4659      	mov	r1, fp
 80016a4:	eb63 0901 	sbc.w	r9, r3, r1
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	f04f 0300 	mov.w	r3, #0
 80016b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80016b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80016b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80016bc:	4690      	mov	r8, r2
 80016be:	4699      	mov	r9, r3
 80016c0:	4623      	mov	r3, r4
 80016c2:	eb18 0303 	adds.w	r3, r8, r3
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	462b      	mov	r3, r5
 80016ca:	eb49 0303 	adc.w	r3, r9, r3
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	f04f 0200 	mov.w	r2, #0
 80016d4:	f04f 0300 	mov.w	r3, #0
 80016d8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016dc:	4629      	mov	r1, r5
 80016de:	024b      	lsls	r3, r1, #9
 80016e0:	4621      	mov	r1, r4
 80016e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016e6:	4621      	mov	r1, r4
 80016e8:	024a      	lsls	r2, r1, #9
 80016ea:	4610      	mov	r0, r2
 80016ec:	4619      	mov	r1, r3
 80016ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016f2:	2200      	movs	r2, #0
 80016f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80016f6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80016f8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80016fc:	f7fe fdd8 	bl	80002b0 <__aeabi_uldivmod>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4613      	mov	r3, r2
 8001706:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800170a:	e065      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x420>
 800170c:	40023800 	.word	0x40023800
 8001710:	00f42400 	.word	0x00f42400
 8001714:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001718:	4b3d      	ldr	r3, [pc, #244]	; (8001810 <HAL_RCC_GetSysClockFreq+0x458>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	099b      	lsrs	r3, r3, #6
 800171e:	2200      	movs	r2, #0
 8001720:	4618      	mov	r0, r3
 8001722:	4611      	mov	r1, r2
 8001724:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001728:	653b      	str	r3, [r7, #80]	; 0x50
 800172a:	2300      	movs	r3, #0
 800172c:	657b      	str	r3, [r7, #84]	; 0x54
 800172e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001732:	4642      	mov	r2, r8
 8001734:	464b      	mov	r3, r9
 8001736:	f04f 0000 	mov.w	r0, #0
 800173a:	f04f 0100 	mov.w	r1, #0
 800173e:	0159      	lsls	r1, r3, #5
 8001740:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001744:	0150      	lsls	r0, r2, #5
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4641      	mov	r1, r8
 800174c:	1a51      	subs	r1, r2, r1
 800174e:	60b9      	str	r1, [r7, #8]
 8001750:	4649      	mov	r1, r9
 8001752:	eb63 0301 	sbc.w	r3, r3, r1
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	f04f 0200 	mov.w	r2, #0
 800175c:	f04f 0300 	mov.w	r3, #0
 8001760:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001764:	4659      	mov	r1, fp
 8001766:	018b      	lsls	r3, r1, #6
 8001768:	4651      	mov	r1, sl
 800176a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800176e:	4651      	mov	r1, sl
 8001770:	018a      	lsls	r2, r1, #6
 8001772:	4651      	mov	r1, sl
 8001774:	1a54      	subs	r4, r2, r1
 8001776:	4659      	mov	r1, fp
 8001778:	eb63 0501 	sbc.w	r5, r3, r1
 800177c:	f04f 0200 	mov.w	r2, #0
 8001780:	f04f 0300 	mov.w	r3, #0
 8001784:	00eb      	lsls	r3, r5, #3
 8001786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800178a:	00e2      	lsls	r2, r4, #3
 800178c:	4614      	mov	r4, r2
 800178e:	461d      	mov	r5, r3
 8001790:	4643      	mov	r3, r8
 8001792:	18e3      	adds	r3, r4, r3
 8001794:	603b      	str	r3, [r7, #0]
 8001796:	464b      	mov	r3, r9
 8001798:	eb45 0303 	adc.w	r3, r5, r3
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	f04f 0200 	mov.w	r2, #0
 80017a2:	f04f 0300 	mov.w	r3, #0
 80017a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017aa:	4629      	mov	r1, r5
 80017ac:	028b      	lsls	r3, r1, #10
 80017ae:	4621      	mov	r1, r4
 80017b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017b4:	4621      	mov	r1, r4
 80017b6:	028a      	lsls	r2, r1, #10
 80017b8:	4610      	mov	r0, r2
 80017ba:	4619      	mov	r1, r3
 80017bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017c0:	2200      	movs	r2, #0
 80017c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80017c4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80017c6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80017ca:	f7fe fd71 	bl	80002b0 <__aeabi_uldivmod>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	4613      	mov	r3, r2
 80017d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80017d8:	4b0d      	ldr	r3, [pc, #52]	; (8001810 <HAL_RCC_GetSysClockFreq+0x458>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	0f1b      	lsrs	r3, r3, #28
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80017e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80017ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80017ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80017f6:	e003      	b.n	8001800 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <HAL_RCC_GetSysClockFreq+0x45c>)
 80017fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80017fe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001800:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001804:	4618      	mov	r0, r3
 8001806:	37b8      	adds	r7, #184	; 0xb8
 8001808:	46bd      	mov	sp, r7
 800180a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800
 8001814:	00f42400 	.word	0x00f42400

08001818 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e28d      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	2b00      	cmp	r3, #0
 8001834:	f000 8083 	beq.w	800193e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001838:	4b94      	ldr	r3, [pc, #592]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 030c 	and.w	r3, r3, #12
 8001840:	2b04      	cmp	r3, #4
 8001842:	d019      	beq.n	8001878 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001844:	4b91      	ldr	r3, [pc, #580]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001846:	689b      	ldr	r3, [r3, #8]
 8001848:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800184c:	2b08      	cmp	r3, #8
 800184e:	d106      	bne.n	800185e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001850:	4b8e      	ldr	r3, [pc, #568]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800185c:	d00c      	beq.n	8001878 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800185e:	4b8b      	ldr	r3, [pc, #556]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001866:	2b0c      	cmp	r3, #12
 8001868:	d112      	bne.n	8001890 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800186a:	4b88      	ldr	r3, [pc, #544]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001872:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001876:	d10b      	bne.n	8001890 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001878:	4b84      	ldr	r3, [pc, #528]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d05b      	beq.n	800193c <HAL_RCC_OscConfig+0x124>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d157      	bne.n	800193c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e25a      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001898:	d106      	bne.n	80018a8 <HAL_RCC_OscConfig+0x90>
 800189a:	4b7c      	ldr	r3, [pc, #496]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a7b      	ldr	r2, [pc, #492]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e01d      	b.n	80018e4 <HAL_RCC_OscConfig+0xcc>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018b0:	d10c      	bne.n	80018cc <HAL_RCC_OscConfig+0xb4>
 80018b2:	4b76      	ldr	r3, [pc, #472]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a75      	ldr	r2, [pc, #468]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b73      	ldr	r3, [pc, #460]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a72      	ldr	r2, [pc, #456]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	e00b      	b.n	80018e4 <HAL_RCC_OscConfig+0xcc>
 80018cc:	4b6f      	ldr	r3, [pc, #444]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a6e      	ldr	r2, [pc, #440]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018d6:	6013      	str	r3, [r2, #0]
 80018d8:	4b6c      	ldr	r3, [pc, #432]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a6b      	ldr	r2, [pc, #428]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80018de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d013      	beq.n	8001914 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ec:	f7ff f986 	bl	8000bfc <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f4:	f7ff f982 	bl	8000bfc <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b64      	cmp	r3, #100	; 0x64
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e21f      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001906:	4b61      	ldr	r3, [pc, #388]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0f0      	beq.n	80018f4 <HAL_RCC_OscConfig+0xdc>
 8001912:	e014      	b.n	800193e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001914:	f7ff f972 	bl	8000bfc <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800191a:	e008      	b.n	800192e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800191c:	f7ff f96e 	bl	8000bfc <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	2b64      	cmp	r3, #100	; 0x64
 8001928:	d901      	bls.n	800192e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800192a:	2303      	movs	r3, #3
 800192c:	e20b      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800192e:	4b57      	ldr	r3, [pc, #348]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d1f0      	bne.n	800191c <HAL_RCC_OscConfig+0x104>
 800193a:	e000      	b.n	800193e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800193c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d06f      	beq.n	8001a2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800194a:	4b50      	ldr	r3, [pc, #320]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f003 030c 	and.w	r3, r3, #12
 8001952:	2b00      	cmp	r3, #0
 8001954:	d017      	beq.n	8001986 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001956:	4b4d      	ldr	r3, [pc, #308]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800195e:	2b08      	cmp	r3, #8
 8001960:	d105      	bne.n	800196e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001962:	4b4a      	ldr	r3, [pc, #296]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00b      	beq.n	8001986 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800196e:	4b47      	ldr	r3, [pc, #284]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001976:	2b0c      	cmp	r3, #12
 8001978:	d11c      	bne.n	80019b4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800197a:	4b44      	ldr	r3, [pc, #272]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d116      	bne.n	80019b4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <HAL_RCC_OscConfig+0x186>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d001      	beq.n	800199e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e1d3      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199e:	4b3b      	ldr	r3, [pc, #236]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	4937      	ldr	r1, [pc, #220]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b2:	e03a      	b.n	8001a2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d020      	beq.n	80019fe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019bc:	4b34      	ldr	r3, [pc, #208]	; (8001a90 <HAL_RCC_OscConfig+0x278>)
 80019be:	2201      	movs	r2, #1
 80019c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c2:	f7ff f91b 	bl	8000bfc <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019ca:	f7ff f917 	bl	8000bfc <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e1b4      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019dc:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e8:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	4925      	ldr	r1, [pc, #148]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]
 80019fc:	e015      	b.n	8001a2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019fe:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_RCC_OscConfig+0x278>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a04:	f7ff f8fa 	bl	8000bfc <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a0c:	f7ff f8f6 	bl	8000bfc <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e193      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d036      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d016      	beq.n	8001a6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCC_OscConfig+0x27c>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a44:	f7ff f8da 	bl	8000bfc <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4c:	f7ff f8d6 	bl	8000bfc <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e173      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_RCC_OscConfig+0x274>)
 8001a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCC_OscConfig+0x234>
 8001a6a:	e01b      	b.n	8001aa4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_OscConfig+0x27c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a72:	f7ff f8c3 	bl	8000bfc <HAL_GetTick>
 8001a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	e00e      	b.n	8001a98 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a7a:	f7ff f8bf 	bl	8000bfc <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d907      	bls.n	8001a98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e15c      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	42470000 	.word	0x42470000
 8001a94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a98:	4b8a      	ldr	r3, [pc, #552]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1ea      	bne.n	8001a7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f000 8097 	beq.w	8001be0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab6:	4b83      	ldr	r3, [pc, #524]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10f      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	4b7f      	ldr	r3, [pc, #508]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a7e      	ldr	r2, [pc, #504]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b7c      	ldr	r3, [pc, #496]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae2:	4b79      	ldr	r3, [pc, #484]	; (8001cc8 <HAL_RCC_OscConfig+0x4b0>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d118      	bne.n	8001b20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aee:	4b76      	ldr	r3, [pc, #472]	; (8001cc8 <HAL_RCC_OscConfig+0x4b0>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a75      	ldr	r2, [pc, #468]	; (8001cc8 <HAL_RCC_OscConfig+0x4b0>)
 8001af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afa:	f7ff f87f 	bl	8000bfc <HAL_GetTick>
 8001afe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b02:	f7ff f87b 	bl	8000bfc <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e118      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b14:	4b6c      	ldr	r3, [pc, #432]	; (8001cc8 <HAL_RCC_OscConfig+0x4b0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f0      	beq.n	8001b02 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d106      	bne.n	8001b36 <HAL_RCC_OscConfig+0x31e>
 8001b28:	4b66      	ldr	r3, [pc, #408]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2c:	4a65      	ldr	r2, [pc, #404]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6713      	str	r3, [r2, #112]	; 0x70
 8001b34:	e01c      	b.n	8001b70 <HAL_RCC_OscConfig+0x358>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b05      	cmp	r3, #5
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x340>
 8001b3e:	4b61      	ldr	r3, [pc, #388]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	4a60      	ldr	r2, [pc, #384]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4a:	4b5e      	ldr	r3, [pc, #376]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4e:	4a5d      	ldr	r2, [pc, #372]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6713      	str	r3, [r2, #112]	; 0x70
 8001b56:	e00b      	b.n	8001b70 <HAL_RCC_OscConfig+0x358>
 8001b58:	4b5a      	ldr	r3, [pc, #360]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a59      	ldr	r2, [pc, #356]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b5e:	f023 0301 	bic.w	r3, r3, #1
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
 8001b64:	4b57      	ldr	r3, [pc, #348]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	4a56      	ldr	r2, [pc, #344]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b6a:	f023 0304 	bic.w	r3, r3, #4
 8001b6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d015      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b78:	f7ff f840 	bl	8000bfc <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b7e:	e00a      	b.n	8001b96 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b80:	f7ff f83c 	bl	8000bfc <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e0d7      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b96:	4b4b      	ldr	r3, [pc, #300]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0ee      	beq.n	8001b80 <HAL_RCC_OscConfig+0x368>
 8001ba2:	e014      	b.n	8001bce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba4:	f7ff f82a 	bl	8000bfc <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bac:	f7ff f826 	bl	8000bfc <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e0c1      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc2:	4b40      	ldr	r3, [pc, #256]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1ee      	bne.n	8001bac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bce:	7dfb      	ldrb	r3, [r7, #23]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d105      	bne.n	8001be0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd4:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	4a3a      	ldr	r2, [pc, #232]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001bda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 80ad 	beq.w	8001d44 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bea:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d060      	beq.n	8001cb8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d145      	bne.n	8001c8a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bfe:	4b33      	ldr	r3, [pc, #204]	; (8001ccc <HAL_RCC_OscConfig+0x4b4>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c04:	f7fe fffa 	bl	8000bfc <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0c:	f7fe fff6 	bl	8000bfc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e093      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1e:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69da      	ldr	r2, [r3, #28]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	431a      	orrs	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c38:	019b      	lsls	r3, r3, #6
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	085b      	lsrs	r3, r3, #1
 8001c42:	3b01      	subs	r3, #1
 8001c44:	041b      	lsls	r3, r3, #16
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4c:	061b      	lsls	r3, r3, #24
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c54:	071b      	lsls	r3, r3, #28
 8001c56:	491b      	ldr	r1, [pc, #108]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ccc <HAL_RCC_OscConfig+0x4b4>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c62:	f7fe ffcb 	bl	8000bfc <HAL_GetTick>
 8001c66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c68:	e008      	b.n	8001c7c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c6a:	f7fe ffc7 	bl	8000bfc <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e064      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d0f0      	beq.n	8001c6a <HAL_RCC_OscConfig+0x452>
 8001c88:	e05c      	b.n	8001d44 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c8a:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <HAL_RCC_OscConfig+0x4b4>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c90:	f7fe ffb4 	bl	8000bfc <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c98:	f7fe ffb0 	bl	8000bfc <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e04d      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001caa:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d1f0      	bne.n	8001c98 <HAL_RCC_OscConfig+0x480>
 8001cb6:	e045      	b.n	8001d44 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d107      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e040      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40007000 	.word	0x40007000
 8001ccc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cd0:	4b1f      	ldr	r3, [pc, #124]	; (8001d50 <HAL_RCC_OscConfig+0x538>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	699b      	ldr	r3, [r3, #24]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d030      	beq.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d129      	bne.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d122      	bne.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001d00:	4013      	ands	r3, r2
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d119      	bne.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d16:	085b      	lsrs	r3, r3, #1
 8001d18:	3b01      	subs	r3, #1
 8001d1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d10f      	bne.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d107      	bne.n	8001d40 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d001      	beq.n	8001d44 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e000      	b.n	8001d46 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023800 	.word	0x40023800

08001d54 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e042      	b.n	8001dec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d106      	bne.n	8001d80 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7fe fd60 	bl	8000840 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2224      	movs	r2, #36	; 0x24
 8001d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d96:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 f82b 	bl	8001df4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	691a      	ldr	r2, [r3, #16]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001dac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	695a      	ldr	r2, [r3, #20]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001dbc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dcc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2220      	movs	r2, #32
 8001dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2220      	movs	r2, #32
 8001de0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3708      	adds	r7, #8
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001df4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001df8:	b0c0      	sub	sp, #256	; 0x100
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e10:	68d9      	ldr	r1, [r3, #12]
 8001e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	ea40 0301 	orr.w	r3, r0, r1
 8001e1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e22:	689a      	ldr	r2, [r3, #8]
 8001e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	431a      	orrs	r2, r3
 8001e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001e4c:	f021 010c 	bic.w	r1, r1, #12
 8001e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001e5a:	430b      	orrs	r3, r1
 8001e5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e6e:	6999      	ldr	r1, [r3, #24]
 8001e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	ea40 0301 	orr.w	r3, r0, r1
 8001e7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	4b8f      	ldr	r3, [pc, #572]	; (80020c0 <UART_SetConfig+0x2cc>)
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d005      	beq.n	8001e94 <UART_SetConfig+0xa0>
 8001e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	4b8d      	ldr	r3, [pc, #564]	; (80020c4 <UART_SetConfig+0x2d0>)
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d104      	bne.n	8001e9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e94:	f7ff fa7c 	bl	8001390 <HAL_RCC_GetPCLK2Freq>
 8001e98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001e9c:	e003      	b.n	8001ea6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001e9e:	f7ff fa63 	bl	8001368 <HAL_RCC_GetPCLK1Freq>
 8001ea2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eaa:	69db      	ldr	r3, [r3, #28]
 8001eac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001eb0:	f040 810c 	bne.w	80020cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001eb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001ebe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001ec2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001ec6:	4622      	mov	r2, r4
 8001ec8:	462b      	mov	r3, r5
 8001eca:	1891      	adds	r1, r2, r2
 8001ecc:	65b9      	str	r1, [r7, #88]	; 0x58
 8001ece:	415b      	adcs	r3, r3
 8001ed0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ed2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001ed6:	4621      	mov	r1, r4
 8001ed8:	eb12 0801 	adds.w	r8, r2, r1
 8001edc:	4629      	mov	r1, r5
 8001ede:	eb43 0901 	adc.w	r9, r3, r1
 8001ee2:	f04f 0200 	mov.w	r2, #0
 8001ee6:	f04f 0300 	mov.w	r3, #0
 8001eea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001eee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ef2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ef6:	4690      	mov	r8, r2
 8001ef8:	4699      	mov	r9, r3
 8001efa:	4623      	mov	r3, r4
 8001efc:	eb18 0303 	adds.w	r3, r8, r3
 8001f00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001f04:	462b      	mov	r3, r5
 8001f06:	eb49 0303 	adc.w	r3, r9, r3
 8001f0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001f0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001f1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001f1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001f22:	460b      	mov	r3, r1
 8001f24:	18db      	adds	r3, r3, r3
 8001f26:	653b      	str	r3, [r7, #80]	; 0x50
 8001f28:	4613      	mov	r3, r2
 8001f2a:	eb42 0303 	adc.w	r3, r2, r3
 8001f2e:	657b      	str	r3, [r7, #84]	; 0x54
 8001f30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001f34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001f38:	f7fe f9ba 	bl	80002b0 <__aeabi_uldivmod>
 8001f3c:	4602      	mov	r2, r0
 8001f3e:	460b      	mov	r3, r1
 8001f40:	4b61      	ldr	r3, [pc, #388]	; (80020c8 <UART_SetConfig+0x2d4>)
 8001f42:	fba3 2302 	umull	r2, r3, r3, r2
 8001f46:	095b      	lsrs	r3, r3, #5
 8001f48:	011c      	lsls	r4, r3, #4
 8001f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001f54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001f58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001f5c:	4642      	mov	r2, r8
 8001f5e:	464b      	mov	r3, r9
 8001f60:	1891      	adds	r1, r2, r2
 8001f62:	64b9      	str	r1, [r7, #72]	; 0x48
 8001f64:	415b      	adcs	r3, r3
 8001f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001f6c:	4641      	mov	r1, r8
 8001f6e:	eb12 0a01 	adds.w	sl, r2, r1
 8001f72:	4649      	mov	r1, r9
 8001f74:	eb43 0b01 	adc.w	fp, r3, r1
 8001f78:	f04f 0200 	mov.w	r2, #0
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001f84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001f88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f8c:	4692      	mov	sl, r2
 8001f8e:	469b      	mov	fp, r3
 8001f90:	4643      	mov	r3, r8
 8001f92:	eb1a 0303 	adds.w	r3, sl, r3
 8001f96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001f9a:	464b      	mov	r3, r9
 8001f9c:	eb4b 0303 	adc.w	r3, fp, r3
 8001fa0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001fb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001fb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001fb8:	460b      	mov	r3, r1
 8001fba:	18db      	adds	r3, r3, r3
 8001fbc:	643b      	str	r3, [r7, #64]	; 0x40
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	eb42 0303 	adc.w	r3, r2, r3
 8001fc4:	647b      	str	r3, [r7, #68]	; 0x44
 8001fc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001fca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001fce:	f7fe f96f 	bl	80002b0 <__aeabi_uldivmod>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	4611      	mov	r1, r2
 8001fd8:	4b3b      	ldr	r3, [pc, #236]	; (80020c8 <UART_SetConfig+0x2d4>)
 8001fda:	fba3 2301 	umull	r2, r3, r3, r1
 8001fde:	095b      	lsrs	r3, r3, #5
 8001fe0:	2264      	movs	r2, #100	; 0x64
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	1acb      	subs	r3, r1, r3
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001fee:	4b36      	ldr	r3, [pc, #216]	; (80020c8 <UART_SetConfig+0x2d4>)
 8001ff0:	fba3 2302 	umull	r2, r3, r3, r2
 8001ff4:	095b      	lsrs	r3, r3, #5
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001ffc:	441c      	add	r4, r3
 8001ffe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002002:	2200      	movs	r2, #0
 8002004:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002008:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800200c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002010:	4642      	mov	r2, r8
 8002012:	464b      	mov	r3, r9
 8002014:	1891      	adds	r1, r2, r2
 8002016:	63b9      	str	r1, [r7, #56]	; 0x38
 8002018:	415b      	adcs	r3, r3
 800201a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800201c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002020:	4641      	mov	r1, r8
 8002022:	1851      	adds	r1, r2, r1
 8002024:	6339      	str	r1, [r7, #48]	; 0x30
 8002026:	4649      	mov	r1, r9
 8002028:	414b      	adcs	r3, r1
 800202a:	637b      	str	r3, [r7, #52]	; 0x34
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	f04f 0300 	mov.w	r3, #0
 8002034:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002038:	4659      	mov	r1, fp
 800203a:	00cb      	lsls	r3, r1, #3
 800203c:	4651      	mov	r1, sl
 800203e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002042:	4651      	mov	r1, sl
 8002044:	00ca      	lsls	r2, r1, #3
 8002046:	4610      	mov	r0, r2
 8002048:	4619      	mov	r1, r3
 800204a:	4603      	mov	r3, r0
 800204c:	4642      	mov	r2, r8
 800204e:	189b      	adds	r3, r3, r2
 8002050:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002054:	464b      	mov	r3, r9
 8002056:	460a      	mov	r2, r1
 8002058:	eb42 0303 	adc.w	r3, r2, r3
 800205c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800206c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002070:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002074:	460b      	mov	r3, r1
 8002076:	18db      	adds	r3, r3, r3
 8002078:	62bb      	str	r3, [r7, #40]	; 0x28
 800207a:	4613      	mov	r3, r2
 800207c:	eb42 0303 	adc.w	r3, r2, r3
 8002080:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002082:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002086:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800208a:	f7fe f911 	bl	80002b0 <__aeabi_uldivmod>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <UART_SetConfig+0x2d4>)
 8002094:	fba3 1302 	umull	r1, r3, r3, r2
 8002098:	095b      	lsrs	r3, r3, #5
 800209a:	2164      	movs	r1, #100	; 0x64
 800209c:	fb01 f303 	mul.w	r3, r1, r3
 80020a0:	1ad3      	subs	r3, r2, r3
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	3332      	adds	r3, #50	; 0x32
 80020a6:	4a08      	ldr	r2, [pc, #32]	; (80020c8 <UART_SetConfig+0x2d4>)
 80020a8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	f003 0207 	and.w	r2, r3, #7
 80020b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4422      	add	r2, r4
 80020ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80020bc:	e106      	b.n	80022cc <UART_SetConfig+0x4d8>
 80020be:	bf00      	nop
 80020c0:	40011000 	.word	0x40011000
 80020c4:	40011400 	.word	0x40011400
 80020c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80020cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020d0:	2200      	movs	r2, #0
 80020d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80020d6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80020da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80020de:	4642      	mov	r2, r8
 80020e0:	464b      	mov	r3, r9
 80020e2:	1891      	adds	r1, r2, r2
 80020e4:	6239      	str	r1, [r7, #32]
 80020e6:	415b      	adcs	r3, r3
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
 80020ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020ee:	4641      	mov	r1, r8
 80020f0:	1854      	adds	r4, r2, r1
 80020f2:	4649      	mov	r1, r9
 80020f4:	eb43 0501 	adc.w	r5, r3, r1
 80020f8:	f04f 0200 	mov.w	r2, #0
 80020fc:	f04f 0300 	mov.w	r3, #0
 8002100:	00eb      	lsls	r3, r5, #3
 8002102:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002106:	00e2      	lsls	r2, r4, #3
 8002108:	4614      	mov	r4, r2
 800210a:	461d      	mov	r5, r3
 800210c:	4643      	mov	r3, r8
 800210e:	18e3      	adds	r3, r4, r3
 8002110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002114:	464b      	mov	r3, r9
 8002116:	eb45 0303 	adc.w	r3, r5, r3
 800211a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800211e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800212a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800212e:	f04f 0200 	mov.w	r2, #0
 8002132:	f04f 0300 	mov.w	r3, #0
 8002136:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800213a:	4629      	mov	r1, r5
 800213c:	008b      	lsls	r3, r1, #2
 800213e:	4621      	mov	r1, r4
 8002140:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002144:	4621      	mov	r1, r4
 8002146:	008a      	lsls	r2, r1, #2
 8002148:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800214c:	f7fe f8b0 	bl	80002b0 <__aeabi_uldivmod>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4b60      	ldr	r3, [pc, #384]	; (80022d8 <UART_SetConfig+0x4e4>)
 8002156:	fba3 2302 	umull	r2, r3, r3, r2
 800215a:	095b      	lsrs	r3, r3, #5
 800215c:	011c      	lsls	r4, r3, #4
 800215e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002162:	2200      	movs	r2, #0
 8002164:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002168:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800216c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002170:	4642      	mov	r2, r8
 8002172:	464b      	mov	r3, r9
 8002174:	1891      	adds	r1, r2, r2
 8002176:	61b9      	str	r1, [r7, #24]
 8002178:	415b      	adcs	r3, r3
 800217a:	61fb      	str	r3, [r7, #28]
 800217c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002180:	4641      	mov	r1, r8
 8002182:	1851      	adds	r1, r2, r1
 8002184:	6139      	str	r1, [r7, #16]
 8002186:	4649      	mov	r1, r9
 8002188:	414b      	adcs	r3, r1
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002198:	4659      	mov	r1, fp
 800219a:	00cb      	lsls	r3, r1, #3
 800219c:	4651      	mov	r1, sl
 800219e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021a2:	4651      	mov	r1, sl
 80021a4:	00ca      	lsls	r2, r1, #3
 80021a6:	4610      	mov	r0, r2
 80021a8:	4619      	mov	r1, r3
 80021aa:	4603      	mov	r3, r0
 80021ac:	4642      	mov	r2, r8
 80021ae:	189b      	adds	r3, r3, r2
 80021b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80021b4:	464b      	mov	r3, r9
 80021b6:	460a      	mov	r2, r1
 80021b8:	eb42 0303 	adc.w	r3, r2, r3
 80021bc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80021c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80021ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	f04f 0300 	mov.w	r3, #0
 80021d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80021d8:	4649      	mov	r1, r9
 80021da:	008b      	lsls	r3, r1, #2
 80021dc:	4641      	mov	r1, r8
 80021de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021e2:	4641      	mov	r1, r8
 80021e4:	008a      	lsls	r2, r1, #2
 80021e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80021ea:	f7fe f861 	bl	80002b0 <__aeabi_uldivmod>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	4611      	mov	r1, r2
 80021f4:	4b38      	ldr	r3, [pc, #224]	; (80022d8 <UART_SetConfig+0x4e4>)
 80021f6:	fba3 2301 	umull	r2, r3, r3, r1
 80021fa:	095b      	lsrs	r3, r3, #5
 80021fc:	2264      	movs	r2, #100	; 0x64
 80021fe:	fb02 f303 	mul.w	r3, r2, r3
 8002202:	1acb      	subs	r3, r1, r3
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	3332      	adds	r3, #50	; 0x32
 8002208:	4a33      	ldr	r2, [pc, #204]	; (80022d8 <UART_SetConfig+0x4e4>)
 800220a:	fba2 2303 	umull	r2, r3, r2, r3
 800220e:	095b      	lsrs	r3, r3, #5
 8002210:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002214:	441c      	add	r4, r3
 8002216:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800221a:	2200      	movs	r2, #0
 800221c:	673b      	str	r3, [r7, #112]	; 0x70
 800221e:	677a      	str	r2, [r7, #116]	; 0x74
 8002220:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002224:	4642      	mov	r2, r8
 8002226:	464b      	mov	r3, r9
 8002228:	1891      	adds	r1, r2, r2
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	415b      	adcs	r3, r3
 800222e:	60fb      	str	r3, [r7, #12]
 8002230:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002234:	4641      	mov	r1, r8
 8002236:	1851      	adds	r1, r2, r1
 8002238:	6039      	str	r1, [r7, #0]
 800223a:	4649      	mov	r1, r9
 800223c:	414b      	adcs	r3, r1
 800223e:	607b      	str	r3, [r7, #4]
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	f04f 0300 	mov.w	r3, #0
 8002248:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800224c:	4659      	mov	r1, fp
 800224e:	00cb      	lsls	r3, r1, #3
 8002250:	4651      	mov	r1, sl
 8002252:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002256:	4651      	mov	r1, sl
 8002258:	00ca      	lsls	r2, r1, #3
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	4603      	mov	r3, r0
 8002260:	4642      	mov	r2, r8
 8002262:	189b      	adds	r3, r3, r2
 8002264:	66bb      	str	r3, [r7, #104]	; 0x68
 8002266:	464b      	mov	r3, r9
 8002268:	460a      	mov	r2, r1
 800226a:	eb42 0303 	adc.w	r3, r2, r3
 800226e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	663b      	str	r3, [r7, #96]	; 0x60
 800227a:	667a      	str	r2, [r7, #100]	; 0x64
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002288:	4649      	mov	r1, r9
 800228a:	008b      	lsls	r3, r1, #2
 800228c:	4641      	mov	r1, r8
 800228e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002292:	4641      	mov	r1, r8
 8002294:	008a      	lsls	r2, r1, #2
 8002296:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800229a:	f7fe f809 	bl	80002b0 <__aeabi_uldivmod>
 800229e:	4602      	mov	r2, r0
 80022a0:	460b      	mov	r3, r1
 80022a2:	4b0d      	ldr	r3, [pc, #52]	; (80022d8 <UART_SetConfig+0x4e4>)
 80022a4:	fba3 1302 	umull	r1, r3, r3, r2
 80022a8:	095b      	lsrs	r3, r3, #5
 80022aa:	2164      	movs	r1, #100	; 0x64
 80022ac:	fb01 f303 	mul.w	r3, r1, r3
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	011b      	lsls	r3, r3, #4
 80022b4:	3332      	adds	r3, #50	; 0x32
 80022b6:	4a08      	ldr	r2, [pc, #32]	; (80022d8 <UART_SetConfig+0x4e4>)
 80022b8:	fba2 2303 	umull	r2, r3, r2, r3
 80022bc:	095b      	lsrs	r3, r3, #5
 80022be:	f003 020f 	and.w	r2, r3, #15
 80022c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4422      	add	r2, r4
 80022ca:	609a      	str	r2, [r3, #8]
}
 80022cc:	bf00      	nop
 80022ce:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80022d2:	46bd      	mov	sp, r7
 80022d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80022d8:	51eb851f 	.word	0x51eb851f

080022dc <std>:
 80022dc:	2300      	movs	r3, #0
 80022de:	b510      	push	{r4, lr}
 80022e0:	4604      	mov	r4, r0
 80022e2:	e9c0 3300 	strd	r3, r3, [r0]
 80022e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022ea:	6083      	str	r3, [r0, #8]
 80022ec:	8181      	strh	r1, [r0, #12]
 80022ee:	6643      	str	r3, [r0, #100]	; 0x64
 80022f0:	81c2      	strh	r2, [r0, #14]
 80022f2:	6183      	str	r3, [r0, #24]
 80022f4:	4619      	mov	r1, r3
 80022f6:	2208      	movs	r2, #8
 80022f8:	305c      	adds	r0, #92	; 0x5c
 80022fa:	f000 f906 	bl	800250a <memset>
 80022fe:	4b0d      	ldr	r3, [pc, #52]	; (8002334 <std+0x58>)
 8002300:	6263      	str	r3, [r4, #36]	; 0x24
 8002302:	4b0d      	ldr	r3, [pc, #52]	; (8002338 <std+0x5c>)
 8002304:	62a3      	str	r3, [r4, #40]	; 0x28
 8002306:	4b0d      	ldr	r3, [pc, #52]	; (800233c <std+0x60>)
 8002308:	62e3      	str	r3, [r4, #44]	; 0x2c
 800230a:	4b0d      	ldr	r3, [pc, #52]	; (8002340 <std+0x64>)
 800230c:	6323      	str	r3, [r4, #48]	; 0x30
 800230e:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <std+0x68>)
 8002310:	6224      	str	r4, [r4, #32]
 8002312:	429c      	cmp	r4, r3
 8002314:	d006      	beq.n	8002324 <std+0x48>
 8002316:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800231a:	4294      	cmp	r4, r2
 800231c:	d002      	beq.n	8002324 <std+0x48>
 800231e:	33d0      	adds	r3, #208	; 0xd0
 8002320:	429c      	cmp	r4, r3
 8002322:	d105      	bne.n	8002330 <std+0x54>
 8002324:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800232c:	f000 b966 	b.w	80025fc <__retarget_lock_init_recursive>
 8002330:	bd10      	pop	{r4, pc}
 8002332:	bf00      	nop
 8002334:	08002485 	.word	0x08002485
 8002338:	080024a7 	.word	0x080024a7
 800233c:	080024df 	.word	0x080024df
 8002340:	08002503 	.word	0x08002503
 8002344:	200000d4 	.word	0x200000d4

08002348 <stdio_exit_handler>:
 8002348:	4a02      	ldr	r2, [pc, #8]	; (8002354 <stdio_exit_handler+0xc>)
 800234a:	4903      	ldr	r1, [pc, #12]	; (8002358 <stdio_exit_handler+0x10>)
 800234c:	4803      	ldr	r0, [pc, #12]	; (800235c <stdio_exit_handler+0x14>)
 800234e:	f000 b869 	b.w	8002424 <_fwalk_sglue>
 8002352:	bf00      	nop
 8002354:	2000000c 	.word	0x2000000c
 8002358:	08002ea9 	.word	0x08002ea9
 800235c:	20000018 	.word	0x20000018

08002360 <cleanup_stdio>:
 8002360:	6841      	ldr	r1, [r0, #4]
 8002362:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <cleanup_stdio+0x34>)
 8002364:	4299      	cmp	r1, r3
 8002366:	b510      	push	{r4, lr}
 8002368:	4604      	mov	r4, r0
 800236a:	d001      	beq.n	8002370 <cleanup_stdio+0x10>
 800236c:	f000 fd9c 	bl	8002ea8 <_fflush_r>
 8002370:	68a1      	ldr	r1, [r4, #8]
 8002372:	4b09      	ldr	r3, [pc, #36]	; (8002398 <cleanup_stdio+0x38>)
 8002374:	4299      	cmp	r1, r3
 8002376:	d002      	beq.n	800237e <cleanup_stdio+0x1e>
 8002378:	4620      	mov	r0, r4
 800237a:	f000 fd95 	bl	8002ea8 <_fflush_r>
 800237e:	68e1      	ldr	r1, [r4, #12]
 8002380:	4b06      	ldr	r3, [pc, #24]	; (800239c <cleanup_stdio+0x3c>)
 8002382:	4299      	cmp	r1, r3
 8002384:	d004      	beq.n	8002390 <cleanup_stdio+0x30>
 8002386:	4620      	mov	r0, r4
 8002388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800238c:	f000 bd8c 	b.w	8002ea8 <_fflush_r>
 8002390:	bd10      	pop	{r4, pc}
 8002392:	bf00      	nop
 8002394:	200000d4 	.word	0x200000d4
 8002398:	2000013c 	.word	0x2000013c
 800239c:	200001a4 	.word	0x200001a4

080023a0 <global_stdio_init.part.0>:
 80023a0:	b510      	push	{r4, lr}
 80023a2:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <global_stdio_init.part.0+0x30>)
 80023a4:	4c0b      	ldr	r4, [pc, #44]	; (80023d4 <global_stdio_init.part.0+0x34>)
 80023a6:	4a0c      	ldr	r2, [pc, #48]	; (80023d8 <global_stdio_init.part.0+0x38>)
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	4620      	mov	r0, r4
 80023ac:	2200      	movs	r2, #0
 80023ae:	2104      	movs	r1, #4
 80023b0:	f7ff ff94 	bl	80022dc <std>
 80023b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80023b8:	2201      	movs	r2, #1
 80023ba:	2109      	movs	r1, #9
 80023bc:	f7ff ff8e 	bl	80022dc <std>
 80023c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80023c4:	2202      	movs	r2, #2
 80023c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023ca:	2112      	movs	r1, #18
 80023cc:	f7ff bf86 	b.w	80022dc <std>
 80023d0:	2000020c 	.word	0x2000020c
 80023d4:	200000d4 	.word	0x200000d4
 80023d8:	08002349 	.word	0x08002349

080023dc <__sfp_lock_acquire>:
 80023dc:	4801      	ldr	r0, [pc, #4]	; (80023e4 <__sfp_lock_acquire+0x8>)
 80023de:	f000 b90e 	b.w	80025fe <__retarget_lock_acquire_recursive>
 80023e2:	bf00      	nop
 80023e4:	20000215 	.word	0x20000215

080023e8 <__sfp_lock_release>:
 80023e8:	4801      	ldr	r0, [pc, #4]	; (80023f0 <__sfp_lock_release+0x8>)
 80023ea:	f000 b909 	b.w	8002600 <__retarget_lock_release_recursive>
 80023ee:	bf00      	nop
 80023f0:	20000215 	.word	0x20000215

080023f4 <__sinit>:
 80023f4:	b510      	push	{r4, lr}
 80023f6:	4604      	mov	r4, r0
 80023f8:	f7ff fff0 	bl	80023dc <__sfp_lock_acquire>
 80023fc:	6a23      	ldr	r3, [r4, #32]
 80023fe:	b11b      	cbz	r3, 8002408 <__sinit+0x14>
 8002400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002404:	f7ff bff0 	b.w	80023e8 <__sfp_lock_release>
 8002408:	4b04      	ldr	r3, [pc, #16]	; (800241c <__sinit+0x28>)
 800240a:	6223      	str	r3, [r4, #32]
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__sinit+0x2c>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d1f5      	bne.n	8002400 <__sinit+0xc>
 8002414:	f7ff ffc4 	bl	80023a0 <global_stdio_init.part.0>
 8002418:	e7f2      	b.n	8002400 <__sinit+0xc>
 800241a:	bf00      	nop
 800241c:	08002361 	.word	0x08002361
 8002420:	2000020c 	.word	0x2000020c

08002424 <_fwalk_sglue>:
 8002424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002428:	4607      	mov	r7, r0
 800242a:	4688      	mov	r8, r1
 800242c:	4614      	mov	r4, r2
 800242e:	2600      	movs	r6, #0
 8002430:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002434:	f1b9 0901 	subs.w	r9, r9, #1
 8002438:	d505      	bpl.n	8002446 <_fwalk_sglue+0x22>
 800243a:	6824      	ldr	r4, [r4, #0]
 800243c:	2c00      	cmp	r4, #0
 800243e:	d1f7      	bne.n	8002430 <_fwalk_sglue+0xc>
 8002440:	4630      	mov	r0, r6
 8002442:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002446:	89ab      	ldrh	r3, [r5, #12]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d907      	bls.n	800245c <_fwalk_sglue+0x38>
 800244c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002450:	3301      	adds	r3, #1
 8002452:	d003      	beq.n	800245c <_fwalk_sglue+0x38>
 8002454:	4629      	mov	r1, r5
 8002456:	4638      	mov	r0, r7
 8002458:	47c0      	blx	r8
 800245a:	4306      	orrs	r6, r0
 800245c:	3568      	adds	r5, #104	; 0x68
 800245e:	e7e9      	b.n	8002434 <_fwalk_sglue+0x10>

08002460 <iprintf>:
 8002460:	b40f      	push	{r0, r1, r2, r3}
 8002462:	b507      	push	{r0, r1, r2, lr}
 8002464:	4906      	ldr	r1, [pc, #24]	; (8002480 <iprintf+0x20>)
 8002466:	ab04      	add	r3, sp, #16
 8002468:	6808      	ldr	r0, [r1, #0]
 800246a:	f853 2b04 	ldr.w	r2, [r3], #4
 800246e:	6881      	ldr	r1, [r0, #8]
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	f000 f9e9 	bl	8002848 <_vfiprintf_r>
 8002476:	b003      	add	sp, #12
 8002478:	f85d eb04 	ldr.w	lr, [sp], #4
 800247c:	b004      	add	sp, #16
 800247e:	4770      	bx	lr
 8002480:	20000064 	.word	0x20000064

08002484 <__sread>:
 8002484:	b510      	push	{r4, lr}
 8002486:	460c      	mov	r4, r1
 8002488:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800248c:	f000 f868 	bl	8002560 <_read_r>
 8002490:	2800      	cmp	r0, #0
 8002492:	bfab      	itete	ge
 8002494:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002496:	89a3      	ldrhlt	r3, [r4, #12]
 8002498:	181b      	addge	r3, r3, r0
 800249a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800249e:	bfac      	ite	ge
 80024a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80024a2:	81a3      	strhlt	r3, [r4, #12]
 80024a4:	bd10      	pop	{r4, pc}

080024a6 <__swrite>:
 80024a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024aa:	461f      	mov	r7, r3
 80024ac:	898b      	ldrh	r3, [r1, #12]
 80024ae:	05db      	lsls	r3, r3, #23
 80024b0:	4605      	mov	r5, r0
 80024b2:	460c      	mov	r4, r1
 80024b4:	4616      	mov	r6, r2
 80024b6:	d505      	bpl.n	80024c4 <__swrite+0x1e>
 80024b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024bc:	2302      	movs	r3, #2
 80024be:	2200      	movs	r2, #0
 80024c0:	f000 f83c 	bl	800253c <_lseek_r>
 80024c4:	89a3      	ldrh	r3, [r4, #12]
 80024c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80024ce:	81a3      	strh	r3, [r4, #12]
 80024d0:	4632      	mov	r2, r6
 80024d2:	463b      	mov	r3, r7
 80024d4:	4628      	mov	r0, r5
 80024d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024da:	f000 b853 	b.w	8002584 <_write_r>

080024de <__sseek>:
 80024de:	b510      	push	{r4, lr}
 80024e0:	460c      	mov	r4, r1
 80024e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024e6:	f000 f829 	bl	800253c <_lseek_r>
 80024ea:	1c43      	adds	r3, r0, #1
 80024ec:	89a3      	ldrh	r3, [r4, #12]
 80024ee:	bf15      	itete	ne
 80024f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80024f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80024f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80024fa:	81a3      	strheq	r3, [r4, #12]
 80024fc:	bf18      	it	ne
 80024fe:	81a3      	strhne	r3, [r4, #12]
 8002500:	bd10      	pop	{r4, pc}

08002502 <__sclose>:
 8002502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002506:	f000 b809 	b.w	800251c <_close_r>

0800250a <memset>:
 800250a:	4402      	add	r2, r0
 800250c:	4603      	mov	r3, r0
 800250e:	4293      	cmp	r3, r2
 8002510:	d100      	bne.n	8002514 <memset+0xa>
 8002512:	4770      	bx	lr
 8002514:	f803 1b01 	strb.w	r1, [r3], #1
 8002518:	e7f9      	b.n	800250e <memset+0x4>
	...

0800251c <_close_r>:
 800251c:	b538      	push	{r3, r4, r5, lr}
 800251e:	4d06      	ldr	r5, [pc, #24]	; (8002538 <_close_r+0x1c>)
 8002520:	2300      	movs	r3, #0
 8002522:	4604      	mov	r4, r0
 8002524:	4608      	mov	r0, r1
 8002526:	602b      	str	r3, [r5, #0]
 8002528:	f7fe fa5b 	bl	80009e2 <_close>
 800252c:	1c43      	adds	r3, r0, #1
 800252e:	d102      	bne.n	8002536 <_close_r+0x1a>
 8002530:	682b      	ldr	r3, [r5, #0]
 8002532:	b103      	cbz	r3, 8002536 <_close_r+0x1a>
 8002534:	6023      	str	r3, [r4, #0]
 8002536:	bd38      	pop	{r3, r4, r5, pc}
 8002538:	20000210 	.word	0x20000210

0800253c <_lseek_r>:
 800253c:	b538      	push	{r3, r4, r5, lr}
 800253e:	4d07      	ldr	r5, [pc, #28]	; (800255c <_lseek_r+0x20>)
 8002540:	4604      	mov	r4, r0
 8002542:	4608      	mov	r0, r1
 8002544:	4611      	mov	r1, r2
 8002546:	2200      	movs	r2, #0
 8002548:	602a      	str	r2, [r5, #0]
 800254a:	461a      	mov	r2, r3
 800254c:	f7fe fa70 	bl	8000a30 <_lseek>
 8002550:	1c43      	adds	r3, r0, #1
 8002552:	d102      	bne.n	800255a <_lseek_r+0x1e>
 8002554:	682b      	ldr	r3, [r5, #0]
 8002556:	b103      	cbz	r3, 800255a <_lseek_r+0x1e>
 8002558:	6023      	str	r3, [r4, #0]
 800255a:	bd38      	pop	{r3, r4, r5, pc}
 800255c:	20000210 	.word	0x20000210

08002560 <_read_r>:
 8002560:	b538      	push	{r3, r4, r5, lr}
 8002562:	4d07      	ldr	r5, [pc, #28]	; (8002580 <_read_r+0x20>)
 8002564:	4604      	mov	r4, r0
 8002566:	4608      	mov	r0, r1
 8002568:	4611      	mov	r1, r2
 800256a:	2200      	movs	r2, #0
 800256c:	602a      	str	r2, [r5, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	f7fe f9fe 	bl	8000970 <_read>
 8002574:	1c43      	adds	r3, r0, #1
 8002576:	d102      	bne.n	800257e <_read_r+0x1e>
 8002578:	682b      	ldr	r3, [r5, #0]
 800257a:	b103      	cbz	r3, 800257e <_read_r+0x1e>
 800257c:	6023      	str	r3, [r4, #0]
 800257e:	bd38      	pop	{r3, r4, r5, pc}
 8002580:	20000210 	.word	0x20000210

08002584 <_write_r>:
 8002584:	b538      	push	{r3, r4, r5, lr}
 8002586:	4d07      	ldr	r5, [pc, #28]	; (80025a4 <_write_r+0x20>)
 8002588:	4604      	mov	r4, r0
 800258a:	4608      	mov	r0, r1
 800258c:	4611      	mov	r1, r2
 800258e:	2200      	movs	r2, #0
 8002590:	602a      	str	r2, [r5, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	f7fe fa09 	bl	80009aa <_write>
 8002598:	1c43      	adds	r3, r0, #1
 800259a:	d102      	bne.n	80025a2 <_write_r+0x1e>
 800259c:	682b      	ldr	r3, [r5, #0]
 800259e:	b103      	cbz	r3, 80025a2 <_write_r+0x1e>
 80025a0:	6023      	str	r3, [r4, #0]
 80025a2:	bd38      	pop	{r3, r4, r5, pc}
 80025a4:	20000210 	.word	0x20000210

080025a8 <__errno>:
 80025a8:	4b01      	ldr	r3, [pc, #4]	; (80025b0 <__errno+0x8>)
 80025aa:	6818      	ldr	r0, [r3, #0]
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	20000064 	.word	0x20000064

080025b4 <__libc_init_array>:
 80025b4:	b570      	push	{r4, r5, r6, lr}
 80025b6:	4d0d      	ldr	r5, [pc, #52]	; (80025ec <__libc_init_array+0x38>)
 80025b8:	4c0d      	ldr	r4, [pc, #52]	; (80025f0 <__libc_init_array+0x3c>)
 80025ba:	1b64      	subs	r4, r4, r5
 80025bc:	10a4      	asrs	r4, r4, #2
 80025be:	2600      	movs	r6, #0
 80025c0:	42a6      	cmp	r6, r4
 80025c2:	d109      	bne.n	80025d8 <__libc_init_array+0x24>
 80025c4:	4d0b      	ldr	r5, [pc, #44]	; (80025f4 <__libc_init_array+0x40>)
 80025c6:	4c0c      	ldr	r4, [pc, #48]	; (80025f8 <__libc_init_array+0x44>)
 80025c8:	f000 fdc0 	bl	800314c <_init>
 80025cc:	1b64      	subs	r4, r4, r5
 80025ce:	10a4      	asrs	r4, r4, #2
 80025d0:	2600      	movs	r6, #0
 80025d2:	42a6      	cmp	r6, r4
 80025d4:	d105      	bne.n	80025e2 <__libc_init_array+0x2e>
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
 80025d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80025dc:	4798      	blx	r3
 80025de:	3601      	adds	r6, #1
 80025e0:	e7ee      	b.n	80025c0 <__libc_init_array+0xc>
 80025e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80025e6:	4798      	blx	r3
 80025e8:	3601      	adds	r6, #1
 80025ea:	e7f2      	b.n	80025d2 <__libc_init_array+0x1e>
 80025ec:	080031bc 	.word	0x080031bc
 80025f0:	080031bc 	.word	0x080031bc
 80025f4:	080031bc 	.word	0x080031bc
 80025f8:	080031c0 	.word	0x080031c0

080025fc <__retarget_lock_init_recursive>:
 80025fc:	4770      	bx	lr

080025fe <__retarget_lock_acquire_recursive>:
 80025fe:	4770      	bx	lr

08002600 <__retarget_lock_release_recursive>:
 8002600:	4770      	bx	lr
	...

08002604 <_free_r>:
 8002604:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002606:	2900      	cmp	r1, #0
 8002608:	d044      	beq.n	8002694 <_free_r+0x90>
 800260a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800260e:	9001      	str	r0, [sp, #4]
 8002610:	2b00      	cmp	r3, #0
 8002612:	f1a1 0404 	sub.w	r4, r1, #4
 8002616:	bfb8      	it	lt
 8002618:	18e4      	addlt	r4, r4, r3
 800261a:	f000 f8df 	bl	80027dc <__malloc_lock>
 800261e:	4a1e      	ldr	r2, [pc, #120]	; (8002698 <_free_r+0x94>)
 8002620:	9801      	ldr	r0, [sp, #4]
 8002622:	6813      	ldr	r3, [r2, #0]
 8002624:	b933      	cbnz	r3, 8002634 <_free_r+0x30>
 8002626:	6063      	str	r3, [r4, #4]
 8002628:	6014      	str	r4, [r2, #0]
 800262a:	b003      	add	sp, #12
 800262c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002630:	f000 b8da 	b.w	80027e8 <__malloc_unlock>
 8002634:	42a3      	cmp	r3, r4
 8002636:	d908      	bls.n	800264a <_free_r+0x46>
 8002638:	6825      	ldr	r5, [r4, #0]
 800263a:	1961      	adds	r1, r4, r5
 800263c:	428b      	cmp	r3, r1
 800263e:	bf01      	itttt	eq
 8002640:	6819      	ldreq	r1, [r3, #0]
 8002642:	685b      	ldreq	r3, [r3, #4]
 8002644:	1949      	addeq	r1, r1, r5
 8002646:	6021      	streq	r1, [r4, #0]
 8002648:	e7ed      	b.n	8002626 <_free_r+0x22>
 800264a:	461a      	mov	r2, r3
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	b10b      	cbz	r3, 8002654 <_free_r+0x50>
 8002650:	42a3      	cmp	r3, r4
 8002652:	d9fa      	bls.n	800264a <_free_r+0x46>
 8002654:	6811      	ldr	r1, [r2, #0]
 8002656:	1855      	adds	r5, r2, r1
 8002658:	42a5      	cmp	r5, r4
 800265a:	d10b      	bne.n	8002674 <_free_r+0x70>
 800265c:	6824      	ldr	r4, [r4, #0]
 800265e:	4421      	add	r1, r4
 8002660:	1854      	adds	r4, r2, r1
 8002662:	42a3      	cmp	r3, r4
 8002664:	6011      	str	r1, [r2, #0]
 8002666:	d1e0      	bne.n	800262a <_free_r+0x26>
 8002668:	681c      	ldr	r4, [r3, #0]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	6053      	str	r3, [r2, #4]
 800266e:	440c      	add	r4, r1
 8002670:	6014      	str	r4, [r2, #0]
 8002672:	e7da      	b.n	800262a <_free_r+0x26>
 8002674:	d902      	bls.n	800267c <_free_r+0x78>
 8002676:	230c      	movs	r3, #12
 8002678:	6003      	str	r3, [r0, #0]
 800267a:	e7d6      	b.n	800262a <_free_r+0x26>
 800267c:	6825      	ldr	r5, [r4, #0]
 800267e:	1961      	adds	r1, r4, r5
 8002680:	428b      	cmp	r3, r1
 8002682:	bf04      	itt	eq
 8002684:	6819      	ldreq	r1, [r3, #0]
 8002686:	685b      	ldreq	r3, [r3, #4]
 8002688:	6063      	str	r3, [r4, #4]
 800268a:	bf04      	itt	eq
 800268c:	1949      	addeq	r1, r1, r5
 800268e:	6021      	streq	r1, [r4, #0]
 8002690:	6054      	str	r4, [r2, #4]
 8002692:	e7ca      	b.n	800262a <_free_r+0x26>
 8002694:	b003      	add	sp, #12
 8002696:	bd30      	pop	{r4, r5, pc}
 8002698:	20000218 	.word	0x20000218

0800269c <sbrk_aligned>:
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	4e0e      	ldr	r6, [pc, #56]	; (80026d8 <sbrk_aligned+0x3c>)
 80026a0:	460c      	mov	r4, r1
 80026a2:	6831      	ldr	r1, [r6, #0]
 80026a4:	4605      	mov	r5, r0
 80026a6:	b911      	cbnz	r1, 80026ae <sbrk_aligned+0x12>
 80026a8:	f000 fcbc 	bl	8003024 <_sbrk_r>
 80026ac:	6030      	str	r0, [r6, #0]
 80026ae:	4621      	mov	r1, r4
 80026b0:	4628      	mov	r0, r5
 80026b2:	f000 fcb7 	bl	8003024 <_sbrk_r>
 80026b6:	1c43      	adds	r3, r0, #1
 80026b8:	d00a      	beq.n	80026d0 <sbrk_aligned+0x34>
 80026ba:	1cc4      	adds	r4, r0, #3
 80026bc:	f024 0403 	bic.w	r4, r4, #3
 80026c0:	42a0      	cmp	r0, r4
 80026c2:	d007      	beq.n	80026d4 <sbrk_aligned+0x38>
 80026c4:	1a21      	subs	r1, r4, r0
 80026c6:	4628      	mov	r0, r5
 80026c8:	f000 fcac 	bl	8003024 <_sbrk_r>
 80026cc:	3001      	adds	r0, #1
 80026ce:	d101      	bne.n	80026d4 <sbrk_aligned+0x38>
 80026d0:	f04f 34ff 	mov.w	r4, #4294967295
 80026d4:	4620      	mov	r0, r4
 80026d6:	bd70      	pop	{r4, r5, r6, pc}
 80026d8:	2000021c 	.word	0x2000021c

080026dc <_malloc_r>:
 80026dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026e0:	1ccd      	adds	r5, r1, #3
 80026e2:	f025 0503 	bic.w	r5, r5, #3
 80026e6:	3508      	adds	r5, #8
 80026e8:	2d0c      	cmp	r5, #12
 80026ea:	bf38      	it	cc
 80026ec:	250c      	movcc	r5, #12
 80026ee:	2d00      	cmp	r5, #0
 80026f0:	4607      	mov	r7, r0
 80026f2:	db01      	blt.n	80026f8 <_malloc_r+0x1c>
 80026f4:	42a9      	cmp	r1, r5
 80026f6:	d905      	bls.n	8002704 <_malloc_r+0x28>
 80026f8:	230c      	movs	r3, #12
 80026fa:	603b      	str	r3, [r7, #0]
 80026fc:	2600      	movs	r6, #0
 80026fe:	4630      	mov	r0, r6
 8002700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002704:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80027d8 <_malloc_r+0xfc>
 8002708:	f000 f868 	bl	80027dc <__malloc_lock>
 800270c:	f8d8 3000 	ldr.w	r3, [r8]
 8002710:	461c      	mov	r4, r3
 8002712:	bb5c      	cbnz	r4, 800276c <_malloc_r+0x90>
 8002714:	4629      	mov	r1, r5
 8002716:	4638      	mov	r0, r7
 8002718:	f7ff ffc0 	bl	800269c <sbrk_aligned>
 800271c:	1c43      	adds	r3, r0, #1
 800271e:	4604      	mov	r4, r0
 8002720:	d155      	bne.n	80027ce <_malloc_r+0xf2>
 8002722:	f8d8 4000 	ldr.w	r4, [r8]
 8002726:	4626      	mov	r6, r4
 8002728:	2e00      	cmp	r6, #0
 800272a:	d145      	bne.n	80027b8 <_malloc_r+0xdc>
 800272c:	2c00      	cmp	r4, #0
 800272e:	d048      	beq.n	80027c2 <_malloc_r+0xe6>
 8002730:	6823      	ldr	r3, [r4, #0]
 8002732:	4631      	mov	r1, r6
 8002734:	4638      	mov	r0, r7
 8002736:	eb04 0903 	add.w	r9, r4, r3
 800273a:	f000 fc73 	bl	8003024 <_sbrk_r>
 800273e:	4581      	cmp	r9, r0
 8002740:	d13f      	bne.n	80027c2 <_malloc_r+0xe6>
 8002742:	6821      	ldr	r1, [r4, #0]
 8002744:	1a6d      	subs	r5, r5, r1
 8002746:	4629      	mov	r1, r5
 8002748:	4638      	mov	r0, r7
 800274a:	f7ff ffa7 	bl	800269c <sbrk_aligned>
 800274e:	3001      	adds	r0, #1
 8002750:	d037      	beq.n	80027c2 <_malloc_r+0xe6>
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	442b      	add	r3, r5
 8002756:	6023      	str	r3, [r4, #0]
 8002758:	f8d8 3000 	ldr.w	r3, [r8]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d038      	beq.n	80027d2 <_malloc_r+0xf6>
 8002760:	685a      	ldr	r2, [r3, #4]
 8002762:	42a2      	cmp	r2, r4
 8002764:	d12b      	bne.n	80027be <_malloc_r+0xe2>
 8002766:	2200      	movs	r2, #0
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	e00f      	b.n	800278c <_malloc_r+0xb0>
 800276c:	6822      	ldr	r2, [r4, #0]
 800276e:	1b52      	subs	r2, r2, r5
 8002770:	d41f      	bmi.n	80027b2 <_malloc_r+0xd6>
 8002772:	2a0b      	cmp	r2, #11
 8002774:	d917      	bls.n	80027a6 <_malloc_r+0xca>
 8002776:	1961      	adds	r1, r4, r5
 8002778:	42a3      	cmp	r3, r4
 800277a:	6025      	str	r5, [r4, #0]
 800277c:	bf18      	it	ne
 800277e:	6059      	strne	r1, [r3, #4]
 8002780:	6863      	ldr	r3, [r4, #4]
 8002782:	bf08      	it	eq
 8002784:	f8c8 1000 	streq.w	r1, [r8]
 8002788:	5162      	str	r2, [r4, r5]
 800278a:	604b      	str	r3, [r1, #4]
 800278c:	4638      	mov	r0, r7
 800278e:	f104 060b 	add.w	r6, r4, #11
 8002792:	f000 f829 	bl	80027e8 <__malloc_unlock>
 8002796:	f026 0607 	bic.w	r6, r6, #7
 800279a:	1d23      	adds	r3, r4, #4
 800279c:	1af2      	subs	r2, r6, r3
 800279e:	d0ae      	beq.n	80026fe <_malloc_r+0x22>
 80027a0:	1b9b      	subs	r3, r3, r6
 80027a2:	50a3      	str	r3, [r4, r2]
 80027a4:	e7ab      	b.n	80026fe <_malloc_r+0x22>
 80027a6:	42a3      	cmp	r3, r4
 80027a8:	6862      	ldr	r2, [r4, #4]
 80027aa:	d1dd      	bne.n	8002768 <_malloc_r+0x8c>
 80027ac:	f8c8 2000 	str.w	r2, [r8]
 80027b0:	e7ec      	b.n	800278c <_malloc_r+0xb0>
 80027b2:	4623      	mov	r3, r4
 80027b4:	6864      	ldr	r4, [r4, #4]
 80027b6:	e7ac      	b.n	8002712 <_malloc_r+0x36>
 80027b8:	4634      	mov	r4, r6
 80027ba:	6876      	ldr	r6, [r6, #4]
 80027bc:	e7b4      	b.n	8002728 <_malloc_r+0x4c>
 80027be:	4613      	mov	r3, r2
 80027c0:	e7cc      	b.n	800275c <_malloc_r+0x80>
 80027c2:	230c      	movs	r3, #12
 80027c4:	603b      	str	r3, [r7, #0]
 80027c6:	4638      	mov	r0, r7
 80027c8:	f000 f80e 	bl	80027e8 <__malloc_unlock>
 80027cc:	e797      	b.n	80026fe <_malloc_r+0x22>
 80027ce:	6025      	str	r5, [r4, #0]
 80027d0:	e7dc      	b.n	800278c <_malloc_r+0xb0>
 80027d2:	605b      	str	r3, [r3, #4]
 80027d4:	deff      	udf	#255	; 0xff
 80027d6:	bf00      	nop
 80027d8:	20000218 	.word	0x20000218

080027dc <__malloc_lock>:
 80027dc:	4801      	ldr	r0, [pc, #4]	; (80027e4 <__malloc_lock+0x8>)
 80027de:	f7ff bf0e 	b.w	80025fe <__retarget_lock_acquire_recursive>
 80027e2:	bf00      	nop
 80027e4:	20000214 	.word	0x20000214

080027e8 <__malloc_unlock>:
 80027e8:	4801      	ldr	r0, [pc, #4]	; (80027f0 <__malloc_unlock+0x8>)
 80027ea:	f7ff bf09 	b.w	8002600 <__retarget_lock_release_recursive>
 80027ee:	bf00      	nop
 80027f0:	20000214 	.word	0x20000214

080027f4 <__sfputc_r>:
 80027f4:	6893      	ldr	r3, [r2, #8]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	b410      	push	{r4}
 80027fc:	6093      	str	r3, [r2, #8]
 80027fe:	da08      	bge.n	8002812 <__sfputc_r+0x1e>
 8002800:	6994      	ldr	r4, [r2, #24]
 8002802:	42a3      	cmp	r3, r4
 8002804:	db01      	blt.n	800280a <__sfputc_r+0x16>
 8002806:	290a      	cmp	r1, #10
 8002808:	d103      	bne.n	8002812 <__sfputc_r+0x1e>
 800280a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800280e:	f000 bb73 	b.w	8002ef8 <__swbuf_r>
 8002812:	6813      	ldr	r3, [r2, #0]
 8002814:	1c58      	adds	r0, r3, #1
 8002816:	6010      	str	r0, [r2, #0]
 8002818:	7019      	strb	r1, [r3, #0]
 800281a:	4608      	mov	r0, r1
 800281c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002820:	4770      	bx	lr

08002822 <__sfputs_r>:
 8002822:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002824:	4606      	mov	r6, r0
 8002826:	460f      	mov	r7, r1
 8002828:	4614      	mov	r4, r2
 800282a:	18d5      	adds	r5, r2, r3
 800282c:	42ac      	cmp	r4, r5
 800282e:	d101      	bne.n	8002834 <__sfputs_r+0x12>
 8002830:	2000      	movs	r0, #0
 8002832:	e007      	b.n	8002844 <__sfputs_r+0x22>
 8002834:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002838:	463a      	mov	r2, r7
 800283a:	4630      	mov	r0, r6
 800283c:	f7ff ffda 	bl	80027f4 <__sfputc_r>
 8002840:	1c43      	adds	r3, r0, #1
 8002842:	d1f3      	bne.n	800282c <__sfputs_r+0xa>
 8002844:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002848 <_vfiprintf_r>:
 8002848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800284c:	460d      	mov	r5, r1
 800284e:	b09d      	sub	sp, #116	; 0x74
 8002850:	4614      	mov	r4, r2
 8002852:	4698      	mov	r8, r3
 8002854:	4606      	mov	r6, r0
 8002856:	b118      	cbz	r0, 8002860 <_vfiprintf_r+0x18>
 8002858:	6a03      	ldr	r3, [r0, #32]
 800285a:	b90b      	cbnz	r3, 8002860 <_vfiprintf_r+0x18>
 800285c:	f7ff fdca 	bl	80023f4 <__sinit>
 8002860:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002862:	07d9      	lsls	r1, r3, #31
 8002864:	d405      	bmi.n	8002872 <_vfiprintf_r+0x2a>
 8002866:	89ab      	ldrh	r3, [r5, #12]
 8002868:	059a      	lsls	r2, r3, #22
 800286a:	d402      	bmi.n	8002872 <_vfiprintf_r+0x2a>
 800286c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800286e:	f7ff fec6 	bl	80025fe <__retarget_lock_acquire_recursive>
 8002872:	89ab      	ldrh	r3, [r5, #12]
 8002874:	071b      	lsls	r3, r3, #28
 8002876:	d501      	bpl.n	800287c <_vfiprintf_r+0x34>
 8002878:	692b      	ldr	r3, [r5, #16]
 800287a:	b99b      	cbnz	r3, 80028a4 <_vfiprintf_r+0x5c>
 800287c:	4629      	mov	r1, r5
 800287e:	4630      	mov	r0, r6
 8002880:	f000 fb78 	bl	8002f74 <__swsetup_r>
 8002884:	b170      	cbz	r0, 80028a4 <_vfiprintf_r+0x5c>
 8002886:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002888:	07dc      	lsls	r4, r3, #31
 800288a:	d504      	bpl.n	8002896 <_vfiprintf_r+0x4e>
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	b01d      	add	sp, #116	; 0x74
 8002892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002896:	89ab      	ldrh	r3, [r5, #12]
 8002898:	0598      	lsls	r0, r3, #22
 800289a:	d4f7      	bmi.n	800288c <_vfiprintf_r+0x44>
 800289c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800289e:	f7ff feaf 	bl	8002600 <__retarget_lock_release_recursive>
 80028a2:	e7f3      	b.n	800288c <_vfiprintf_r+0x44>
 80028a4:	2300      	movs	r3, #0
 80028a6:	9309      	str	r3, [sp, #36]	; 0x24
 80028a8:	2320      	movs	r3, #32
 80028aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80028b2:	2330      	movs	r3, #48	; 0x30
 80028b4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8002a68 <_vfiprintf_r+0x220>
 80028b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028bc:	f04f 0901 	mov.w	r9, #1
 80028c0:	4623      	mov	r3, r4
 80028c2:	469a      	mov	sl, r3
 80028c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028c8:	b10a      	cbz	r2, 80028ce <_vfiprintf_r+0x86>
 80028ca:	2a25      	cmp	r2, #37	; 0x25
 80028cc:	d1f9      	bne.n	80028c2 <_vfiprintf_r+0x7a>
 80028ce:	ebba 0b04 	subs.w	fp, sl, r4
 80028d2:	d00b      	beq.n	80028ec <_vfiprintf_r+0xa4>
 80028d4:	465b      	mov	r3, fp
 80028d6:	4622      	mov	r2, r4
 80028d8:	4629      	mov	r1, r5
 80028da:	4630      	mov	r0, r6
 80028dc:	f7ff ffa1 	bl	8002822 <__sfputs_r>
 80028e0:	3001      	adds	r0, #1
 80028e2:	f000 80a9 	beq.w	8002a38 <_vfiprintf_r+0x1f0>
 80028e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028e8:	445a      	add	r2, fp
 80028ea:	9209      	str	r2, [sp, #36]	; 0x24
 80028ec:	f89a 3000 	ldrb.w	r3, [sl]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a1 	beq.w	8002a38 <_vfiprintf_r+0x1f0>
 80028f6:	2300      	movs	r3, #0
 80028f8:	f04f 32ff 	mov.w	r2, #4294967295
 80028fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002900:	f10a 0a01 	add.w	sl, sl, #1
 8002904:	9304      	str	r3, [sp, #16]
 8002906:	9307      	str	r3, [sp, #28]
 8002908:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800290c:	931a      	str	r3, [sp, #104]	; 0x68
 800290e:	4654      	mov	r4, sl
 8002910:	2205      	movs	r2, #5
 8002912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002916:	4854      	ldr	r0, [pc, #336]	; (8002a68 <_vfiprintf_r+0x220>)
 8002918:	f7fd fc7a 	bl	8000210 <memchr>
 800291c:	9a04      	ldr	r2, [sp, #16]
 800291e:	b9d8      	cbnz	r0, 8002958 <_vfiprintf_r+0x110>
 8002920:	06d1      	lsls	r1, r2, #27
 8002922:	bf44      	itt	mi
 8002924:	2320      	movmi	r3, #32
 8002926:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800292a:	0713      	lsls	r3, r2, #28
 800292c:	bf44      	itt	mi
 800292e:	232b      	movmi	r3, #43	; 0x2b
 8002930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002934:	f89a 3000 	ldrb.w	r3, [sl]
 8002938:	2b2a      	cmp	r3, #42	; 0x2a
 800293a:	d015      	beq.n	8002968 <_vfiprintf_r+0x120>
 800293c:	9a07      	ldr	r2, [sp, #28]
 800293e:	4654      	mov	r4, sl
 8002940:	2000      	movs	r0, #0
 8002942:	f04f 0c0a 	mov.w	ip, #10
 8002946:	4621      	mov	r1, r4
 8002948:	f811 3b01 	ldrb.w	r3, [r1], #1
 800294c:	3b30      	subs	r3, #48	; 0x30
 800294e:	2b09      	cmp	r3, #9
 8002950:	d94d      	bls.n	80029ee <_vfiprintf_r+0x1a6>
 8002952:	b1b0      	cbz	r0, 8002982 <_vfiprintf_r+0x13a>
 8002954:	9207      	str	r2, [sp, #28]
 8002956:	e014      	b.n	8002982 <_vfiprintf_r+0x13a>
 8002958:	eba0 0308 	sub.w	r3, r0, r8
 800295c:	fa09 f303 	lsl.w	r3, r9, r3
 8002960:	4313      	orrs	r3, r2
 8002962:	9304      	str	r3, [sp, #16]
 8002964:	46a2      	mov	sl, r4
 8002966:	e7d2      	b.n	800290e <_vfiprintf_r+0xc6>
 8002968:	9b03      	ldr	r3, [sp, #12]
 800296a:	1d19      	adds	r1, r3, #4
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	9103      	str	r1, [sp, #12]
 8002970:	2b00      	cmp	r3, #0
 8002972:	bfbb      	ittet	lt
 8002974:	425b      	neglt	r3, r3
 8002976:	f042 0202 	orrlt.w	r2, r2, #2
 800297a:	9307      	strge	r3, [sp, #28]
 800297c:	9307      	strlt	r3, [sp, #28]
 800297e:	bfb8      	it	lt
 8002980:	9204      	strlt	r2, [sp, #16]
 8002982:	7823      	ldrb	r3, [r4, #0]
 8002984:	2b2e      	cmp	r3, #46	; 0x2e
 8002986:	d10c      	bne.n	80029a2 <_vfiprintf_r+0x15a>
 8002988:	7863      	ldrb	r3, [r4, #1]
 800298a:	2b2a      	cmp	r3, #42	; 0x2a
 800298c:	d134      	bne.n	80029f8 <_vfiprintf_r+0x1b0>
 800298e:	9b03      	ldr	r3, [sp, #12]
 8002990:	1d1a      	adds	r2, r3, #4
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	9203      	str	r2, [sp, #12]
 8002996:	2b00      	cmp	r3, #0
 8002998:	bfb8      	it	lt
 800299a:	f04f 33ff 	movlt.w	r3, #4294967295
 800299e:	3402      	adds	r4, #2
 80029a0:	9305      	str	r3, [sp, #20]
 80029a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002a78 <_vfiprintf_r+0x230>
 80029a6:	7821      	ldrb	r1, [r4, #0]
 80029a8:	2203      	movs	r2, #3
 80029aa:	4650      	mov	r0, sl
 80029ac:	f7fd fc30 	bl	8000210 <memchr>
 80029b0:	b138      	cbz	r0, 80029c2 <_vfiprintf_r+0x17a>
 80029b2:	9b04      	ldr	r3, [sp, #16]
 80029b4:	eba0 000a 	sub.w	r0, r0, sl
 80029b8:	2240      	movs	r2, #64	; 0x40
 80029ba:	4082      	lsls	r2, r0
 80029bc:	4313      	orrs	r3, r2
 80029be:	3401      	adds	r4, #1
 80029c0:	9304      	str	r3, [sp, #16]
 80029c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029c6:	4829      	ldr	r0, [pc, #164]	; (8002a6c <_vfiprintf_r+0x224>)
 80029c8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029cc:	2206      	movs	r2, #6
 80029ce:	f7fd fc1f 	bl	8000210 <memchr>
 80029d2:	2800      	cmp	r0, #0
 80029d4:	d03f      	beq.n	8002a56 <_vfiprintf_r+0x20e>
 80029d6:	4b26      	ldr	r3, [pc, #152]	; (8002a70 <_vfiprintf_r+0x228>)
 80029d8:	bb1b      	cbnz	r3, 8002a22 <_vfiprintf_r+0x1da>
 80029da:	9b03      	ldr	r3, [sp, #12]
 80029dc:	3307      	adds	r3, #7
 80029de:	f023 0307 	bic.w	r3, r3, #7
 80029e2:	3308      	adds	r3, #8
 80029e4:	9303      	str	r3, [sp, #12]
 80029e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029e8:	443b      	add	r3, r7
 80029ea:	9309      	str	r3, [sp, #36]	; 0x24
 80029ec:	e768      	b.n	80028c0 <_vfiprintf_r+0x78>
 80029ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80029f2:	460c      	mov	r4, r1
 80029f4:	2001      	movs	r0, #1
 80029f6:	e7a6      	b.n	8002946 <_vfiprintf_r+0xfe>
 80029f8:	2300      	movs	r3, #0
 80029fa:	3401      	adds	r4, #1
 80029fc:	9305      	str	r3, [sp, #20]
 80029fe:	4619      	mov	r1, r3
 8002a00:	f04f 0c0a 	mov.w	ip, #10
 8002a04:	4620      	mov	r0, r4
 8002a06:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a0a:	3a30      	subs	r2, #48	; 0x30
 8002a0c:	2a09      	cmp	r2, #9
 8002a0e:	d903      	bls.n	8002a18 <_vfiprintf_r+0x1d0>
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d0c6      	beq.n	80029a2 <_vfiprintf_r+0x15a>
 8002a14:	9105      	str	r1, [sp, #20]
 8002a16:	e7c4      	b.n	80029a2 <_vfiprintf_r+0x15a>
 8002a18:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a1c:	4604      	mov	r4, r0
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e7f0      	b.n	8002a04 <_vfiprintf_r+0x1bc>
 8002a22:	ab03      	add	r3, sp, #12
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	462a      	mov	r2, r5
 8002a28:	4b12      	ldr	r3, [pc, #72]	; (8002a74 <_vfiprintf_r+0x22c>)
 8002a2a:	a904      	add	r1, sp, #16
 8002a2c:	4630      	mov	r0, r6
 8002a2e:	f3af 8000 	nop.w
 8002a32:	4607      	mov	r7, r0
 8002a34:	1c78      	adds	r0, r7, #1
 8002a36:	d1d6      	bne.n	80029e6 <_vfiprintf_r+0x19e>
 8002a38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002a3a:	07d9      	lsls	r1, r3, #31
 8002a3c:	d405      	bmi.n	8002a4a <_vfiprintf_r+0x202>
 8002a3e:	89ab      	ldrh	r3, [r5, #12]
 8002a40:	059a      	lsls	r2, r3, #22
 8002a42:	d402      	bmi.n	8002a4a <_vfiprintf_r+0x202>
 8002a44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002a46:	f7ff fddb 	bl	8002600 <__retarget_lock_release_recursive>
 8002a4a:	89ab      	ldrh	r3, [r5, #12]
 8002a4c:	065b      	lsls	r3, r3, #25
 8002a4e:	f53f af1d 	bmi.w	800288c <_vfiprintf_r+0x44>
 8002a52:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a54:	e71c      	b.n	8002890 <_vfiprintf_r+0x48>
 8002a56:	ab03      	add	r3, sp, #12
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	462a      	mov	r2, r5
 8002a5c:	4b05      	ldr	r3, [pc, #20]	; (8002a74 <_vfiprintf_r+0x22c>)
 8002a5e:	a904      	add	r1, sp, #16
 8002a60:	4630      	mov	r0, r6
 8002a62:	f000 f879 	bl	8002b58 <_printf_i>
 8002a66:	e7e4      	b.n	8002a32 <_vfiprintf_r+0x1ea>
 8002a68:	08003180 	.word	0x08003180
 8002a6c:	0800318a 	.word	0x0800318a
 8002a70:	00000000 	.word	0x00000000
 8002a74:	08002823 	.word	0x08002823
 8002a78:	08003186 	.word	0x08003186

08002a7c <_printf_common>:
 8002a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a80:	4616      	mov	r6, r2
 8002a82:	4699      	mov	r9, r3
 8002a84:	688a      	ldr	r2, [r1, #8]
 8002a86:	690b      	ldr	r3, [r1, #16]
 8002a88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	bfb8      	it	lt
 8002a90:	4613      	movlt	r3, r2
 8002a92:	6033      	str	r3, [r6, #0]
 8002a94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a98:	4607      	mov	r7, r0
 8002a9a:	460c      	mov	r4, r1
 8002a9c:	b10a      	cbz	r2, 8002aa2 <_printf_common+0x26>
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	6033      	str	r3, [r6, #0]
 8002aa2:	6823      	ldr	r3, [r4, #0]
 8002aa4:	0699      	lsls	r1, r3, #26
 8002aa6:	bf42      	ittt	mi
 8002aa8:	6833      	ldrmi	r3, [r6, #0]
 8002aaa:	3302      	addmi	r3, #2
 8002aac:	6033      	strmi	r3, [r6, #0]
 8002aae:	6825      	ldr	r5, [r4, #0]
 8002ab0:	f015 0506 	ands.w	r5, r5, #6
 8002ab4:	d106      	bne.n	8002ac4 <_printf_common+0x48>
 8002ab6:	f104 0a19 	add.w	sl, r4, #25
 8002aba:	68e3      	ldr	r3, [r4, #12]
 8002abc:	6832      	ldr	r2, [r6, #0]
 8002abe:	1a9b      	subs	r3, r3, r2
 8002ac0:	42ab      	cmp	r3, r5
 8002ac2:	dc26      	bgt.n	8002b12 <_printf_common+0x96>
 8002ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002ac8:	1e13      	subs	r3, r2, #0
 8002aca:	6822      	ldr	r2, [r4, #0]
 8002acc:	bf18      	it	ne
 8002ace:	2301      	movne	r3, #1
 8002ad0:	0692      	lsls	r2, r2, #26
 8002ad2:	d42b      	bmi.n	8002b2c <_printf_common+0xb0>
 8002ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ad8:	4649      	mov	r1, r9
 8002ada:	4638      	mov	r0, r7
 8002adc:	47c0      	blx	r8
 8002ade:	3001      	adds	r0, #1
 8002ae0:	d01e      	beq.n	8002b20 <_printf_common+0xa4>
 8002ae2:	6823      	ldr	r3, [r4, #0]
 8002ae4:	6922      	ldr	r2, [r4, #16]
 8002ae6:	f003 0306 	and.w	r3, r3, #6
 8002aea:	2b04      	cmp	r3, #4
 8002aec:	bf02      	ittt	eq
 8002aee:	68e5      	ldreq	r5, [r4, #12]
 8002af0:	6833      	ldreq	r3, [r6, #0]
 8002af2:	1aed      	subeq	r5, r5, r3
 8002af4:	68a3      	ldr	r3, [r4, #8]
 8002af6:	bf0c      	ite	eq
 8002af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002afc:	2500      	movne	r5, #0
 8002afe:	4293      	cmp	r3, r2
 8002b00:	bfc4      	itt	gt
 8002b02:	1a9b      	subgt	r3, r3, r2
 8002b04:	18ed      	addgt	r5, r5, r3
 8002b06:	2600      	movs	r6, #0
 8002b08:	341a      	adds	r4, #26
 8002b0a:	42b5      	cmp	r5, r6
 8002b0c:	d11a      	bne.n	8002b44 <_printf_common+0xc8>
 8002b0e:	2000      	movs	r0, #0
 8002b10:	e008      	b.n	8002b24 <_printf_common+0xa8>
 8002b12:	2301      	movs	r3, #1
 8002b14:	4652      	mov	r2, sl
 8002b16:	4649      	mov	r1, r9
 8002b18:	4638      	mov	r0, r7
 8002b1a:	47c0      	blx	r8
 8002b1c:	3001      	adds	r0, #1
 8002b1e:	d103      	bne.n	8002b28 <_printf_common+0xac>
 8002b20:	f04f 30ff 	mov.w	r0, #4294967295
 8002b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b28:	3501      	adds	r5, #1
 8002b2a:	e7c6      	b.n	8002aba <_printf_common+0x3e>
 8002b2c:	18e1      	adds	r1, r4, r3
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	2030      	movs	r0, #48	; 0x30
 8002b32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b36:	4422      	add	r2, r4
 8002b38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b40:	3302      	adds	r3, #2
 8002b42:	e7c7      	b.n	8002ad4 <_printf_common+0x58>
 8002b44:	2301      	movs	r3, #1
 8002b46:	4622      	mov	r2, r4
 8002b48:	4649      	mov	r1, r9
 8002b4a:	4638      	mov	r0, r7
 8002b4c:	47c0      	blx	r8
 8002b4e:	3001      	adds	r0, #1
 8002b50:	d0e6      	beq.n	8002b20 <_printf_common+0xa4>
 8002b52:	3601      	adds	r6, #1
 8002b54:	e7d9      	b.n	8002b0a <_printf_common+0x8e>
	...

08002b58 <_printf_i>:
 8002b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b5c:	7e0f      	ldrb	r7, [r1, #24]
 8002b5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b60:	2f78      	cmp	r7, #120	; 0x78
 8002b62:	4691      	mov	r9, r2
 8002b64:	4680      	mov	r8, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	469a      	mov	sl, r3
 8002b6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b6e:	d807      	bhi.n	8002b80 <_printf_i+0x28>
 8002b70:	2f62      	cmp	r7, #98	; 0x62
 8002b72:	d80a      	bhi.n	8002b8a <_printf_i+0x32>
 8002b74:	2f00      	cmp	r7, #0
 8002b76:	f000 80d4 	beq.w	8002d22 <_printf_i+0x1ca>
 8002b7a:	2f58      	cmp	r7, #88	; 0x58
 8002b7c:	f000 80c0 	beq.w	8002d00 <_printf_i+0x1a8>
 8002b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b88:	e03a      	b.n	8002c00 <_printf_i+0xa8>
 8002b8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b8e:	2b15      	cmp	r3, #21
 8002b90:	d8f6      	bhi.n	8002b80 <_printf_i+0x28>
 8002b92:	a101      	add	r1, pc, #4	; (adr r1, 8002b98 <_printf_i+0x40>)
 8002b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b98:	08002bf1 	.word	0x08002bf1
 8002b9c:	08002c05 	.word	0x08002c05
 8002ba0:	08002b81 	.word	0x08002b81
 8002ba4:	08002b81 	.word	0x08002b81
 8002ba8:	08002b81 	.word	0x08002b81
 8002bac:	08002b81 	.word	0x08002b81
 8002bb0:	08002c05 	.word	0x08002c05
 8002bb4:	08002b81 	.word	0x08002b81
 8002bb8:	08002b81 	.word	0x08002b81
 8002bbc:	08002b81 	.word	0x08002b81
 8002bc0:	08002b81 	.word	0x08002b81
 8002bc4:	08002d09 	.word	0x08002d09
 8002bc8:	08002c31 	.word	0x08002c31
 8002bcc:	08002cc3 	.word	0x08002cc3
 8002bd0:	08002b81 	.word	0x08002b81
 8002bd4:	08002b81 	.word	0x08002b81
 8002bd8:	08002d2b 	.word	0x08002d2b
 8002bdc:	08002b81 	.word	0x08002b81
 8002be0:	08002c31 	.word	0x08002c31
 8002be4:	08002b81 	.word	0x08002b81
 8002be8:	08002b81 	.word	0x08002b81
 8002bec:	08002ccb 	.word	0x08002ccb
 8002bf0:	682b      	ldr	r3, [r5, #0]
 8002bf2:	1d1a      	adds	r2, r3, #4
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	602a      	str	r2, [r5, #0]
 8002bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c00:	2301      	movs	r3, #1
 8002c02:	e09f      	b.n	8002d44 <_printf_i+0x1ec>
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	682b      	ldr	r3, [r5, #0]
 8002c08:	0607      	lsls	r7, r0, #24
 8002c0a:	f103 0104 	add.w	r1, r3, #4
 8002c0e:	6029      	str	r1, [r5, #0]
 8002c10:	d501      	bpl.n	8002c16 <_printf_i+0xbe>
 8002c12:	681e      	ldr	r6, [r3, #0]
 8002c14:	e003      	b.n	8002c1e <_printf_i+0xc6>
 8002c16:	0646      	lsls	r6, r0, #25
 8002c18:	d5fb      	bpl.n	8002c12 <_printf_i+0xba>
 8002c1a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002c1e:	2e00      	cmp	r6, #0
 8002c20:	da03      	bge.n	8002c2a <_printf_i+0xd2>
 8002c22:	232d      	movs	r3, #45	; 0x2d
 8002c24:	4276      	negs	r6, r6
 8002c26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c2a:	485a      	ldr	r0, [pc, #360]	; (8002d94 <_printf_i+0x23c>)
 8002c2c:	230a      	movs	r3, #10
 8002c2e:	e012      	b.n	8002c56 <_printf_i+0xfe>
 8002c30:	682b      	ldr	r3, [r5, #0]
 8002c32:	6820      	ldr	r0, [r4, #0]
 8002c34:	1d19      	adds	r1, r3, #4
 8002c36:	6029      	str	r1, [r5, #0]
 8002c38:	0605      	lsls	r5, r0, #24
 8002c3a:	d501      	bpl.n	8002c40 <_printf_i+0xe8>
 8002c3c:	681e      	ldr	r6, [r3, #0]
 8002c3e:	e002      	b.n	8002c46 <_printf_i+0xee>
 8002c40:	0641      	lsls	r1, r0, #25
 8002c42:	d5fb      	bpl.n	8002c3c <_printf_i+0xe4>
 8002c44:	881e      	ldrh	r6, [r3, #0]
 8002c46:	4853      	ldr	r0, [pc, #332]	; (8002d94 <_printf_i+0x23c>)
 8002c48:	2f6f      	cmp	r7, #111	; 0x6f
 8002c4a:	bf0c      	ite	eq
 8002c4c:	2308      	moveq	r3, #8
 8002c4e:	230a      	movne	r3, #10
 8002c50:	2100      	movs	r1, #0
 8002c52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c56:	6865      	ldr	r5, [r4, #4]
 8002c58:	60a5      	str	r5, [r4, #8]
 8002c5a:	2d00      	cmp	r5, #0
 8002c5c:	bfa2      	ittt	ge
 8002c5e:	6821      	ldrge	r1, [r4, #0]
 8002c60:	f021 0104 	bicge.w	r1, r1, #4
 8002c64:	6021      	strge	r1, [r4, #0]
 8002c66:	b90e      	cbnz	r6, 8002c6c <_printf_i+0x114>
 8002c68:	2d00      	cmp	r5, #0
 8002c6a:	d04b      	beq.n	8002d04 <_printf_i+0x1ac>
 8002c6c:	4615      	mov	r5, r2
 8002c6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c72:	fb03 6711 	mls	r7, r3, r1, r6
 8002c76:	5dc7      	ldrb	r7, [r0, r7]
 8002c78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c7c:	4637      	mov	r7, r6
 8002c7e:	42bb      	cmp	r3, r7
 8002c80:	460e      	mov	r6, r1
 8002c82:	d9f4      	bls.n	8002c6e <_printf_i+0x116>
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d10b      	bne.n	8002ca0 <_printf_i+0x148>
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	07de      	lsls	r6, r3, #31
 8002c8c:	d508      	bpl.n	8002ca0 <_printf_i+0x148>
 8002c8e:	6923      	ldr	r3, [r4, #16]
 8002c90:	6861      	ldr	r1, [r4, #4]
 8002c92:	4299      	cmp	r1, r3
 8002c94:	bfde      	ittt	le
 8002c96:	2330      	movle	r3, #48	; 0x30
 8002c98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002ca0:	1b52      	subs	r2, r2, r5
 8002ca2:	6122      	str	r2, [r4, #16]
 8002ca4:	f8cd a000 	str.w	sl, [sp]
 8002ca8:	464b      	mov	r3, r9
 8002caa:	aa03      	add	r2, sp, #12
 8002cac:	4621      	mov	r1, r4
 8002cae:	4640      	mov	r0, r8
 8002cb0:	f7ff fee4 	bl	8002a7c <_printf_common>
 8002cb4:	3001      	adds	r0, #1
 8002cb6:	d14a      	bne.n	8002d4e <_printf_i+0x1f6>
 8002cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cbc:	b004      	add	sp, #16
 8002cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cc2:	6823      	ldr	r3, [r4, #0]
 8002cc4:	f043 0320 	orr.w	r3, r3, #32
 8002cc8:	6023      	str	r3, [r4, #0]
 8002cca:	4833      	ldr	r0, [pc, #204]	; (8002d98 <_printf_i+0x240>)
 8002ccc:	2778      	movs	r7, #120	; 0x78
 8002cce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	6829      	ldr	r1, [r5, #0]
 8002cd6:	061f      	lsls	r7, r3, #24
 8002cd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8002cdc:	d402      	bmi.n	8002ce4 <_printf_i+0x18c>
 8002cde:	065f      	lsls	r7, r3, #25
 8002ce0:	bf48      	it	mi
 8002ce2:	b2b6      	uxthmi	r6, r6
 8002ce4:	07df      	lsls	r7, r3, #31
 8002ce6:	bf48      	it	mi
 8002ce8:	f043 0320 	orrmi.w	r3, r3, #32
 8002cec:	6029      	str	r1, [r5, #0]
 8002cee:	bf48      	it	mi
 8002cf0:	6023      	strmi	r3, [r4, #0]
 8002cf2:	b91e      	cbnz	r6, 8002cfc <_printf_i+0x1a4>
 8002cf4:	6823      	ldr	r3, [r4, #0]
 8002cf6:	f023 0320 	bic.w	r3, r3, #32
 8002cfa:	6023      	str	r3, [r4, #0]
 8002cfc:	2310      	movs	r3, #16
 8002cfe:	e7a7      	b.n	8002c50 <_printf_i+0xf8>
 8002d00:	4824      	ldr	r0, [pc, #144]	; (8002d94 <_printf_i+0x23c>)
 8002d02:	e7e4      	b.n	8002cce <_printf_i+0x176>
 8002d04:	4615      	mov	r5, r2
 8002d06:	e7bd      	b.n	8002c84 <_printf_i+0x12c>
 8002d08:	682b      	ldr	r3, [r5, #0]
 8002d0a:	6826      	ldr	r6, [r4, #0]
 8002d0c:	6961      	ldr	r1, [r4, #20]
 8002d0e:	1d18      	adds	r0, r3, #4
 8002d10:	6028      	str	r0, [r5, #0]
 8002d12:	0635      	lsls	r5, r6, #24
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	d501      	bpl.n	8002d1c <_printf_i+0x1c4>
 8002d18:	6019      	str	r1, [r3, #0]
 8002d1a:	e002      	b.n	8002d22 <_printf_i+0x1ca>
 8002d1c:	0670      	lsls	r0, r6, #25
 8002d1e:	d5fb      	bpl.n	8002d18 <_printf_i+0x1c0>
 8002d20:	8019      	strh	r1, [r3, #0]
 8002d22:	2300      	movs	r3, #0
 8002d24:	6123      	str	r3, [r4, #16]
 8002d26:	4615      	mov	r5, r2
 8002d28:	e7bc      	b.n	8002ca4 <_printf_i+0x14c>
 8002d2a:	682b      	ldr	r3, [r5, #0]
 8002d2c:	1d1a      	adds	r2, r3, #4
 8002d2e:	602a      	str	r2, [r5, #0]
 8002d30:	681d      	ldr	r5, [r3, #0]
 8002d32:	6862      	ldr	r2, [r4, #4]
 8002d34:	2100      	movs	r1, #0
 8002d36:	4628      	mov	r0, r5
 8002d38:	f7fd fa6a 	bl	8000210 <memchr>
 8002d3c:	b108      	cbz	r0, 8002d42 <_printf_i+0x1ea>
 8002d3e:	1b40      	subs	r0, r0, r5
 8002d40:	6060      	str	r0, [r4, #4]
 8002d42:	6863      	ldr	r3, [r4, #4]
 8002d44:	6123      	str	r3, [r4, #16]
 8002d46:	2300      	movs	r3, #0
 8002d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d4c:	e7aa      	b.n	8002ca4 <_printf_i+0x14c>
 8002d4e:	6923      	ldr	r3, [r4, #16]
 8002d50:	462a      	mov	r2, r5
 8002d52:	4649      	mov	r1, r9
 8002d54:	4640      	mov	r0, r8
 8002d56:	47d0      	blx	sl
 8002d58:	3001      	adds	r0, #1
 8002d5a:	d0ad      	beq.n	8002cb8 <_printf_i+0x160>
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	079b      	lsls	r3, r3, #30
 8002d60:	d413      	bmi.n	8002d8a <_printf_i+0x232>
 8002d62:	68e0      	ldr	r0, [r4, #12]
 8002d64:	9b03      	ldr	r3, [sp, #12]
 8002d66:	4298      	cmp	r0, r3
 8002d68:	bfb8      	it	lt
 8002d6a:	4618      	movlt	r0, r3
 8002d6c:	e7a6      	b.n	8002cbc <_printf_i+0x164>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	4632      	mov	r2, r6
 8002d72:	4649      	mov	r1, r9
 8002d74:	4640      	mov	r0, r8
 8002d76:	47d0      	blx	sl
 8002d78:	3001      	adds	r0, #1
 8002d7a:	d09d      	beq.n	8002cb8 <_printf_i+0x160>
 8002d7c:	3501      	adds	r5, #1
 8002d7e:	68e3      	ldr	r3, [r4, #12]
 8002d80:	9903      	ldr	r1, [sp, #12]
 8002d82:	1a5b      	subs	r3, r3, r1
 8002d84:	42ab      	cmp	r3, r5
 8002d86:	dcf2      	bgt.n	8002d6e <_printf_i+0x216>
 8002d88:	e7eb      	b.n	8002d62 <_printf_i+0x20a>
 8002d8a:	2500      	movs	r5, #0
 8002d8c:	f104 0619 	add.w	r6, r4, #25
 8002d90:	e7f5      	b.n	8002d7e <_printf_i+0x226>
 8002d92:	bf00      	nop
 8002d94:	08003191 	.word	0x08003191
 8002d98:	080031a2 	.word	0x080031a2

08002d9c <__sflush_r>:
 8002d9c:	898a      	ldrh	r2, [r1, #12]
 8002d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002da2:	4605      	mov	r5, r0
 8002da4:	0710      	lsls	r0, r2, #28
 8002da6:	460c      	mov	r4, r1
 8002da8:	d458      	bmi.n	8002e5c <__sflush_r+0xc0>
 8002daa:	684b      	ldr	r3, [r1, #4]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	dc05      	bgt.n	8002dbc <__sflush_r+0x20>
 8002db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	dc02      	bgt.n	8002dbc <__sflush_r+0x20>
 8002db6:	2000      	movs	r0, #0
 8002db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002dbe:	2e00      	cmp	r6, #0
 8002dc0:	d0f9      	beq.n	8002db6 <__sflush_r+0x1a>
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002dc8:	682f      	ldr	r7, [r5, #0]
 8002dca:	6a21      	ldr	r1, [r4, #32]
 8002dcc:	602b      	str	r3, [r5, #0]
 8002dce:	d032      	beq.n	8002e36 <__sflush_r+0x9a>
 8002dd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002dd2:	89a3      	ldrh	r3, [r4, #12]
 8002dd4:	075a      	lsls	r2, r3, #29
 8002dd6:	d505      	bpl.n	8002de4 <__sflush_r+0x48>
 8002dd8:	6863      	ldr	r3, [r4, #4]
 8002dda:	1ac0      	subs	r0, r0, r3
 8002ddc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002dde:	b10b      	cbz	r3, 8002de4 <__sflush_r+0x48>
 8002de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002de2:	1ac0      	subs	r0, r0, r3
 8002de4:	2300      	movs	r3, #0
 8002de6:	4602      	mov	r2, r0
 8002de8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002dea:	6a21      	ldr	r1, [r4, #32]
 8002dec:	4628      	mov	r0, r5
 8002dee:	47b0      	blx	r6
 8002df0:	1c43      	adds	r3, r0, #1
 8002df2:	89a3      	ldrh	r3, [r4, #12]
 8002df4:	d106      	bne.n	8002e04 <__sflush_r+0x68>
 8002df6:	6829      	ldr	r1, [r5, #0]
 8002df8:	291d      	cmp	r1, #29
 8002dfa:	d82b      	bhi.n	8002e54 <__sflush_r+0xb8>
 8002dfc:	4a29      	ldr	r2, [pc, #164]	; (8002ea4 <__sflush_r+0x108>)
 8002dfe:	410a      	asrs	r2, r1
 8002e00:	07d6      	lsls	r6, r2, #31
 8002e02:	d427      	bmi.n	8002e54 <__sflush_r+0xb8>
 8002e04:	2200      	movs	r2, #0
 8002e06:	6062      	str	r2, [r4, #4]
 8002e08:	04d9      	lsls	r1, r3, #19
 8002e0a:	6922      	ldr	r2, [r4, #16]
 8002e0c:	6022      	str	r2, [r4, #0]
 8002e0e:	d504      	bpl.n	8002e1a <__sflush_r+0x7e>
 8002e10:	1c42      	adds	r2, r0, #1
 8002e12:	d101      	bne.n	8002e18 <__sflush_r+0x7c>
 8002e14:	682b      	ldr	r3, [r5, #0]
 8002e16:	b903      	cbnz	r3, 8002e1a <__sflush_r+0x7e>
 8002e18:	6560      	str	r0, [r4, #84]	; 0x54
 8002e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002e1c:	602f      	str	r7, [r5, #0]
 8002e1e:	2900      	cmp	r1, #0
 8002e20:	d0c9      	beq.n	8002db6 <__sflush_r+0x1a>
 8002e22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002e26:	4299      	cmp	r1, r3
 8002e28:	d002      	beq.n	8002e30 <__sflush_r+0x94>
 8002e2a:	4628      	mov	r0, r5
 8002e2c:	f7ff fbea 	bl	8002604 <_free_r>
 8002e30:	2000      	movs	r0, #0
 8002e32:	6360      	str	r0, [r4, #52]	; 0x34
 8002e34:	e7c0      	b.n	8002db8 <__sflush_r+0x1c>
 8002e36:	2301      	movs	r3, #1
 8002e38:	4628      	mov	r0, r5
 8002e3a:	47b0      	blx	r6
 8002e3c:	1c41      	adds	r1, r0, #1
 8002e3e:	d1c8      	bne.n	8002dd2 <__sflush_r+0x36>
 8002e40:	682b      	ldr	r3, [r5, #0]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0c5      	beq.n	8002dd2 <__sflush_r+0x36>
 8002e46:	2b1d      	cmp	r3, #29
 8002e48:	d001      	beq.n	8002e4e <__sflush_r+0xb2>
 8002e4a:	2b16      	cmp	r3, #22
 8002e4c:	d101      	bne.n	8002e52 <__sflush_r+0xb6>
 8002e4e:	602f      	str	r7, [r5, #0]
 8002e50:	e7b1      	b.n	8002db6 <__sflush_r+0x1a>
 8002e52:	89a3      	ldrh	r3, [r4, #12]
 8002e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e58:	81a3      	strh	r3, [r4, #12]
 8002e5a:	e7ad      	b.n	8002db8 <__sflush_r+0x1c>
 8002e5c:	690f      	ldr	r7, [r1, #16]
 8002e5e:	2f00      	cmp	r7, #0
 8002e60:	d0a9      	beq.n	8002db6 <__sflush_r+0x1a>
 8002e62:	0793      	lsls	r3, r2, #30
 8002e64:	680e      	ldr	r6, [r1, #0]
 8002e66:	bf08      	it	eq
 8002e68:	694b      	ldreq	r3, [r1, #20]
 8002e6a:	600f      	str	r7, [r1, #0]
 8002e6c:	bf18      	it	ne
 8002e6e:	2300      	movne	r3, #0
 8002e70:	eba6 0807 	sub.w	r8, r6, r7
 8002e74:	608b      	str	r3, [r1, #8]
 8002e76:	f1b8 0f00 	cmp.w	r8, #0
 8002e7a:	dd9c      	ble.n	8002db6 <__sflush_r+0x1a>
 8002e7c:	6a21      	ldr	r1, [r4, #32]
 8002e7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e80:	4643      	mov	r3, r8
 8002e82:	463a      	mov	r2, r7
 8002e84:	4628      	mov	r0, r5
 8002e86:	47b0      	blx	r6
 8002e88:	2800      	cmp	r0, #0
 8002e8a:	dc06      	bgt.n	8002e9a <__sflush_r+0xfe>
 8002e8c:	89a3      	ldrh	r3, [r4, #12]
 8002e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e92:	81a3      	strh	r3, [r4, #12]
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	e78e      	b.n	8002db8 <__sflush_r+0x1c>
 8002e9a:	4407      	add	r7, r0
 8002e9c:	eba8 0800 	sub.w	r8, r8, r0
 8002ea0:	e7e9      	b.n	8002e76 <__sflush_r+0xda>
 8002ea2:	bf00      	nop
 8002ea4:	dfbffffe 	.word	0xdfbffffe

08002ea8 <_fflush_r>:
 8002ea8:	b538      	push	{r3, r4, r5, lr}
 8002eaa:	690b      	ldr	r3, [r1, #16]
 8002eac:	4605      	mov	r5, r0
 8002eae:	460c      	mov	r4, r1
 8002eb0:	b913      	cbnz	r3, 8002eb8 <_fflush_r+0x10>
 8002eb2:	2500      	movs	r5, #0
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	bd38      	pop	{r3, r4, r5, pc}
 8002eb8:	b118      	cbz	r0, 8002ec2 <_fflush_r+0x1a>
 8002eba:	6a03      	ldr	r3, [r0, #32]
 8002ebc:	b90b      	cbnz	r3, 8002ec2 <_fflush_r+0x1a>
 8002ebe:	f7ff fa99 	bl	80023f4 <__sinit>
 8002ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d0f3      	beq.n	8002eb2 <_fflush_r+0xa>
 8002eca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002ecc:	07d0      	lsls	r0, r2, #31
 8002ece:	d404      	bmi.n	8002eda <_fflush_r+0x32>
 8002ed0:	0599      	lsls	r1, r3, #22
 8002ed2:	d402      	bmi.n	8002eda <_fflush_r+0x32>
 8002ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ed6:	f7ff fb92 	bl	80025fe <__retarget_lock_acquire_recursive>
 8002eda:	4628      	mov	r0, r5
 8002edc:	4621      	mov	r1, r4
 8002ede:	f7ff ff5d 	bl	8002d9c <__sflush_r>
 8002ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ee4:	07da      	lsls	r2, r3, #31
 8002ee6:	4605      	mov	r5, r0
 8002ee8:	d4e4      	bmi.n	8002eb4 <_fflush_r+0xc>
 8002eea:	89a3      	ldrh	r3, [r4, #12]
 8002eec:	059b      	lsls	r3, r3, #22
 8002eee:	d4e1      	bmi.n	8002eb4 <_fflush_r+0xc>
 8002ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ef2:	f7ff fb85 	bl	8002600 <__retarget_lock_release_recursive>
 8002ef6:	e7dd      	b.n	8002eb4 <_fflush_r+0xc>

08002ef8 <__swbuf_r>:
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	460e      	mov	r6, r1
 8002efc:	4614      	mov	r4, r2
 8002efe:	4605      	mov	r5, r0
 8002f00:	b118      	cbz	r0, 8002f0a <__swbuf_r+0x12>
 8002f02:	6a03      	ldr	r3, [r0, #32]
 8002f04:	b90b      	cbnz	r3, 8002f0a <__swbuf_r+0x12>
 8002f06:	f7ff fa75 	bl	80023f4 <__sinit>
 8002f0a:	69a3      	ldr	r3, [r4, #24]
 8002f0c:	60a3      	str	r3, [r4, #8]
 8002f0e:	89a3      	ldrh	r3, [r4, #12]
 8002f10:	071a      	lsls	r2, r3, #28
 8002f12:	d525      	bpl.n	8002f60 <__swbuf_r+0x68>
 8002f14:	6923      	ldr	r3, [r4, #16]
 8002f16:	b31b      	cbz	r3, 8002f60 <__swbuf_r+0x68>
 8002f18:	6823      	ldr	r3, [r4, #0]
 8002f1a:	6922      	ldr	r2, [r4, #16]
 8002f1c:	1a98      	subs	r0, r3, r2
 8002f1e:	6963      	ldr	r3, [r4, #20]
 8002f20:	b2f6      	uxtb	r6, r6
 8002f22:	4283      	cmp	r3, r0
 8002f24:	4637      	mov	r7, r6
 8002f26:	dc04      	bgt.n	8002f32 <__swbuf_r+0x3a>
 8002f28:	4621      	mov	r1, r4
 8002f2a:	4628      	mov	r0, r5
 8002f2c:	f7ff ffbc 	bl	8002ea8 <_fflush_r>
 8002f30:	b9e0      	cbnz	r0, 8002f6c <__swbuf_r+0x74>
 8002f32:	68a3      	ldr	r3, [r4, #8]
 8002f34:	3b01      	subs	r3, #1
 8002f36:	60a3      	str	r3, [r4, #8]
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	1c5a      	adds	r2, r3, #1
 8002f3c:	6022      	str	r2, [r4, #0]
 8002f3e:	701e      	strb	r6, [r3, #0]
 8002f40:	6962      	ldr	r2, [r4, #20]
 8002f42:	1c43      	adds	r3, r0, #1
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d004      	beq.n	8002f52 <__swbuf_r+0x5a>
 8002f48:	89a3      	ldrh	r3, [r4, #12]
 8002f4a:	07db      	lsls	r3, r3, #31
 8002f4c:	d506      	bpl.n	8002f5c <__swbuf_r+0x64>
 8002f4e:	2e0a      	cmp	r6, #10
 8002f50:	d104      	bne.n	8002f5c <__swbuf_r+0x64>
 8002f52:	4621      	mov	r1, r4
 8002f54:	4628      	mov	r0, r5
 8002f56:	f7ff ffa7 	bl	8002ea8 <_fflush_r>
 8002f5a:	b938      	cbnz	r0, 8002f6c <__swbuf_r+0x74>
 8002f5c:	4638      	mov	r0, r7
 8002f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f60:	4621      	mov	r1, r4
 8002f62:	4628      	mov	r0, r5
 8002f64:	f000 f806 	bl	8002f74 <__swsetup_r>
 8002f68:	2800      	cmp	r0, #0
 8002f6a:	d0d5      	beq.n	8002f18 <__swbuf_r+0x20>
 8002f6c:	f04f 37ff 	mov.w	r7, #4294967295
 8002f70:	e7f4      	b.n	8002f5c <__swbuf_r+0x64>
	...

08002f74 <__swsetup_r>:
 8002f74:	b538      	push	{r3, r4, r5, lr}
 8002f76:	4b2a      	ldr	r3, [pc, #168]	; (8003020 <__swsetup_r+0xac>)
 8002f78:	4605      	mov	r5, r0
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	460c      	mov	r4, r1
 8002f7e:	b118      	cbz	r0, 8002f88 <__swsetup_r+0x14>
 8002f80:	6a03      	ldr	r3, [r0, #32]
 8002f82:	b90b      	cbnz	r3, 8002f88 <__swsetup_r+0x14>
 8002f84:	f7ff fa36 	bl	80023f4 <__sinit>
 8002f88:	89a3      	ldrh	r3, [r4, #12]
 8002f8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f8e:	0718      	lsls	r0, r3, #28
 8002f90:	d422      	bmi.n	8002fd8 <__swsetup_r+0x64>
 8002f92:	06d9      	lsls	r1, r3, #27
 8002f94:	d407      	bmi.n	8002fa6 <__swsetup_r+0x32>
 8002f96:	2309      	movs	r3, #9
 8002f98:	602b      	str	r3, [r5, #0]
 8002f9a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f9e:	81a3      	strh	r3, [r4, #12]
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa4:	e034      	b.n	8003010 <__swsetup_r+0x9c>
 8002fa6:	0758      	lsls	r0, r3, #29
 8002fa8:	d512      	bpl.n	8002fd0 <__swsetup_r+0x5c>
 8002faa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fac:	b141      	cbz	r1, 8002fc0 <__swsetup_r+0x4c>
 8002fae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fb2:	4299      	cmp	r1, r3
 8002fb4:	d002      	beq.n	8002fbc <__swsetup_r+0x48>
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	f7ff fb24 	bl	8002604 <_free_r>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	6363      	str	r3, [r4, #52]	; 0x34
 8002fc0:	89a3      	ldrh	r3, [r4, #12]
 8002fc2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002fc6:	81a3      	strh	r3, [r4, #12]
 8002fc8:	2300      	movs	r3, #0
 8002fca:	6063      	str	r3, [r4, #4]
 8002fcc:	6923      	ldr	r3, [r4, #16]
 8002fce:	6023      	str	r3, [r4, #0]
 8002fd0:	89a3      	ldrh	r3, [r4, #12]
 8002fd2:	f043 0308 	orr.w	r3, r3, #8
 8002fd6:	81a3      	strh	r3, [r4, #12]
 8002fd8:	6923      	ldr	r3, [r4, #16]
 8002fda:	b94b      	cbnz	r3, 8002ff0 <__swsetup_r+0x7c>
 8002fdc:	89a3      	ldrh	r3, [r4, #12]
 8002fde:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002fe2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fe6:	d003      	beq.n	8002ff0 <__swsetup_r+0x7c>
 8002fe8:	4621      	mov	r1, r4
 8002fea:	4628      	mov	r0, r5
 8002fec:	f000 f850 	bl	8003090 <__smakebuf_r>
 8002ff0:	89a0      	ldrh	r0, [r4, #12]
 8002ff2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002ff6:	f010 0301 	ands.w	r3, r0, #1
 8002ffa:	d00a      	beq.n	8003012 <__swsetup_r+0x9e>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60a3      	str	r3, [r4, #8]
 8003000:	6963      	ldr	r3, [r4, #20]
 8003002:	425b      	negs	r3, r3
 8003004:	61a3      	str	r3, [r4, #24]
 8003006:	6923      	ldr	r3, [r4, #16]
 8003008:	b943      	cbnz	r3, 800301c <__swsetup_r+0xa8>
 800300a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800300e:	d1c4      	bne.n	8002f9a <__swsetup_r+0x26>
 8003010:	bd38      	pop	{r3, r4, r5, pc}
 8003012:	0781      	lsls	r1, r0, #30
 8003014:	bf58      	it	pl
 8003016:	6963      	ldrpl	r3, [r4, #20]
 8003018:	60a3      	str	r3, [r4, #8]
 800301a:	e7f4      	b.n	8003006 <__swsetup_r+0x92>
 800301c:	2000      	movs	r0, #0
 800301e:	e7f7      	b.n	8003010 <__swsetup_r+0x9c>
 8003020:	20000064 	.word	0x20000064

08003024 <_sbrk_r>:
 8003024:	b538      	push	{r3, r4, r5, lr}
 8003026:	4d06      	ldr	r5, [pc, #24]	; (8003040 <_sbrk_r+0x1c>)
 8003028:	2300      	movs	r3, #0
 800302a:	4604      	mov	r4, r0
 800302c:	4608      	mov	r0, r1
 800302e:	602b      	str	r3, [r5, #0]
 8003030:	f7fd fd0c 	bl	8000a4c <_sbrk>
 8003034:	1c43      	adds	r3, r0, #1
 8003036:	d102      	bne.n	800303e <_sbrk_r+0x1a>
 8003038:	682b      	ldr	r3, [r5, #0]
 800303a:	b103      	cbz	r3, 800303e <_sbrk_r+0x1a>
 800303c:	6023      	str	r3, [r4, #0]
 800303e:	bd38      	pop	{r3, r4, r5, pc}
 8003040:	20000210 	.word	0x20000210

08003044 <__swhatbuf_r>:
 8003044:	b570      	push	{r4, r5, r6, lr}
 8003046:	460c      	mov	r4, r1
 8003048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800304c:	2900      	cmp	r1, #0
 800304e:	b096      	sub	sp, #88	; 0x58
 8003050:	4615      	mov	r5, r2
 8003052:	461e      	mov	r6, r3
 8003054:	da0d      	bge.n	8003072 <__swhatbuf_r+0x2e>
 8003056:	89a3      	ldrh	r3, [r4, #12]
 8003058:	f013 0f80 	tst.w	r3, #128	; 0x80
 800305c:	f04f 0100 	mov.w	r1, #0
 8003060:	bf0c      	ite	eq
 8003062:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003066:	2340      	movne	r3, #64	; 0x40
 8003068:	2000      	movs	r0, #0
 800306a:	6031      	str	r1, [r6, #0]
 800306c:	602b      	str	r3, [r5, #0]
 800306e:	b016      	add	sp, #88	; 0x58
 8003070:	bd70      	pop	{r4, r5, r6, pc}
 8003072:	466a      	mov	r2, sp
 8003074:	f000 f848 	bl	8003108 <_fstat_r>
 8003078:	2800      	cmp	r0, #0
 800307a:	dbec      	blt.n	8003056 <__swhatbuf_r+0x12>
 800307c:	9901      	ldr	r1, [sp, #4]
 800307e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003082:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003086:	4259      	negs	r1, r3
 8003088:	4159      	adcs	r1, r3
 800308a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800308e:	e7eb      	b.n	8003068 <__swhatbuf_r+0x24>

08003090 <__smakebuf_r>:
 8003090:	898b      	ldrh	r3, [r1, #12]
 8003092:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003094:	079d      	lsls	r5, r3, #30
 8003096:	4606      	mov	r6, r0
 8003098:	460c      	mov	r4, r1
 800309a:	d507      	bpl.n	80030ac <__smakebuf_r+0x1c>
 800309c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	6123      	str	r3, [r4, #16]
 80030a4:	2301      	movs	r3, #1
 80030a6:	6163      	str	r3, [r4, #20]
 80030a8:	b002      	add	sp, #8
 80030aa:	bd70      	pop	{r4, r5, r6, pc}
 80030ac:	ab01      	add	r3, sp, #4
 80030ae:	466a      	mov	r2, sp
 80030b0:	f7ff ffc8 	bl	8003044 <__swhatbuf_r>
 80030b4:	9900      	ldr	r1, [sp, #0]
 80030b6:	4605      	mov	r5, r0
 80030b8:	4630      	mov	r0, r6
 80030ba:	f7ff fb0f 	bl	80026dc <_malloc_r>
 80030be:	b948      	cbnz	r0, 80030d4 <__smakebuf_r+0x44>
 80030c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030c4:	059a      	lsls	r2, r3, #22
 80030c6:	d4ef      	bmi.n	80030a8 <__smakebuf_r+0x18>
 80030c8:	f023 0303 	bic.w	r3, r3, #3
 80030cc:	f043 0302 	orr.w	r3, r3, #2
 80030d0:	81a3      	strh	r3, [r4, #12]
 80030d2:	e7e3      	b.n	800309c <__smakebuf_r+0xc>
 80030d4:	89a3      	ldrh	r3, [r4, #12]
 80030d6:	6020      	str	r0, [r4, #0]
 80030d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030dc:	81a3      	strh	r3, [r4, #12]
 80030de:	9b00      	ldr	r3, [sp, #0]
 80030e0:	6163      	str	r3, [r4, #20]
 80030e2:	9b01      	ldr	r3, [sp, #4]
 80030e4:	6120      	str	r0, [r4, #16]
 80030e6:	b15b      	cbz	r3, 8003100 <__smakebuf_r+0x70>
 80030e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030ec:	4630      	mov	r0, r6
 80030ee:	f000 f81d 	bl	800312c <_isatty_r>
 80030f2:	b128      	cbz	r0, 8003100 <__smakebuf_r+0x70>
 80030f4:	89a3      	ldrh	r3, [r4, #12]
 80030f6:	f023 0303 	bic.w	r3, r3, #3
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	81a3      	strh	r3, [r4, #12]
 8003100:	89a3      	ldrh	r3, [r4, #12]
 8003102:	431d      	orrs	r5, r3
 8003104:	81a5      	strh	r5, [r4, #12]
 8003106:	e7cf      	b.n	80030a8 <__smakebuf_r+0x18>

08003108 <_fstat_r>:
 8003108:	b538      	push	{r3, r4, r5, lr}
 800310a:	4d07      	ldr	r5, [pc, #28]	; (8003128 <_fstat_r+0x20>)
 800310c:	2300      	movs	r3, #0
 800310e:	4604      	mov	r4, r0
 8003110:	4608      	mov	r0, r1
 8003112:	4611      	mov	r1, r2
 8003114:	602b      	str	r3, [r5, #0]
 8003116:	f7fd fc70 	bl	80009fa <_fstat>
 800311a:	1c43      	adds	r3, r0, #1
 800311c:	d102      	bne.n	8003124 <_fstat_r+0x1c>
 800311e:	682b      	ldr	r3, [r5, #0]
 8003120:	b103      	cbz	r3, 8003124 <_fstat_r+0x1c>
 8003122:	6023      	str	r3, [r4, #0]
 8003124:	bd38      	pop	{r3, r4, r5, pc}
 8003126:	bf00      	nop
 8003128:	20000210 	.word	0x20000210

0800312c <_isatty_r>:
 800312c:	b538      	push	{r3, r4, r5, lr}
 800312e:	4d06      	ldr	r5, [pc, #24]	; (8003148 <_isatty_r+0x1c>)
 8003130:	2300      	movs	r3, #0
 8003132:	4604      	mov	r4, r0
 8003134:	4608      	mov	r0, r1
 8003136:	602b      	str	r3, [r5, #0]
 8003138:	f7fd fc6f 	bl	8000a1a <_isatty>
 800313c:	1c43      	adds	r3, r0, #1
 800313e:	d102      	bne.n	8003146 <_isatty_r+0x1a>
 8003140:	682b      	ldr	r3, [r5, #0]
 8003142:	b103      	cbz	r3, 8003146 <_isatty_r+0x1a>
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	bd38      	pop	{r3, r4, r5, pc}
 8003148:	20000210 	.word	0x20000210

0800314c <_init>:
 800314c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800314e:	bf00      	nop
 8003150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003152:	bc08      	pop	{r3}
 8003154:	469e      	mov	lr, r3
 8003156:	4770      	bx	lr

08003158 <_fini>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	bf00      	nop
 800315c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800315e:	bc08      	pop	{r3}
 8003160:	469e      	mov	lr, r3
 8003162:	4770      	bx	lr
