
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 822.539 ; gain = 232.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/top_level.sv:3]
	Parameter SAMPLE_COUNT bound to: 1354 - type: integer 
	Parameter detection_threshold bound to: 17'b00000000011001000 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'xvga' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/xvga.sv:22]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (2#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/xvga.sv:22]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/oscillator.sv:2]
	Parameter SINE bound to: 2'b00 
	Parameter SQUARE bound to: 2'b01 
	Parameter TRIANGLE bound to: 2'b10 
	Parameter SAW bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'sine_lut' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/oscillator.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'sine_lut' (3#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/oscillator.sv:56]
WARNING: [Synth 8-6014] Unused sequential element dir_flag_reg was removed.  [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/oscillator.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (4#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/oscillator.sv:2]
INFO: [Synth 8-6157] synthesizing module 'amplitude_control' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/amplitude_control.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'amplitude_control' (5#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/amplitude_control.sv:2]
INFO: [Synth 8-6157] synthesizing module 'synthesizer' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/synthesizer.sv:1]
	Parameter OCTAVEp3 bound to: 3'b110 
	Parameter OCTAVEp2 bound to: 3'b101 
	Parameter OCTAVEp1 bound to: 3'b100 
	Parameter OCTAVEp0 bound to: 3'b011 
	Parameter OCTAVEm1 bound to: 3'b010 
	Parameter OCTAVEm2 bound to: 3'b001 
	Parameter OCTAVEm3 bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'mixer' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/mixer.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'mixer' (6#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/mixer.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/filter.sv:2]
	Parameter DO_NOTHING bound to: 3'b000 
	Parameter B0_TERM bound to: 3'b001 
	Parameter B1_TERM bound to: 3'b010 
	Parameter A1_TERM bound to: 3'b011 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'filter_coeffs' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/filter_coeffs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'filter_coeffs' (7#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/filter_coeffs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'filter' (8#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/filter.sv:2]
WARNING: [Synth 8-7023] instance 'lpfilter' of module 'filter' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/synthesizer.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'synthesizer' (9#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/synthesizer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/pwm.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (10#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/pwm.sv:2]
INFO: [Synth 8-6157] synthesizing module 'camera_to_mask' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_to_mask.sv:3]
INFO: [Synth 8-6157] synthesizing module 'camera_read' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_read.sv:1]
	Parameter WAIT_FRAME_START bound to: 0 - type: integer 
	Parameter ROW_CAPTURE bound to: 1 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 319 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 239 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_read.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'camera_read' (11#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_read.sv:1]
INFO: [Synth 8-6157] synthesizing module 'rgb2hsv' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:8]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (12#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 's_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:36]
WARNING: [Synth 8-7023] instance 'h_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'rgb2hsv' (13#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:8]
INFO: [Synth 8-6157] synthesizing module 'center_finder' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/center_finder.sv:1]
	Parameter MAX_V_IDX bound to: 8'b11101111 
	Parameter MAX_H_IDX bound to: 9'b000000000 
	Parameter INITIALIZE bound to: 0 - type: integer 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter NEWPIXEL bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/center_finder.sv:36]
INFO: [Synth 8-6157] synthesizing module 'average_divider' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/average_divider_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'average_divider' (14#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/average_divider_stub.v:6]
WARNING: [Synth 8-7023] instance 'r_div' of module 'average_divider' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/center_finder.sv:103]
WARNING: [Synth 8-7023] instance 'c_div' of module 'average_divider' has 7 connections declared, but only 6 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/center_finder.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'center_finder' (15#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/center_finder.sv:1]
WARNING: [Synth 8-7023] instance 'red_cf' of module 'center_finder' has 9 connections declared, but only 8 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_to_mask.sv:158]
WARNING: [Synth 8-7023] instance 'blue_cf' of module 'center_finder' has 9 connections declared, but only 8 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_to_mask.sv:168]
WARNING: [Synth 8-7023] instance 'green_cf' of module 'center_finder' has 9 connections declared, but only 8 given [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_to_mask.sv:178]
INFO: [Synth 8-6157] synthesizing module 'image_bram' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/image_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_bram' (16#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/image_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'red_mask_bram' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/red_mask_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'red_mask_bram' (17#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/red_mask_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'blue_mask_bram' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/blue_mask_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blue_mask_bram' (18#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/blue_mask_bram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'green_mask_bram' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/green_mask_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'green_mask_bram' (19#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/.Xil/Vivado-21344-DESKTOP-RLIVKHG/realtime/green_mask_bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_mask' (20#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/camera_to_mask.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (21#1) [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/top_level.sv:3]
WARNING: [Synth 8-3917] design top_level has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design center_finder has unconnected port rst_in
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port reset
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[15]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[14]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[13]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[12]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[11]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[10]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[10]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[7]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[7]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[0]
WARNING: [Synth 8-3331] design top_level has unconnected port btnu
WARNING: [Synth 8-3331] design top_level has unconnected port btnd
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 899.570 ; gain = 309.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 899.570 ; gain = 309.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 899.570 ; gain = 309.664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 899.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/green_mask_bram/green_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/g_mask_bram'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/green_mask_bram/green_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/g_mask_bram'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/blue_mask_bram/blue_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/b_mask_bram'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/blue_mask_bram/blue_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/b_mask_bram'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/red_cf/r_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/red_cf/r_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/red_cf/c_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/red_cf/c_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/blue_cf/r_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/blue_cf/r_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/blue_cf/c_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/blue_cf/c_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/green_cf/r_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/green_cf/r_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/green_cf/c_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/average_divider/average_divider/col_divider_in_context.xdc] for cell 'color_blobs/green_cf/c_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/red_mask_bram/red_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/r_mask_bram'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/red_mask_bram/red_mask_bram/red_mask_bram_in_context.xdc] for cell 'color_blobs/r_mask_bram'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/image_bram/image_bram/image_bram_in_context.xdc] for cell 'color_blobs/frame_bram'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/image_bram/image_bram/image_bram_in_context.xdc] for cell 'color_blobs/frame_bram'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'color_blobs/converter/s_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'color_blobs/converter/s_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'color_blobs/converter/h_div'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'color_blobs/converter/h_div'
Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Finished Parsing XDC File [c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clkdivider'
Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]
WARNING: [Vivado 12-584] No ports matched 'ca'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'cb'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'cc'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'cd'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'ce'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'cf'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'cg'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc:168]
Finished Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/constrs_1/imports/Lab5a/nexys4ddr_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1018.078 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_blobs/b_mask_bram' at clock pin 'clkb' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_blobs/frame_bram' at clock pin 'clkb' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_blobs/g_mask_bram' at clock pin 'clkb' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'color_blobs/r_mask_bram' at clock pin 'clkb' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/blue_cf/c_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/blue_cf/r_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/converter/h_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/converter/s_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/green_cf/c_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/green_cf/r_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/red_cf/c_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'color_blobs/red_cf/r_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.184 ; gain = 431.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.184 ; gain = 431.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {c:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for color_blobs/g_mask_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/b_mask_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/red_cf/c_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/blue_cf/c_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/green_cf/c_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/red_cf/r_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/blue_cf/r_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/green_cf/r_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/r_mask_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/frame_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/converter/h_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for color_blobs/converter/s_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clkdivider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1021.184 ; gain = 431.277
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'filter'
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'camera_read'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:98]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:88]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:48]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:48]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:120]
INFO: [Synth 8-802] inferred FSM for state register 'frame_state_reg' in module 'center_finder__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'frame_state_reg' in module 'center_finder__xdcDup__2'
INFO: [Synth 8-802] inferred FSM for state register 'frame_state_reg' in module 'center_finder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              DO_NOTHING |                              000 |                              000
                 B0_TERM |                              001 |                              001
                 B1_TERM |                              010 |                              010
                 A1_TERM |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'filter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'camera_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INITIALIZE |                               00 |                               00
                NEWPIXEL |                               01 |                               10
                    IDLE |                               10 |                               01
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'frame_state_reg' using encoding 'sequential' in module 'center_finder__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INITIALIZE |                               00 |                               00
                NEWPIXEL |                               01 |                               10
                    IDLE |                               10 |                               01
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'frame_state_reg' using encoding 'sequential' in module 'center_finder__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              INITIALIZE |                               00 |                               00
                NEWPIXEL |                               01 |                               10
                    IDLE |                               10 |                               01
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'frame_state_reg' using encoding 'sequential' in module 'center_finder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.184 ; gain = 431.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 11    
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 89    
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---ROMs : 
	                              ROMs := 9     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 25    
	   4 Input      8 Bit        Muxes := 5     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_level 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 31    
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sine_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oscillator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mixer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module filter_coeffs 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 2     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module camera_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module rgb2hsv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 55    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module center_finder__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module center_finder__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module center_finder 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
Module camera_to_mask 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register phase_step_reg is absorbed into DSP phase0.
DSP Report: operator phase_step0 is absorbed into DSP phase0.
DSP Report: operator phase0 is absorbed into DSP phase0.
DSP Report: Generating DSP osc2/phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register osc2/phase_step_reg is absorbed into DSP osc2/phase0.
DSP Report: operator osc2/phase_step0 is absorbed into DSP osc2/phase0.
DSP Report: operator osc2/phase0 is absorbed into DSP osc2/phase0.
DSP Report: Generating DSP osc1/phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register osc1/phase_step_reg is absorbed into DSP osc1/phase0.
DSP Report: operator osc1/phase_step0 is absorbed into DSP osc1/phase0.
DSP Report: operator osc1/phase0 is absorbed into DSP osc1/phase0.
DSP Report: Generating DSP lpfilter/mult_out, operation Mode is: A2*B2.
DSP Report: register lpfilter/mult2_reg is absorbed into DSP lpfilter/mult_out.
DSP Report: register lpfilter/mult1_reg is absorbed into DSP lpfilter/mult_out.
DSP Report: operator lpfilter/mult_out is absorbed into DSP lpfilter/mult_out.
DSP Report: Generating DSP osc2/phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register osc2/phase_step_reg is absorbed into DSP osc2/phase0.
DSP Report: operator osc2/phase_step0 is absorbed into DSP osc2/phase0.
DSP Report: operator osc2/phase0 is absorbed into DSP osc2/phase0.
DSP Report: Generating DSP osc1/phase0, operation Mode is: C+((A:0x15d86)*B)'.
DSP Report: register osc1/phase_step_reg is absorbed into DSP osc1/phase0.
DSP Report: operator osc1/phase_step0 is absorbed into DSP osc1/phase0.
DSP Report: operator osc1/phase0 is absorbed into DSP osc1/phase0.
DSP Report: Generating DSP lpfilter/mult_out, operation Mode is: A2*B2.
DSP Report: register lpfilter/mult2_reg is absorbed into DSP lpfilter/mult_out.
DSP Report: register lpfilter/mult1_reg is absorbed into DSP lpfilter/mult_out.
DSP Report: operator lpfilter/mult_out is absorbed into DSP lpfilter/mult_out.
INFO: [Synth 8-4471] merging register 'converter/delta_reg[7:0]' into 'converter/delta_reg[7:0]' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:80]
INFO: [Synth 8-4471] merging register 'converter/delta_reg[7:0]' into 'converter/delta_reg[7:0]' [C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.srcs/sources_1/new/rgb_to_hsv.sv:80]
DSP Report: Generating DSP converter/h_top_reg, operation Mode is: (A*(B:0xff))'.
DSP Report: register converter/h_top_reg is absorbed into DSP converter/h_top_reg.
DSP Report: operator h_top0 is absorbed into DSP converter/h_top_reg.
DSP Report: Generating DSP raw_image_output_pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator raw_image_output_pixel_addr0 is absorbed into DSP raw_image_output_pixel_addr0.
DSP Report: operator raw_image_output_pixel_addr1 is absorbed into DSP raw_image_output_pixel_addr0.
DSP Report: Generating DSP raw_image_output_pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator raw_image_output_pixel_addr1 is absorbed into DSP raw_image_output_pixel_addr1.
WARNING: [Synth 8-3917] design top_level has port aud_sd driven by constant 1
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port reset
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[15]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[14]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[13]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[12]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[11]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[10]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port sw[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port jd_p[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[10]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[7]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port hcount[0]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[9]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[8]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[7]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[6]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[5]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[4]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[3]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[2]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[1]
WARNING: [Synth 8-3331] design camera_to_mask has unconnected port vcount[0]
WARNING: [Synth 8-3331] design top_level has unconnected port btnu
WARNING: [Synth 8-3331] design top_level has unconnected port btnd
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][0]' (FDE) to 'color_blobs/converter/h_add_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][1]' (FDE) to 'color_blobs/converter/h_add_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][2]' (FDE) to 'color_blobs/converter/h_add_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][3]' (FDE) to 'color_blobs/converter/h_add_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][4]' (FDE) to 'color_blobs/converter/h_add_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[0][5]' (FDE) to 'color_blobs/converter/h_add_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][0]' (FD) to 'color_blobs/converter/h_add_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][1]' (FD) to 'color_blobs/converter/h_add_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][2]' (FD) to 'color_blobs/converter/h_add_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][3]' (FD) to 'color_blobs/converter/h_add_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][4]' (FD) to 'color_blobs/converter/h_add_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[1][5]' (FD) to 'color_blobs/converter/h_add_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][0]' (FD) to 'color_blobs/converter/h_add_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][1]' (FD) to 'color_blobs/converter/h_add_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][2]' (FD) to 'color_blobs/converter/h_add_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][3]' (FD) to 'color_blobs/converter/h_add_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][4]' (FD) to 'color_blobs/converter/h_add_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[2][5]' (FD) to 'color_blobs/converter/h_add_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][0]' (FD) to 'color_blobs/converter/h_add_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][1]' (FD) to 'color_blobs/converter/h_add_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][2]' (FD) to 'color_blobs/converter/h_add_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][3]' (FD) to 'color_blobs/converter/h_add_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][4]' (FD) to 'color_blobs/converter/h_add_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[3][5]' (FD) to 'color_blobs/converter/h_add_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][0]' (FD) to 'color_blobs/converter/h_add_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][1]' (FD) to 'color_blobs/converter/h_add_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][2]' (FD) to 'color_blobs/converter/h_add_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][3]' (FD) to 'color_blobs/converter/h_add_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][4]' (FD) to 'color_blobs/converter/h_add_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[4][5]' (FD) to 'color_blobs/converter/h_add_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][0]' (FD) to 'color_blobs/converter/h_add_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][1]' (FD) to 'color_blobs/converter/h_add_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][2]' (FD) to 'color_blobs/converter/h_add_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][3]' (FD) to 'color_blobs/converter/h_add_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][4]' (FD) to 'color_blobs/converter/h_add_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[5][5]' (FD) to 'color_blobs/converter/h_add_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][0]' (FD) to 'color_blobs/converter/h_add_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][1]' (FD) to 'color_blobs/converter/h_add_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][2]' (FD) to 'color_blobs/converter/h_add_reg[6][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][3]' (FD) to 'color_blobs/converter/h_add_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][4]' (FD) to 'color_blobs/converter/h_add_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[6][5]' (FD) to 'color_blobs/converter/h_add_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][0]' (FD) to 'color_blobs/converter/h_add_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][1]' (FD) to 'color_blobs/converter/h_add_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][2]' (FD) to 'color_blobs/converter/h_add_reg[7][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][3]' (FD) to 'color_blobs/converter/h_add_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][4]' (FD) to 'color_blobs/converter/h_add_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[7][5]' (FD) to 'color_blobs/converter/h_add_reg[7][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][0]' (FD) to 'color_blobs/converter/h_add_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][1]' (FD) to 'color_blobs/converter/h_add_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][2]' (FD) to 'color_blobs/converter/h_add_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][3]' (FD) to 'color_blobs/converter/h_add_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][4]' (FD) to 'color_blobs/converter/h_add_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[8][5]' (FD) to 'color_blobs/converter/h_add_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][0]' (FD) to 'color_blobs/converter/h_add_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][1]' (FD) to 'color_blobs/converter/h_add_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][2]' (FD) to 'color_blobs/converter/h_add_reg[9][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][3]' (FD) to 'color_blobs/converter/h_add_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][4]' (FD) to 'color_blobs/converter/h_add_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[9][5]' (FD) to 'color_blobs/converter/h_add_reg[9][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][0]' (FD) to 'color_blobs/converter/h_add_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][1]' (FD) to 'color_blobs/converter/h_add_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][2]' (FD) to 'color_blobs/converter/h_add_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][3]' (FD) to 'color_blobs/converter/h_add_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][4]' (FD) to 'color_blobs/converter/h_add_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[10][5]' (FD) to 'color_blobs/converter/h_add_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][0]' (FD) to 'color_blobs/converter/h_add_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][1]' (FD) to 'color_blobs/converter/h_add_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][2]' (FD) to 'color_blobs/converter/h_add_reg[11][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][3]' (FD) to 'color_blobs/converter/h_add_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][4]' (FD) to 'color_blobs/converter/h_add_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[11][5]' (FD) to 'color_blobs/converter/h_add_reg[11][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][0]' (FD) to 'color_blobs/converter/h_add_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][1]' (FD) to 'color_blobs/converter/h_add_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][2]' (FD) to 'color_blobs/converter/h_add_reg[12][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][3]' (FD) to 'color_blobs/converter/h_add_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][4]' (FD) to 'color_blobs/converter/h_add_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[12][5]' (FD) to 'color_blobs/converter/h_add_reg[12][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][0]' (FD) to 'color_blobs/converter/h_add_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][1]' (FD) to 'color_blobs/converter/h_add_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][2]' (FD) to 'color_blobs/converter/h_add_reg[13][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][3]' (FD) to 'color_blobs/converter/h_add_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][4]' (FD) to 'color_blobs/converter/h_add_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[13][5]' (FD) to 'color_blobs/converter/h_add_reg[13][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][0]' (FD) to 'color_blobs/converter/h_add_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][1]' (FD) to 'color_blobs/converter/h_add_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][2]' (FD) to 'color_blobs/converter/h_add_reg[14][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][3]' (FD) to 'color_blobs/converter/h_add_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][4]' (FD) to 'color_blobs/converter/h_add_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[14][5]' (FD) to 'color_blobs/converter/h_add_reg[14][7]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_r_reg[0]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_g_reg[0]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_b_reg[0]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_r_reg[1]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_g_reg[1]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_b_reg[1]' (FD) to 'color_blobs/converter/my_r_reg[2]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/my_r_reg[2]' (FD) to 'color_blobs/converter/my_b_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/my_b_reg[2] )
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[15][0]' (FD) to 'color_blobs/converter/h_add_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[15][1]' (FD) to 'color_blobs/converter/h_add_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'color_blobs/converter/h_add_reg[15][2]' (FD) to 'color_blobs/converter/h_add_reg[15][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lfo_frequency_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/s_bottom_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/h_bottom_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\synth1_frequency_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\synth2_frequency_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/min_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/v_delay_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/delta_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (color_blobs/\converter/delta_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc1/square_wave_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/square_wave_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth1/\osc2/triangle_wave_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/square_wave_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc1/triangle_wave_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (synth2/\osc2/square_wave_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1021.184 ; gain = 431.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|oscillator  | lut_1/amp_out          | 256x8         | Block RAM      | 
|synthesizer | lpfilter/fc/b0_out_reg | 256x15        | Block RAM      | 
|synthesizer | lpfilter/fc/a1_out_reg | 256x16        | Block RAM      | 
|synthesizer | osc2/lut_1/amp_out     | 256x8         | Block RAM      | 
|synthesizer | osc1/lut_1/amp_out     | 256x8         | Block RAM      | 
|synthesizer | lpfilter/fc/b0_out_reg | 256x15        | Block RAM      | 
|synthesizer | lpfilter/fc/a1_out_reg | 256x16        | Block RAM      | 
|synthesizer | sel                    | 256x8         | Block RAM      | 
|synthesizer | sel                    | 256x8         | Block RAM      | 
+------------+------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|oscillator  | C+((A:0x15d86)*B)' | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|oscillator  | C+((A:0x15d86)*B)' | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|oscillator  | C+((A:0x15d86)*B)' | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|filter      | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|oscillator  | C+((A:0x15d86)*B)' | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|oscillator  | C+((A:0x15d86)*B)' | 12     | 17     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|filter      | A2*B2              | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|rgb2hsv     | (A*(B:0xff))'      | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|top_level   | C+A*(B:0x140)      | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_level   | A*(B:0x140)        | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1054.496 ; gain = 464.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1108.941 ; gain = 519.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/b0_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/b0_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/a1_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance synth1/lpfilter/fc/a1_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1109.949 ; gain = 520.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop synth1/osc1/triangle_wave_reg[7] is being inverted and renamed to synth1/osc1/triangle_wave_reg[7]_inv.
INFO: [Synth 8-5365] Flop synth2/osc2/triangle_wave_reg[7] is being inverted and renamed to synth2/osc2/triangle_wave_reg[7]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1119.457 ; gain = 529.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1119.457 ; gain = 529.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1119.457 ; gain = 529.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1119.457 ; gain = 529.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.453 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.453 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | color_blobs/converter/h_add_reg[18][7]   | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | color_blobs/converter/h_negative_reg[18] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_level   | color_blobs/converter/v_reg[7]           | 20     | 6     | NO           | NO                 | YES               | 0      | 6       | 
|top_level   | blank_buff_reg[0]                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync_buff_reg[0]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_buff_reg[0]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_0       |         1|
|2     |image_bram      |         1|
|3     |red_mask_bram   |         1|
|4     |blue_mask_bram  |         1|
|5     |green_mask_bram |         1|
|6     |average_divider |         6|
|7     |div_gen_0       |         2|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |average_divider     |     1|
|2     |average_divider__10 |     1|
|3     |average_divider__6  |     1|
|4     |average_divider__7  |     1|
|5     |average_divider__8  |     1|
|6     |average_divider__9  |     1|
|7     |blue_mask_bram      |     1|
|8     |clk_wiz_0           |     1|
|9     |div_gen_0           |     1|
|10    |div_gen_0__2        |     1|
|11    |green_mask_bram     |     1|
|12    |image_bram          |     1|
|13    |red_mask_bram       |     1|
|14    |BUFG                |     1|
|15    |CARRY4              |   174|
|16    |DSP48E1_2           |     2|
|17    |DSP48E1_5           |     1|
|18    |DSP48E1_6           |     2|
|19    |DSP48E1_7           |     4|
|20    |DSP48E1_8           |     1|
|21    |LUT1                |    27|
|22    |LUT2                |   296|
|23    |LUT3                |   151|
|24    |LUT4                |   254|
|25    |LUT5                |   257|
|26    |LUT6                |   278|
|27    |MUXF7               |     1|
|28    |RAMB18E1_1          |     1|
|29    |RAMB18E1_2          |     1|
|30    |RAMB18E1_3          |     1|
|31    |SRL16E              |     3|
|32    |SRLC32E             |     9|
|33    |FDRE                |   912|
|34    |FDSE                |    27|
|35    |IBUF                |    30|
|36    |OBUF                |    39|
|37    |OBUFT               |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+--------------+-------------------------+------+
|      |Instance      |Module                   |Cells |
+------+--------------+-------------------------+------+
|1     |top           |                         |  2849|
|2     |  pwm_out     |pwm                      |    24|
|3     |  color_blobs |camera_to_mask           |  1579|
|4     |    blue_cf   |center_finder__xdcDup__2 |   285|
|5     |    converter |rgb2hsv                  |   483|
|6     |    green_cf  |center_finder            |   292|
|7     |    my_camera |camera_read              |   165|
|8     |    red_cf    |center_finder__xdcDup__1 |   289|
|9     |  lfo         |oscillator               |    90|
|10    |  synth1      |synthesizer              |   237|
|11    |    lpfilter  |filter_4                 |   197|
|12    |      fc      |filter_coeffs            |     2|
|13    |    osc1      |oscillator_5             |    30|
|14    |    osc2      |oscillator_6             |     8|
|15    |    oscmixer  |mixer_7                  |     2|
|16    |  synth2      |synthesizer_0            |   220|
|17    |    lpfilter  |filter                   |   180|
|18    |    osc1      |oscillator_1             |    16|
|19    |    osc2      |oscillator_2             |    22|
|20    |    oscmixer  |mixer_3                  |     2|
|21    |  synth_mixer |mixer                    |     7|
|22    |  xvga1       |xvga                     |   442|
+------+--------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.453 ; gain = 530.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1120.453 ; gain = 408.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.453 ; gain = 530.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1132.508 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1134.512 ; gain = 836.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1134.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Praj/Documents/2020 Fall/6.111/Final Project/SpaceSynth_All/SpaceSynth_All.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  6 22:49:06 2020...
