{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604508256191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604508256200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 22:14:16 2020 " "Processing started: Wed Nov 04 22:14:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604508256200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508256200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508256201 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1604508256902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_state.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_state " "Found entity 1: Mem_state" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wtr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file wtr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTR_Decoder " "Found entity 1: WTR_Decoder" {  } { { "WTR_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/WTR_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wta_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wta_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 WTA_mux " "Found entity 1: WTA_mux" {  } { { "WTA_mux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/WTA_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine " "Found entity 1: statemachine" {  } { { "statemachine.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scaledclock.v 1 1 " "Found 1 design units, including 1 entities, in source file scaledclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 scaledclock " "Found entity 1: scaledclock" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rst_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Decoder " "Found entity 1: RST_Decoder" {  } { { "RST_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/RST_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_z.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_z " "Found entity 1: reg_z" {  } { { "reg_z.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_z.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type3_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type3_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type3_16bit " "Found entity 1: reg_type3_16bit" {  } { { "reg_type3_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_type3_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type2_16bit " "Found entity 1: reg_type2_16bit" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_type2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_type1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_type1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_type1_16bit " "Found entity 1: reg_type1_16bit" {  } { { "reg_type1_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_type1_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_SUM " "Found entity 1: reg_SUM" {  } { { "reg_SUM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ac " "Found entity 1: reg_ac" {  } { { "reg_ac.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_buffer_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file read_buffer_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_buffer_16bit " "Found entity 1: read_buffer_16bit" {  } { { "read_buffer_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/read_buffer_16bit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INC inc phase_6.v(65) " "Verilog HDL Declaration information at phase_6.v(65): object \"INC\" differs only in case from object \"inc\" in the same scope" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_6.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_6 " "Found entity 1: phase_6" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opr_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file opr_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 OPR_demux " "Found entity 1: OPR_demux" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file inc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INC_Decoder " "Found entity 1: INC_Decoder" {  } { { "INC_Decoder.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/INC_Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273108 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(125) " "Verilog HDL information at control.v(125): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 125 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1604508273114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS " "Found entity 1: BUS" {  } { { "BUS.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/BUS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273117 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 bin27.v(28) " "Verilog HDL Expression warning at bin27.v(28): truncated literal to match 7 bits" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/bin27.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1604508273118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin27.v 1 1 " "Found 1 design units, including 1 entities, in source file bin27.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin27 " "Found entity 1: bin27" {  } { { "bin27.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/bin27.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file outputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputmux " "Found entity 1: outputmux" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2_c2 c2_C2 multicore1.v(75) " "Verilog HDL Declaration information at multicore1.v(75): object \"c2_c2\" differs only in case from object \"c2_C2\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c3_c3 c3_C3 multicore1.v(84) " "Verilog HDL Declaration information at multicore1.v(84): object \"c3_c3\" differs only in case from object \"c3_C3\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c4_c4 c4_C4 multicore1.v(93) " "Verilog HDL Declaration information at multicore1.v(93): object \"c4_c4\" differs only in case from object \"c4_C4\" in the same scope" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore1.v 1 1 " "Found 1 design units, including 1 entities, in source file multicore1.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore1 " "Found entity 1: multicore1" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory1.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory1.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory1 " "Found entity 1: data_memory1" {  } { { "data_memory1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory2 " "Found entity 1: data_memory2" {  } { { "data_memory2.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory3.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory3.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory3 " "Found entity 1: data_memory3" {  } { { "data_memory3.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sachini2.v 1 1 " "Found 1 design units, including 1 entities, in source file sachini2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sachini2 " "Found entity 1: sachini2" {  } { { "sachini2.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/sachini2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273171 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar1out AR1out mem_control.v(11) " "Verilog HDL Declaration information at mem_control.v(11): object \"Ar1out\" differs only in case from object \"AR1out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar2out AR2out mem_control.v(12) " "Verilog HDL Declaration information at mem_control.v(12): object \"Ar2out\" differs only in case from object \"AR2out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar3out AR3out mem_control.v(13) " "Verilog HDL Declaration information at mem_control.v(13): object \"Ar3out\" differs only in case from object \"AR3out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ar4out AR4out mem_control.v(14) " "Verilog HDL Declaration information at mem_control.v(14): object \"Ar4out\" differs only in case from object \"AR4out\" in the same scope" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1604508273174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memandfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file memandfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 memandFSM " "Found entity 1: memandFSM" {  } { { "memandFSM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/memandFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273177 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk phase_6.v(149) " "Verilog HDL Implicit Net warning at phase_6.v(149): created implicit net for \"clk\"" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273178 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datain phase_6.v(175) " "Verilog HDL Implicit Net warning at phase_6.v(175): created implicit net for \"datain\"" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk multicore1.v(101) " "Verilog HDL Implicit Net warning at multicore1.v(101): created implicit net for \"clk\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_bus_out multicore1.v(173) " "Verilog HDL Implicit Net warning at multicore1.v(173): created implicit net for \"c1_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1_Zout multicore1.v(176) " "Verilog HDL Implicit Net warning at multicore1.v(176): created implicit net for \"c1_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_bus_out multicore1.v(186) " "Verilog HDL Implicit Net warning at multicore1.v(186): created implicit net for \"c2_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_endop multicore1.v(188) " "Verilog HDL Implicit Net warning at multicore1.v(188): created implicit net for \"c2_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_Zout multicore1.v(189) " "Verilog HDL Implicit Net warning at multicore1.v(189): created implicit net for \"c2_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_bus_out multicore1.v(199) " "Verilog HDL Implicit Net warning at multicore1.v(199): created implicit net for \"c3_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_endop multicore1.v(201) " "Verilog HDL Implicit Net warning at multicore1.v(201): created implicit net for \"c3_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c3_Zout multicore1.v(202) " "Verilog HDL Implicit Net warning at multicore1.v(202): created implicit net for \"c3_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_bus_out multicore1.v(212) " "Verilog HDL Implicit Net warning at multicore1.v(212): created implicit net for \"c4_bus_out\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_endop multicore1.v(214) " "Verilog HDL Implicit Net warning at multicore1.v(214): created implicit net for \"c4_endop\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c4_Zout multicore1.v(215) " "Verilog HDL Implicit Net warning at multicore1.v(215): created implicit net for \"c4_Zout\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c2_C1 multicore1.v(260) " "Verilog HDL Implicit Net warning at multicore1.v(260): created implicit net for \"c2_C1\"" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk memandFSM.v(29) " "Verilog HDL Implicit Net warning at memandFSM.v(29): created implicit net for \"clk\"" {  } { { "memandFSM.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/memandFSM.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273180 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore1 " "Elaborating entity \"multicore1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604508273268 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multicore1.v(137) " "Verilog HDL Case Statement information at multicore1.v(137): all case item expressions in this case statement are onehot" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604508273276 "|multicore1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "c2_c2 0 multicore1.v(75) " "Net \"c2_c2\" at multicore1.v(75) has no driver or initial value, using a default initial value '0'" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604508273294 "|multicore1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scaledclock scaledclock:clock " "Elaborating entity \"scaledclock\" for hierarchy \"scaledclock:clock\"" {  } { { "multicore1.v" "clock" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 scaledclock.v(22) " "Verilog HDL assignment warning at scaledclock.v(22): truncated value with size 32 to match size of target (28)" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508273413 "|multicore1|scaledclock:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IRAM " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IRAM\"" {  } { { "multicore1.v" "IRAM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=IRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508273565 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/instruction_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508273565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdg1 " "Found entity 1: altsyncram_kdg1" {  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdg1 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated " "Elaborating entity \"altsyncram_kdg1\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn72 " "Found entity 1: altsyncram_mn72" {  } { { "db/altsyncram_mn72.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_mn72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508273733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508273733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn72 instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1 " "Elaborating entity \"altsyncram_mn72\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\"" {  } { { "db/altsyncram_kdg1.tdf" "altsyncram1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508273734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kdg1.tdf" "mgl_prim2" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508274514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508274562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1230127437 " "Parameter \"NODE_NAME\" = \"1230127437\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508274562 ""}  } { { "db/altsyncram_kdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_kdg1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508274562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508274780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508274981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:MEMCU " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:MEMCU\"" {  } { { "multicore1.v" "MEMCU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type1_16bit mem_control:MEMCU\|reg_type1_16bit:AR1 " "Elaborating entity \"reg_type1_16bit\" for hierarchy \"mem_control:MEMCU\|reg_type1_16bit:AR1\"" {  } { { "mem_control.v" "AR1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_buffer_16bit mem_control:MEMCU\|read_buffer_16bit:readAR1 " "Elaborating entity \"read_buffer_16bit\" for hierarchy \"mem_control:MEMCU\|read_buffer_16bit:readAR1\"" {  } { { "mem_control.v" "readAR1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory mem_control:MEMCU\|data_memory:DRAM " "Elaborating entity \"data_memory\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\"" {  } { { "mem_control.v" "DRAM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/mem_control.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275433 ""}  } { { "data_memory.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508275433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdg1 " "Found entity 1: altsyncram_gdg1" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508275507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508275507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdg1 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated " "Elaborating entity \"altsyncram_gdg1\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on72 " "Found entity 1: altsyncram_on72" {  } { { "db/altsyncram_on72.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_on72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508275603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508275603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on72 mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|altsyncram_on72:altsyncram1 " "Elaborating entity \"altsyncram_on72\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|altsyncram_on72:altsyncram1\"" {  } { { "db/altsyncram_gdg1.tdf" "altsyncram1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gdg1.tdf" "mgl_prim2" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_control:MEMCU\|data_memory:DRAM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1146241357 " "Parameter \"NODE_NAME\" = \"1146241357\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508275701 ""}  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/altsyncram_gdg1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508275701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_state Mem_state:CU " "Elaborating entity \"Mem_state\" for hierarchy \"Mem_state:CU\"" {  } { { "multicore1.v" "CU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275712 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(67) " "Verilog HDL Always Construct warning at Mem_state.v(67): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275717 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(68) " "Verilog HDL Always Construct warning at Mem_state.v(68): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275717 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "memory_state Mem_state.v(69) " "Verilog HDL Always Construct warning at Mem_state.v(69): variable \"memory_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275718 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(168) " "Verilog HDL Always Construct warning at Mem_state.v(168): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275724 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(217) " "Verilog HDL Always Construct warning at Mem_state.v(217): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275728 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(266) " "Verilog HDL Always Construct warning at Mem_state.v(266): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275732 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(332) " "Verilog HDL Always Construct warning at Mem_state.v(332): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275734 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(349) " "Verilog HDL Always Construct warning at Mem_state.v(349): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275735 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC Mem_state.v(366) " "Verilog HDL Always Construct warning at Mem_state.v(366): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 366 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275736 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mem_state.v(52) " "Verilog HDL Case Statement information at Mem_state.v(52): all case item expressions in this case statement are onehot" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 52 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1604508275737 "|multicore1|Mem_state:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_ctrl Mem_state.v(51) " "Verilog HDL Always Construct warning at Mem_state.v(51): inferring latch(es) for variable \"mem_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1604508275738 "|multicore1|Mem_state:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_ctrl\[12\] Mem_state.v(51) " "Inferred latch for \"mem_ctrl\[12\]\" at Mem_state.v(51)" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508275740 "|multicore1|Mem_state:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputmux outputmux:selectcore " "Elaborating entity \"outputmux\" for hierarchy \"outputmux:selectcore\"" {  } { { "multicore1.v" "selectcore" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(67) " "Verilog HDL assignment warning at outputmux.v(67): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275761 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(72) " "Verilog HDL assignment warning at outputmux.v(72): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275762 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(77) " "Verilog HDL assignment warning at outputmux.v(77): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275762 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(82) " "Verilog HDL assignment warning at outputmux.v(82): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275762 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(87) " "Verilog HDL assignment warning at outputmux.v(87): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275762 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(92) " "Verilog HDL assignment warning at outputmux.v(92): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(97) " "Verilog HDL assignment warning at outputmux.v(97): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(102) " "Verilog HDL assignment warning at outputmux.v(102): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(108) " "Verilog HDL assignment warning at outputmux.v(108): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(113) " "Verilog HDL assignment warning at outputmux.v(113): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(118) " "Verilog HDL assignment warning at outputmux.v(118): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275763 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(123) " "Verilog HDL assignment warning at outputmux.v(123): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275764 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(128) " "Verilog HDL assignment warning at outputmux.v(128): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275764 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(133) " "Verilog HDL assignment warning at outputmux.v(133): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275764 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(138) " "Verilog HDL assignment warning at outputmux.v(138): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275764 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(143) " "Verilog HDL assignment warning at outputmux.v(143): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275764 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(149) " "Verilog HDL assignment warning at outputmux.v(149): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(154) " "Verilog HDL assignment warning at outputmux.v(154): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(159) " "Verilog HDL assignment warning at outputmux.v(159): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(164) " "Verilog HDL assignment warning at outputmux.v(164): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(169) " "Verilog HDL assignment warning at outputmux.v(169): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(174) " "Verilog HDL assignment warning at outputmux.v(174): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275765 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(179) " "Verilog HDL assignment warning at outputmux.v(179): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(184) " "Verilog HDL assignment warning at outputmux.v(184): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(190) " "Verilog HDL assignment warning at outputmux.v(190): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(195) " "Verilog HDL assignment warning at outputmux.v(195): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(200) " "Verilog HDL assignment warning at outputmux.v(200): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(205) " "Verilog HDL assignment warning at outputmux.v(205): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275766 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(210) " "Verilog HDL assignment warning at outputmux.v(210): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(215) " "Verilog HDL assignment warning at outputmux.v(215): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(220) " "Verilog HDL assignment warning at outputmux.v(220): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(225) " "Verilog HDL assignment warning at outputmux.v(225): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(231) " "Verilog HDL assignment warning at outputmux.v(231): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(236) " "Verilog HDL assignment warning at outputmux.v(236): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275767 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(241) " "Verilog HDL assignment warning at outputmux.v(241): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275768 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(246) " "Verilog HDL assignment warning at outputmux.v(246): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275768 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(251) " "Verilog HDL assignment warning at outputmux.v(251): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275768 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(256) " "Verilog HDL assignment warning at outputmux.v(256): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275768 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(261) " "Verilog HDL assignment warning at outputmux.v(261): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275768 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(266) " "Verilog HDL assignment warning at outputmux.v(266): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275769 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(272) " "Verilog HDL assignment warning at outputmux.v(272): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275769 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(277) " "Verilog HDL assignment warning at outputmux.v(277): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275769 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(282) " "Verilog HDL assignment warning at outputmux.v(282): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275769 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(287) " "Verilog HDL assignment warning at outputmux.v(287): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275770 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(292) " "Verilog HDL assignment warning at outputmux.v(292): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275770 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(297) " "Verilog HDL assignment warning at outputmux.v(297): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275770 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(302) " "Verilog HDL assignment warning at outputmux.v(302): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275770 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(307) " "Verilog HDL assignment warning at outputmux.v(307): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(313) " "Verilog HDL assignment warning at outputmux.v(313): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(318) " "Verilog HDL assignment warning at outputmux.v(318): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(323) " "Verilog HDL assignment warning at outputmux.v(323): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(328) " "Verilog HDL assignment warning at outputmux.v(328): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(333) " "Verilog HDL assignment warning at outputmux.v(333): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275771 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(338) " "Verilog HDL assignment warning at outputmux.v(338): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275772 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(343) " "Verilog HDL assignment warning at outputmux.v(343): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275772 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(348) " "Verilog HDL assignment warning at outputmux.v(348): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275772 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 outputmux.v(354) " "Verilog HDL assignment warning at outputmux.v(354): truncated value with size 32 to match size of target (8)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275774 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 outputmux.v(360) " "Verilog HDL assignment warning at outputmux.v(360): truncated value with size 32 to match size of target (25)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275775 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(366) " "Verilog HDL assignment warning at outputmux.v(366): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275775 "|multicore1|outputmux:selectcore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outputmux.v(372) " "Verilog HDL assignment warning at outputmux.v(372): truncated value with size 32 to match size of target (1)" {  } { { "outputmux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/outputmux.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275776 "|multicore1|outputmux:selectcore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_6 phase_6:core1 " "Elaborating entity \"phase_6\" for hierarchy \"phase_6:core1\"" {  } { { "multicore1.v" "core1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 phase_6.v(112) " "Verilog HDL assignment warning at phase_6.v(112): truncated value with size 24 to match size of target (8)" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275820 "|multicore1|phase_6:core1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 phase_6.v(116) " "Verilog HDL assignment warning at phase_6.v(116): truncated value with size 25 to match size of target (24)" {  } { { "phase_6.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508275821 "|multicore1|phase_6:core1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin27 phase_6:core1\|bin27:display_reg_ROW " "Elaborating entity \"bin27\" for hierarchy \"phase_6:core1\|bin27:display_reg_ROW\"" {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control phase_6:core1\|control:CU " "Elaborating entity \"control\" for hierarchy \"phase_6:core1\|control:CU\"" {  } { { "phase_6.v" "CU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508275922 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(221) " "Verilog HDL Always Construct warning at control.v(221): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275934 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(222) " "Verilog HDL Always Construct warning at control.v(222): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275934 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(223) " "Verilog HDL Always Construct warning at control.v(223): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(224) " "Verilog HDL Always Construct warning at control.v(224): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(225) " "Verilog HDL Always Construct warning at control.v(225): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(226) " "Verilog HDL Always Construct warning at control.v(226): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(227) " "Verilog HDL Always Construct warning at control.v(227): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(228) " "Verilog HDL Always Construct warning at control.v(228): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275935 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(229) " "Verilog HDL Always Construct warning at control.v(229): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 229 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(230) " "Verilog HDL Always Construct warning at control.v(230): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(231) " "Verilog HDL Always Construct warning at control.v(231): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(232) " "Verilog HDL Always Construct warning at control.v(232): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(233) " "Verilog HDL Always Construct warning at control.v(233): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 233 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(234) " "Verilog HDL Always Construct warning at control.v(234): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275936 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(235) " "Verilog HDL Always Construct warning at control.v(235): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(235) " "Verilog HDL Always Construct warning at control.v(235): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(236) " "Verilog HDL Always Construct warning at control.v(236): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z control.v(236) " "Verilog HDL Always Construct warning at control.v(236): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(237) " "Verilog HDL Always Construct warning at control.v(237): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(238) " "Verilog HDL Always Construct warning at control.v(238): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275937 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction_opcode control.v(239) " "Verilog HDL Always Construct warning at control.v(239): variable \"instruction_opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275938 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1219) " "Verilog HDL Always Construct warning at control.v(1219): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275966 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1244) " "Verilog HDL Always Construct warning at control.v(1244): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275967 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1269) " "Verilog HDL Always Construct warning at control.v(1269): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275968 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1417) " "Verilog HDL Always Construct warning at control.v(1417): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1417 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275972 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1490) " "Verilog HDL Always Construct warning at control.v(1490): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1490 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275974 "|multicore1|phase_6:core1|control:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NoC control.v(1563) " "Verilog HDL Always Construct warning at control.v(1563): variable \"NoC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/control.v" 1563 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508275976 "|multicore1|phase_6:core1|control:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu phase_6:core1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"phase_6:core1\|alu:ALU\"" {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC_Decoder phase_6:core1\|INC_Decoder:inc " "Elaborating entity \"INC_Decoder\" for hierarchy \"phase_6:core1\|INC_Decoder:inc\"" {  } { { "phase_6.v" "inc" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Decoder phase_6:core1\|RST_Decoder:rst " "Elaborating entity \"RST_Decoder\" for hierarchy \"phase_6:core1\|RST_Decoder:rst\"" {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTR_Decoder phase_6:core1\|WTR_Decoder:wrt " "Elaborating entity \"WTR_Decoder\" for hierarchy \"phase_6:core1\|WTR_Decoder:wrt\"" {  } { { "phase_6.v" "wrt" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPR_demux phase_6:core1\|OPR_demux:demux1 " "Elaborating entity \"OPR_demux\" for hierarchy \"phase_6:core1\|OPR_demux:demux1\"" {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276185 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(22) " "Verilog HDL Always Construct warning at OPR_demux.v(22): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508276185 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(29) " "Verilog HDL Always Construct warning at OPR_demux.v(29): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508276185 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(32) " "Verilog HDL Always Construct warning at OPR_demux.v(32): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508276185 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand OPR_demux.v(39) " "Verilog HDL Always Construct warning at OPR_demux.v(39): variable \"operand\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "OPR_demux.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/OPR_demux.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1604508276185 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WTA_mux phase_6:core1\|WTA_mux:mux1 " "Elaborating entity \"WTA_mux\" for hierarchy \"phase_6:core1\|WTA_mux:mux1\"" {  } { { "phase_6.v" "mux1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS phase_6:core1\|BUS:A_bus " "Elaborating entity \"BUS\" for hierarchy \"phase_6:core1\|BUS:A_bus\"" {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type3_16bit phase_6:core1\|reg_type3_16bit:reg_PC " "Elaborating entity \"reg_type3_16bit\" for hierarchy \"phase_6:core1\|reg_type3_16bit:reg_PC\"" {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ac phase_6:core1\|reg_ac:reg_AC " "Elaborating entity \"reg_ac\" for hierarchy \"phase_6:core1\|reg_ac:reg_AC\"" {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_z phase_6:core1\|reg_z:flag_z " "Elaborating entity \"reg_z\" for hierarchy \"phase_6:core1\|reg_z:flag_z\"" {  } { { "phase_6.v" "flag_z" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_type2_16bit phase_6:core1\|reg_type2_16bit:reg_R1 " "Elaborating entity \"reg_type2_16bit\" for hierarchy \"phase_6:core1\|reg_type2_16bit:reg_R1\"" {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg_type2_16bit.v(11) " "Verilog HDL assignment warning at reg_type2_16bit.v(11): truncated value with size 32 to match size of target (16)" {  } { { "reg_type2_16bit.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/reg_type2_16bit.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604508276394 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_SUM phase_6:core1\|reg_SUM:SUM " "Elaborating entity \"reg_SUM\" for hierarchy \"phase_6:core1\|reg_SUM:SUM\"" {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508276418 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276794 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276794 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276794 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276795 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276795 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276795 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 200 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276795 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 199 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276795 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276796 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276796 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276796 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276796 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276796 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276797 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276797 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276797 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276797 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276797 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276798 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276798 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 183 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276798 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 182 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276798 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276798 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276799 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276799 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276799 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276800 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276800 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276800 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276802 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276802 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276802 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276803 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 142 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276803 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 139 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276804 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276804 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 133 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276804 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 130 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276804 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 127 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276805 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 124 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276805 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276807 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276807 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276808 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276808 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276809 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276809 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 200 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276809 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 199 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276810 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276810 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276810 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276810 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276811 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276811 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276811 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276811 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276811 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276812 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276812 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276812 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276812 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 183 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276813 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 182 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276813 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276813 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276813 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276814 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276814 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276814 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276814 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276814 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276815 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276816 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276816 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276818 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 142 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276818 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 139 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276818 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276819 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 133 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276819 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 130 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276820 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 127 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276820 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 124 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276821 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readDR 16 24 " "Port \"datain\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276824 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readDR 16 24 " "Port \"dataout\" on the entity instantiation of \"readDR\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readDR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 206 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276825 "|multicore1|phase_6:core1|read_buffer_16bit:readDR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readAC 16 24 " "Port \"datain\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276825 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readAC 16 24 " "Port \"dataout\" on the entity instantiation of \"readAC\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readAC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 205 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276825 "|multicore1|phase_6:core1|read_buffer_16bit:readAC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain readmem 16 24 " "Port \"datain\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276826 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "dataout readmem 16 24 " "Port \"dataout\" on the entity instantiation of \"readmem\" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be left dangling without any fan-out logic." {  } { { "phase_6.v" "readmem" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 203 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1604508276826 "|multicore1|phase_6:core1|read_buffer_16bit:readmem"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 200 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276826 "|multicore1|phase_6:core1|reg_type1_16bit:reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_B 24 16 " "Port \"datain\" on the entity instantiation of \"reg_B\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_B" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 199 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276827 "|multicore1|phase_6:core1|reg_type1_16bit:reg_B"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_A 24 16 " "Port \"datain\" on the entity instantiation of \"reg_A\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_A" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 198 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276827 "|multicore1|phase_6:core1|reg_type1_16bit:reg_A"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 197 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276828 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STB 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STB\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STB" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276828 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STB"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_STA 24 16 " "Port \"datain\" on the entity instantiation of \"reg_STA\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_STA" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 195 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276829 "|multicore1|phase_6:core1|reg_type2_16bit:reg_STA"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain SUM 24 16 " "Port \"datain\" on the entity instantiation of \"SUM\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 194 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276829 "|multicore1|phase_6:core1|reg_SUM:SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_CURR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_CURR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CURR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 193 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276830 "|multicore1|phase_6:core1|reg_type3_16bit:reg_CURR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_COL 24 16 " "Port \"datain\" on the entity instantiation of \"reg_COL\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_COL" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 192 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276830 "|multicore1|phase_6:core1|reg_type3_16bit:reg_COL"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_ROW 24 16 " "Port \"datain\" on the entity instantiation of \"reg_ROW\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 191 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276830 "|multicore1|phase_6:core1|reg_type3_16bit:reg_ROW"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_R1 24 16 " "Port \"datain\" on the entity instantiation of \"reg_R1\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_R1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 190 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276831 "|multicore1|phase_6:core1|reg_type2_16bit:reg_R1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_P 24 16 " "Port \"datain\" on the entity instantiation of \"reg_P\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_P" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 189 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276831 "|multicore1|phase_6:core1|reg_type1_16bit:reg_P"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_M 24 16 " "Port \"datain\" on the entity instantiation of \"reg_M\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_M" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 188 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276831 "|multicore1|phase_6:core1|reg_type1_16bit:reg_M"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_N 24 16 " "Port \"datain\" on the entity instantiation of \"reg_N\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_N" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276831 "|multicore1|phase_6:core1|reg_type1_16bit:reg_N"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 183 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276832 "|multicore1|phase_6:core1|reg_ac:reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_DR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_DR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 182 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276832 "|multicore1|phase_6:core1|reg_type1_16bit:reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_PC 24 16 " "Port \"datain\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276832 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset reg_PC 32 1 " "Port \"reset\" on the entity instantiation of \"reg_PC\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 181 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276833 "|multicore1|phase_6:core1|reg_type3_16bit:reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain reg_AR 24 16 " "Port \"datain\" on the entity instantiation of \"reg_AR\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 180 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276833 "|multicore1|phase_6:core1|reg_type1_16bit:reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_IR 8 16 " "Port \"datain\" on the entity instantiation of \"reg_IR\" is connected to a signal of width 8. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 179 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276833 "|multicore1|phase_6:core1|reg_type1_16bit:reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain reg_CoreID 3 16 " "Port \"datain\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 3. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276833 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "write_en reg_CoreID 32 1 " "Port \"write_en\" on the entity instantiation of \"reg_CoreID\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "phase_6.v" "reg_CoreID" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 178 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276833 "|multicore1|phase_6:core1|reg_type1_16bit:reg_CoreID"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "datain A_bus 1 8 " "Port \"datain\" on the entity instantiation of \"A_bus\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "phase_6.v" "A_bus" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 175 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1604508276834 "|multicore1|phase_6:core1|BUS:A_bus"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "operand demux1 16 8 " "Port \"operand\" on the entity instantiation of \"demux1\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "demux1" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 170 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276835 "|multicore1|phase_6:core1|OPR_demux:demux1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RST_sel rst 8 4 " "Port \"RST_sel\" on the entity instantiation of \"rst\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "phase_6.v" "rst" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 166 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276835 "|multicore1|phase_6:core1|RST_Decoder:rst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in2 ALU 24 16 " "Port \"in2\" on the entity instantiation of \"ALU\" is connected to a signal of width 24. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "phase_6.v" "ALU" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 161 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276836 "|multicore1|phase_6:core1|alu:ALU"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276836 "|multicore1|phase_6:core1|bin27:display_reg_AR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_AC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_AC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_AC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 142 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276836 "|multicore1|phase_6:core1|bin27:display_reg_AC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_IR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_IR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_IR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 139 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276837 "|multicore1|phase_6:core1|bin27:display_reg_IR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_PC 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_PC\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_PC" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 136 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276837 "|multicore1|phase_6:core1|bin27:display_reg_PC"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_DR 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_DR\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_DR" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 133 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276837 "|multicore1|phase_6:core1|bin27:display_reg_DR"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_R 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_R\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_R" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 130 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276837 "|multicore1|phase_6:core1|bin27:display_reg_R"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_SUM 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_SUM\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_SUM" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 127 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276837 "|multicore1|phase_6:core1|bin27:display_reg_SUM"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain display_reg_ROW 16 8 " "Port \"datain\" on the entity instantiation of \"display_reg_ROW\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "phase_6.v" "display_reg_ROW" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/phase_6.v" 124 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1604508276838 "|multicore1|phase_6:core1|bin27:display_reg_ROW"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604508277185 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.04.22:14:43 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl " "2020.11.04.22:14:43 Progress: Loading sldbda0f8c0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508283964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508288414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508288666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508293875 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1604508294659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/alt_sld_fab.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508294992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508294992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508295167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508295170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508295265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295435 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508295435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/ip/sldbda0f8c0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508295564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508295564 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604508298444 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mem_state:CU\|mem_ctrl\[12\] " "LATCH primitive \"Mem_state:CU\|mem_ctrl\[12\]\" is permanently enabled" {  } { { "Mem_state.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/Mem_state.v" 51 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1604508299221 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core1\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core1\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core1\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core1\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core2\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core2\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core2\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core2\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core3\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core3\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core3\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core3\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "phase_6:core4\|alu:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"phase_6:core4\|alu:ALU\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Div0\"" {  } { { "alu.v" "Div0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "phase_6:core4\|alu:ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"phase_6:core4\|alu:ALU\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1604508302232 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604508302232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508302320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302320 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508302320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508302377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508302377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508302531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508302531 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508302531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/lpm_divide_lkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508302613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508302613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508302665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508302665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508302734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508302734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508302872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508302872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508303002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508303002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "phase_6:core1\|alu:ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"phase_6:core1\|alu:ALU\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508303077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "phase_6:core1\|alu:ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"phase_6:core1\|alu:ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508303077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508303077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508303077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604508303077 ""}  } { { "alu.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/alu.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604508303077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604508303152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508303152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "53 " "53 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1604508304395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[1\] GND " "Pin \"bus_out\[1\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[2\] GND " "Pin \"bus_out\[2\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[3\] GND " "Pin \"bus_out\[3\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[4\] GND " "Pin \"bus_out\[4\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[5\] GND " "Pin \"bus_out\[5\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[6\] GND " "Pin \"bus_out\[6\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bus_out\[7\] GND " "Pin \"bus_out\[7\]\" is stuck at GND" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604508308051 "|multicore1|bus_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604508308051 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508308534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "208 " "208 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604508313340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.map.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508314015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604508315498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604508315498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6452 " "Implemented 6452 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604508316247 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604508316247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6304 " "Implemented 6304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604508316247 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604508316247 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1604508316247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604508316247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604508316451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 22:15:16 2020 " "Processing ended: Wed Nov 04 22:15:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604508316451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604508316451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604508316451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604508316451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1604508318144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604508318155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 22:15:17 2020 " "Processing started: Wed Nov 04 22:15:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604508318155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1604508318155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1604508318155 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1604508318382 ""}
{ "Info" "0" "" "Project  = CCSS_PROCESSOR" {  } {  } 0 0 "Project  = CCSS_PROCESSOR" 0 0 "Fitter" 0 0 1604508318383 ""}
{ "Info" "0" "" "Revision = CCSS_PROCESSOR" {  } {  } 0 0 "Revision = CCSS_PROCESSOR" 0 0 "Fitter" 0 0 1604508318383 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1604508318621 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CCSS_PROCESSOR EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CCSS_PROCESSOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604508318712 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604508318846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604508318846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604508319361 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604508319368 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1604508319650 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604508319650 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604508319691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604508319691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604508319691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604508319691 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1604508319691 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604508319691 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1604508319697 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1604508320994 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 95 " "No exact pin location assignment(s) for 10 pins of 95 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1604508322209 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604508323280 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604508323280 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604508323280 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1604508323280 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CCSS_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'CCSS_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604508323306 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core1\|scaledclock:clock\|clk " "Node: phase_6:core1\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] phase_6:core1\|scaledclock:clock\|clk " "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] is being clocked by phase_6:core1\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|phase_6:core1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scaledclock:clock\|clk " "Node: scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[18\] scaledclock:clock\|clk " "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[18\] is being clocked by scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk2 " "Node: clk2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|scaledclock:clock\|clk clk2 " "Register phase_6:core1\|scaledclock:clock\|clk is being clocked by clk2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core4\|scaledclock:clock\|clk " "Node: phase_6:core4\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core4\|reg_type1_16bit:reg_AR\|dataout\[7\] phase_6:core4\|scaledclock:clock\|clk " "Register phase_6:core4\|reg_type1_16bit:reg_AR\|dataout\[7\] is being clocked by phase_6:core4\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|phase_6:core4|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core3\|scaledclock:clock\|clk " "Node: phase_6:core3\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] phase_6:core3\|scaledclock:clock\|clk " "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] is being clocked by phase_6:core3\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|phase_6:core3|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core2\|scaledclock:clock\|clk " "Node: phase_6:core2\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core2\|reg_type1_16bit:reg_AR\|dataout\[5\] phase_6:core2\|scaledclock:clock\|clk " "Register phase_6:core2\|reg_type1_16bit:reg_AR\|dataout\[5\] is being clocked by phase_6:core2\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508323328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1604508323328 "|multicore1|phase_6:core2|scaledclock:clock|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508323382 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508323382 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1604508323382 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1604508323382 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604508323382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604508323382 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1604508323382 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1604508323382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk2~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk2~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phase_6:core1\|scaledclock:clock\|clk  " "Automatically promoted node phase_6:core1\|scaledclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phase_6:core1\|scaledclock:clock\|clk~0 " "Destination node phase_6:core1\|scaledclock:clock\|clk~0" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 6249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_LED~output " "Destination node Clock_LED~output" {  } { { "multicore1.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/multicore1.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 2808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phase_6:core2\|scaledclock:clock\|clk  " "Automatically promoted node phase_6:core2\|scaledclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phase_6:core2\|scaledclock:clock\|clk~0 " "Destination node phase_6:core2\|scaledclock:clock\|clk~0" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 8794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 2553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phase_6:core3\|scaledclock:clock\|clk  " "Automatically promoted node phase_6:core3\|scaledclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phase_6:core3\|scaledclock:clock\|clk~0 " "Destination node phase_6:core3\|scaledclock:clock\|clk~0" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 9237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 2040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phase_6:core4\|scaledclock:clock\|clk  " "Automatically promoted node phase_6:core4\|scaledclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phase_6:core4\|scaledclock:clock\|clk~0 " "Destination node phase_6:core4\|scaledclock:clock\|clk~0" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 9150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 14139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "scaledclock:clock\|clk  " "Automatically promoted node scaledclock:clock\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1604508324121 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "scaledclock:clock\|clk~1 " "Destination node scaledclock:clock\|clk~1" {  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 6752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1604508324121 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1604508324121 ""}  } { { "scaledclock.v" "" { Text "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/scaledclock.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604508324121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604508325190 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604508325200 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604508325201 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604508325217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604508325241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604508325276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604508325540 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1604508325549 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Created 64 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1604508325549 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604508325549 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 2.5V 0 10 0 " "Number of I/O pins in group: 10 (unused VREF, 2.5V VCCIO, 0 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1604508325633 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1604508325633 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604508325633 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 71 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 17 48 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1604508325635 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1604508325635 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604508325635 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "datain\[0\] " "Node \"datain\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datain\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "datain\[1\] " "Node \"datain\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datain\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "datain\[2\] " "Node \"datain\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datain\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "datain\[3\] " "Node \"datain\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datain\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[0\] " "Node \"state\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[1\] " "Node \"state\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1604508327044 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1604508327044 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604508327044 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1604508327066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604508332543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604508335025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604508335203 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604508338848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604508338848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604508340264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1604508347253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604508347253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1604508348714 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1604508348714 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604508348714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604508348716 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.53 " "Total time spent on timing analysis during the Fitter is 1.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1604508349091 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604508349153 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604508350447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604508350451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604508351667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604508353251 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604508355161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.fit.smsg " "Generated suppressed messages file C:/Users/Sachi/Documents/FPGA/Working codes/Final code Modified_V2 (version 2.8)/CCSS - Processor (version 2.8)/output_files/CCSS_PROCESSOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604508355932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5560 " "Peak virtual memory: 5560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604508357875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 22:15:57 2020 " "Processing ended: Wed Nov 04 22:15:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604508357875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604508357875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604508357875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604508357875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1604508359244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604508359253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 22:15:59 2020 " "Processing started: Wed Nov 04 22:15:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604508359253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1604508359253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1604508359253 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1604508364215 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1604508364413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604508364965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 22:16:04 2020 " "Processing ended: Wed Nov 04 22:16:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604508364965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604508364965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604508364965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1604508364965 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1604508365665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1604508366682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604508366691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 22:16:06 2020 " "Processing started: Wed Nov 04 22:16:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604508366691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1604508366691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CCSS_PROCESSOR -c CCSS_PROCESSOR " "Command: quartus_sta CCSS_PROCESSOR -c CCSS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1604508366691 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1604508366959 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1604508368008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508368082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508368082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604508369102 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1604508369102 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1604508369102 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1604508369102 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CCSS_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'CCSS_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1604508369127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core1\|scaledclock:clock\|clk " "Node: phase_6:core1\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] phase_6:core1\|scaledclock:clock\|clk " "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] is being clocked by phase_6:core1\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369153 "|multicore1|phase_6:core1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scaledclock:clock\|clk " "Node: scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] scaledclock:clock\|clk " "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] is being clocked by scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369153 "|multicore1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk2 " "Node: clk2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|scaledclock:clock\|clk clk2 " "Register phase_6:core1\|scaledclock:clock\|clk is being clocked by clk2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369153 "|multicore1|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core4\|scaledclock:clock\|clk " "Node: phase_6:core4\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] phase_6:core4\|scaledclock:clock\|clk " "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] is being clocked by phase_6:core4\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369154 "|multicore1|phase_6:core4|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core2\|scaledclock:clock\|clk " "Node: phase_6:core2\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] phase_6:core2\|scaledclock:clock\|clk " "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] is being clocked by phase_6:core2\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369154 "|multicore1|phase_6:core2|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core3\|scaledclock:clock\|clk " "Node: phase_6:core3\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] phase_6:core3\|scaledclock:clock\|clk " "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] is being clocked by phase_6:core3\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508369154 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508369154 "|multicore1|phase_6:core3|scaledclock:clock|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508369177 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508369177 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1604508369177 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1604508369178 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1604508369200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.566 " "Worst-case setup slack is 43.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.566               0.000 altera_reserved_tck  " "   43.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508369302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508369328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.692 " "Worst-case recovery slack is 95.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.692               0.000 altera_reserved_tck  " "   95.692               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508369345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.196 " "Worst-case removal slack is 1.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.196               0.000 altera_reserved_tck  " "    1.196               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508369360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.569 " "Worst-case minimum pulse width slack is 49.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.569               0.000 altera_reserved_tck  " "   49.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508369372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508369372 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.716 ns " "Worst Case Available Settling Time: 343.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508369531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604508369531 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604508369546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1604508369615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1604508371151 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core1\|scaledclock:clock\|clk " "Node: phase_6:core1\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] phase_6:core1\|scaledclock:clock\|clk " "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] is being clocked by phase_6:core1\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|phase_6:core1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scaledclock:clock\|clk " "Node: scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] scaledclock:clock\|clk " "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] is being clocked by scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk2 " "Node: clk2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|scaledclock:clock\|clk clk2 " "Register phase_6:core1\|scaledclock:clock\|clk is being clocked by clk2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core4\|scaledclock:clock\|clk " "Node: phase_6:core4\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] phase_6:core4\|scaledclock:clock\|clk " "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] is being clocked by phase_6:core4\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|phase_6:core4|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core2\|scaledclock:clock\|clk " "Node: phase_6:core2\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] phase_6:core2\|scaledclock:clock\|clk " "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] is being clocked by phase_6:core2\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|phase_6:core2|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core3\|scaledclock:clock\|clk " "Node: phase_6:core3\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] phase_6:core3\|scaledclock:clock\|clk " "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] is being clocked by phase_6:core3\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508371523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508371523 "|multicore1|phase_6:core3|scaledclock:clock|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508371528 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508371528 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1604508371528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.160 " "Worst-case setup slack is 44.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.160               0.000 altera_reserved_tck  " "   44.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508371556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508371568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.006 " "Worst-case recovery slack is 96.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.006               0.000 altera_reserved_tck  " "   96.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508371583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.097 " "Worst-case removal slack is 1.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 altera_reserved_tck  " "    1.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508371599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.492 " "Worst-case minimum pulse width slack is 49.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508371676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508371676 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.359 ns " "Worst Case Available Settling Time: 344.359 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508371835 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604508371835 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1604508371848 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core1\|scaledclock:clock\|clk " "Node: phase_6:core1\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] phase_6:core1\|scaledclock:clock\|clk " "Register phase_6:core1\|reg_type2_16bit:reg_STB\|dataout\[0\] is being clocked by phase_6:core1\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372108 "|multicore1|phase_6:core1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "scaledclock:clock\|clk " "Node: scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] scaledclock:clock\|clk " "Register instruction_memory:IRAM\|altsyncram:altsyncram_component\|altsyncram_kdg1:auto_generated\|altsyncram_mn72:altsyncram1\|q_a\[0\] is being clocked by scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372108 "|multicore1|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk2 " "Node: clk2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core1\|scaledclock:clock\|clk clk2 " "Register phase_6:core1\|scaledclock:clock\|clk is being clocked by clk2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372108 "|multicore1|clk2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core4\|scaledclock:clock\|clk " "Node: phase_6:core4\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] phase_6:core4\|scaledclock:clock\|clk " "Register phase_6:core4\|reg_type1_16bit:reg_DR\|dataout\[15\] is being clocked by phase_6:core4\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372108 "|multicore1|phase_6:core4|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core2\|scaledclock:clock\|clk " "Node: phase_6:core2\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] phase_6:core2\|scaledclock:clock\|clk " "Register phase_6:core2\|reg_type3_16bit:reg_PC\|dataout\[0\] is being clocked by phase_6:core2\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372108 "|multicore1|phase_6:core2|scaledclock:clock|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phase_6:core3\|scaledclock:clock\|clk " "Node: phase_6:core3\|scaledclock:clock\|clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] phase_6:core3\|scaledclock:clock\|clk " "Register phase_6:core3\|reg_type3_16bit:reg_PC\|dataout\[14\] is being clocked by phase_6:core3\|scaledclock:clock\|clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1604508372109 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1604508372109 "|multicore1|phase_6:core3|scaledclock:clock|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508372114 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1604508372114 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1604508372114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.884 " "Worst-case setup slack is 46.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.884               0.000 altera_reserved_tck  " "   46.884               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508372138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 altera_reserved_tck  " "    0.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508372157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.714 " "Worst-case recovery slack is 97.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.714               0.000 altera_reserved_tck  " "   97.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508372176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.568 " "Worst-case removal slack is 0.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 altera_reserved_tck  " "    0.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508372198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.459 " "Worst-case minimum pulse width slack is 49.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459               0.000 altera_reserved_tck  " "   49.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1604508372216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1604508372216 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.245 ns " "Worst Case Available Settling Time: 347.245 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1604508372387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1604508372387 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604508373015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1604508373018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604508373320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 22:16:13 2020 " "Processing ended: Wed Nov 04 22:16:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604508373320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604508373320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604508373320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604508373320 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 303 s " "Quartus Prime Full Compilation was successful. 0 errors, 303 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1604508374246 ""}
