ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32l0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l0xx_hal_msp.c **** /**
   3:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l0xx_hal_msp.c ****   * @file         stm32l0xx_hal_msp.c
   5:Core/Src/stm32l0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l0xx_hal_msp.c ****   *
  10:Core/Src/stm32l0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32l0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l0xx_hal_msp.c ****   *
  13:Core/Src/stm32l0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l0xx_hal_msp.c ****   *
  17:Core/Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l0xx_hal_msp.c ****   */
  19:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l0xx_hal_msp.c **** 
  21:Core/Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l0xx_hal_msp.c **** 
  25:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l0xx_hal_msp.c **** 
  27:Core/Src/stm32l0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l0xx_hal_msp.c **** 
  30:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32l0xx_hal_msp.c **** 
  32:Core/Src/stm32l0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 2


  33:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l0xx_hal_msp.c **** 
  35:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l0xx_hal_msp.c **** 
  37:Core/Src/stm32l0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l0xx_hal_msp.c **** 
  40:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l0xx_hal_msp.c **** 
  42:Core/Src/stm32l0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l0xx_hal_msp.c **** 
  45:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l0xx_hal_msp.c **** 
  47:Core/Src/stm32l0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l0xx_hal_msp.c **** 
  50:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l0xx_hal_msp.c **** 
  52:Core/Src/stm32l0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l0xx_hal_msp.c **** 
  55:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l0xx_hal_msp.c **** 
  57:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l0xx_hal_msp.c **** 
  59:Core/Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l0xx_hal_msp.c **** /**
  61:Core/Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l0xx_hal_msp.c ****   */
  63:Core/Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 10B5     		push	{r4, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  65:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l0xx_hal_msp.c **** 
  67:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l0xx_hal_msp.c **** 
  69:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 69 3 view .LVU1
  36 0002 094B     		ldr	r3, .L2
  37 0004 5A6B     		ldr	r2, [r3, #52]
  38 0006 0121     		movs	r1, #1
  39 0008 0A43     		orrs	r2, r1
  40 000a 5A63     		str	r2, [r3, #52]
  70:Core/Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  41              		.loc 1 70 3 view .LVU2
  42 000c 996B     		ldr	r1, [r3, #56]
  43 000e 8022     		movs	r2, #128
  44 0010 5205     		lsls	r2, r2, #21
  45 0012 0A43     		orrs	r2, r1
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 3


  46 0014 9A63     		str	r2, [r3, #56]
  71:Core/Src/stm32l0xx_hal_msp.c **** 
  72:Core/Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l0xx_hal_msp.c **** 
  74:Core/Src/stm32l0xx_hal_msp.c ****   /* Peripheral interrupt init */
  75:Core/Src/stm32l0xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
  76:Core/Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
  47              		.loc 1 76 3 view .LVU3
  48 0016 0022     		movs	r2, #0
  49 0018 0021     		movs	r1, #0
  50 001a 0420     		movs	r0, #4
  51 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  52              	.LVL0:
  77:Core/Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
  53              		.loc 1 77 3 view .LVU4
  54 0020 0420     		movs	r0, #4
  55 0022 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  56              	.LVL1:
  78:Core/Src/stm32l0xx_hal_msp.c **** 
  79:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l0xx_hal_msp.c **** 
  81:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l0xx_hal_msp.c **** }
  57              		.loc 1 82 1 is_stmt 0 view .LVU5
  58              		@ sp needed
  59 0026 10BD     		pop	{r4, pc}
  60              	.L3:
  61              		.align	2
  62              	.L2:
  63 0028 00100240 		.word	1073876992
  64              		.cfi_endproc
  65              	.LFE40:
  67              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  68              		.align	1
  69              		.global	HAL_ADC_MspInit
  70              		.syntax unified
  71              		.code	16
  72              		.thumb_func
  74              	HAL_ADC_MspInit:
  75              	.LVL2:
  76              	.LFB41:
  83:Core/Src/stm32l0xx_hal_msp.c **** 
  84:Core/Src/stm32l0xx_hal_msp.c **** /**
  85:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l0xx_hal_msp.c **** */
  90:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l0xx_hal_msp.c **** {
  77              		.loc 1 91 1 is_stmt 1 view -0
  78              		.cfi_startproc
  79              		@ args = 0, pretend = 0, frame = 24
  80              		@ frame_needed = 0, uses_anonymous_args = 0
  81              		.loc 1 91 1 is_stmt 0 view .LVU7
  82 0000 10B5     		push	{r4, lr}
  83              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 4


  84              		.cfi_offset 4, -8
  85              		.cfi_offset 14, -4
  86 0002 86B0     		sub	sp, sp, #24
  87              		.cfi_def_cfa_offset 32
  88 0004 0400     		movs	r4, r0
  92:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  89              		.loc 1 92 3 is_stmt 1 view .LVU8
  90              		.loc 1 92 20 is_stmt 0 view .LVU9
  91 0006 1422     		movs	r2, #20
  92 0008 0021     		movs	r1, #0
  93 000a 01A8     		add	r0, sp, #4
  94              	.LVL3:
  95              		.loc 1 92 20 view .LVU10
  96 000c FFF7FEFF 		bl	memset
  97              	.LVL4:
  93:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  98              		.loc 1 93 3 is_stmt 1 view .LVU11
  99              		.loc 1 93 10 is_stmt 0 view .LVU12
 100 0010 2268     		ldr	r2, [r4]
 101              		.loc 1 93 5 view .LVU13
 102 0012 0E4B     		ldr	r3, .L7
 103 0014 9A42     		cmp	r2, r3
 104 0016 01D0     		beq	.L6
 105              	.L4:
  94:Core/Src/stm32l0xx_hal_msp.c ****   {
  95:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32l0xx_hal_msp.c **** 
  97:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32l0xx_hal_msp.c **** 
 101:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 103:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 104:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> ADC_IN6
 105:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 106:Core/Src/stm32l0xx_hal_msp.c ****     */
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 109:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32l0xx_hal_msp.c **** 
 112:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/stm32l0xx_hal_msp.c **** 
 114:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/stm32l0xx_hal_msp.c ****   }
 116:Core/Src/stm32l0xx_hal_msp.c **** 
 117:Core/Src/stm32l0xx_hal_msp.c **** }
 106              		.loc 1 117 1 view .LVU14
 107 0018 06B0     		add	sp, sp, #24
 108              		@ sp needed
 109              	.LVL5:
 110              		.loc 1 117 1 view .LVU15
 111 001a 10BD     		pop	{r4, pc}
 112              	.LVL6:
 113              	.L6:
  99:Core/Src/stm32l0xx_hal_msp.c **** 
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 5


 114              		.loc 1 99 5 is_stmt 1 view .LVU16
 115 001c 0C4B     		ldr	r3, .L7+4
 116 001e 596B     		ldr	r1, [r3, #52]
 117 0020 8022     		movs	r2, #128
 118 0022 9200     		lsls	r2, r2, #2
 119 0024 0A43     		orrs	r2, r1
 120 0026 5A63     		str	r2, [r3, #52]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 121              		.loc 1 101 5 view .LVU17
 122              	.LBB2:
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 123              		.loc 1 101 5 view .LVU18
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 124              		.loc 1 101 5 view .LVU19
 125 0028 D96A     		ldr	r1, [r3, #44]
 126 002a 0122     		movs	r2, #1
 127 002c 1143     		orrs	r1, r2
 128 002e D962     		str	r1, [r3, #44]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 129              		.loc 1 101 5 view .LVU20
 130 0030 DB6A     		ldr	r3, [r3, #44]
 131 0032 1A40     		ands	r2, r3
 132 0034 0092     		str	r2, [sp]
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 133              		.loc 1 101 5 view .LVU21
 134 0036 009B     		ldr	r3, [sp]
 135              	.LBE2:
 101:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 136              		.loc 1 101 5 view .LVU22
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 137              		.loc 1 107 5 view .LVU23
 107:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 138              		.loc 1 107 25 is_stmt 0 view .LVU24
 139 0038 E023     		movs	r3, #224
 140 003a 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 141              		.loc 1 108 5 is_stmt 1 view .LVU25
 108:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 142              		.loc 1 108 26 is_stmt 0 view .LVU26
 143 003c DD3B     		subs	r3, r3, #221
 144 003e 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 145              		.loc 1 109 5 is_stmt 1 view .LVU27
 110:Core/Src/stm32l0xx_hal_msp.c **** 
 146              		.loc 1 110 5 view .LVU28
 147 0040 A020     		movs	r0, #160
 148 0042 01A9     		add	r1, sp, #4
 149 0044 C005     		lsls	r0, r0, #23
 150 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL7:
 152              		.loc 1 117 1 is_stmt 0 view .LVU29
 153 004a E5E7     		b	.L4
 154              	.L8:
 155              		.align	2
 156              	.L7:
 157 004c 00240140 		.word	1073816576
 158 0050 00100240 		.word	1073876992
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 6


 159              		.cfi_endproc
 160              	.LFE41:
 162              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 163              		.align	1
 164              		.global	HAL_ADC_MspDeInit
 165              		.syntax unified
 166              		.code	16
 167              		.thumb_func
 169              	HAL_ADC_MspDeInit:
 170              	.LVL8:
 171              	.LFB42:
 118:Core/Src/stm32l0xx_hal_msp.c **** 
 119:Core/Src/stm32l0xx_hal_msp.c **** /**
 120:Core/Src/stm32l0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 121:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32l0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 123:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32l0xx_hal_msp.c **** */
 125:Core/Src/stm32l0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 126:Core/Src/stm32l0xx_hal_msp.c **** {
 172              		.loc 1 126 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		.loc 1 126 1 is_stmt 0 view .LVU31
 177 0000 10B5     		push	{r4, lr}
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 4, -8
 180              		.cfi_offset 14, -4
 127:Core/Src/stm32l0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 181              		.loc 1 127 3 is_stmt 1 view .LVU32
 182              		.loc 1 127 10 is_stmt 0 view .LVU33
 183 0002 0268     		ldr	r2, [r0]
 184              		.loc 1 127 5 view .LVU34
 185 0004 074B     		ldr	r3, .L12
 186 0006 9A42     		cmp	r2, r3
 187 0008 00D0     		beq	.L11
 188              	.LVL9:
 189              	.L9:
 128:Core/Src/stm32l0xx_hal_msp.c ****   {
 129:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 130:Core/Src/stm32l0xx_hal_msp.c **** 
 131:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 132:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 134:Core/Src/stm32l0xx_hal_msp.c **** 
 135:Core/Src/stm32l0xx_hal_msp.c ****     /**ADC GPIO Configuration
 136:Core/Src/stm32l0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 137:Core/Src/stm32l0xx_hal_msp.c ****     PA6     ------> ADC_IN6
 138:Core/Src/stm32l0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 139:Core/Src/stm32l0xx_hal_msp.c ****     */
 140:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 141:Core/Src/stm32l0xx_hal_msp.c **** 
 142:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 143:Core/Src/stm32l0xx_hal_msp.c **** 
 144:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 145:Core/Src/stm32l0xx_hal_msp.c ****   }
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 7


 146:Core/Src/stm32l0xx_hal_msp.c **** 
 147:Core/Src/stm32l0xx_hal_msp.c **** }
 190              		.loc 1 147 1 view .LVU35
 191              		@ sp needed
 192 000a 10BD     		pop	{r4, pc}
 193              	.LVL10:
 194              	.L11:
 133:Core/Src/stm32l0xx_hal_msp.c **** 
 195              		.loc 1 133 5 is_stmt 1 view .LVU36
 196 000c 064A     		ldr	r2, .L12+4
 197 000e 536B     		ldr	r3, [r2, #52]
 198 0010 0649     		ldr	r1, .L12+8
 199 0012 0B40     		ands	r3, r1
 200 0014 5363     		str	r3, [r2, #52]
 140:Core/Src/stm32l0xx_hal_msp.c **** 
 201              		.loc 1 140 5 view .LVU37
 202 0016 A020     		movs	r0, #160
 203              	.LVL11:
 140:Core/Src/stm32l0xx_hal_msp.c **** 
 204              		.loc 1 140 5 is_stmt 0 view .LVU38
 205 0018 E021     		movs	r1, #224
 206 001a C005     		lsls	r0, r0, #23
 207 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 208              	.LVL12:
 209              		.loc 1 147 1 view .LVU39
 210 0020 F3E7     		b	.L9
 211              	.L13:
 212 0022 C046     		.align	2
 213              	.L12:
 214 0024 00240140 		.word	1073816576
 215 0028 00100240 		.word	1073876992
 216 002c FFFDFFFF 		.word	-513
 217              		.cfi_endproc
 218              	.LFE42:
 220              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 221              		.align	1
 222              		.global	HAL_UART_MspInit
 223              		.syntax unified
 224              		.code	16
 225              		.thumb_func
 227              	HAL_UART_MspInit:
 228              	.LVL13:
 229              	.LFB43:
 148:Core/Src/stm32l0xx_hal_msp.c **** 
 149:Core/Src/stm32l0xx_hal_msp.c **** /**
 150:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP Initialization
 151:Core/Src/stm32l0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 152:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 153:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32l0xx_hal_msp.c **** */
 155:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 156:Core/Src/stm32l0xx_hal_msp.c **** {
 230              		.loc 1 156 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 24
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		.loc 1 156 1 is_stmt 0 view .LVU41
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 8


 235 0000 10B5     		push	{r4, lr}
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 4, -8
 238              		.cfi_offset 14, -4
 239 0002 86B0     		sub	sp, sp, #24
 240              		.cfi_def_cfa_offset 32
 241 0004 0400     		movs	r4, r0
 157:Core/Src/stm32l0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 242              		.loc 1 157 3 is_stmt 1 view .LVU42
 243              		.loc 1 157 20 is_stmt 0 view .LVU43
 244 0006 1422     		movs	r2, #20
 245 0008 0021     		movs	r1, #0
 246 000a 01A8     		add	r0, sp, #4
 247              	.LVL14:
 248              		.loc 1 157 20 view .LVU44
 249 000c FFF7FEFF 		bl	memset
 250              	.LVL15:
 158:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 251              		.loc 1 158 3 is_stmt 1 view .LVU45
 252              		.loc 1 158 11 is_stmt 0 view .LVU46
 253 0010 2268     		ldr	r2, [r4]
 254              		.loc 1 158 5 view .LVU47
 255 0012 0E4B     		ldr	r3, .L17
 256 0014 9A42     		cmp	r2, r3
 257 0016 01D0     		beq	.L16
 258              	.L14:
 159:Core/Src/stm32l0xx_hal_msp.c ****   {
 160:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 161:Core/Src/stm32l0xx_hal_msp.c **** 
 162:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 163:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock enable */
 164:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 165:Core/Src/stm32l0xx_hal_msp.c **** 
 166:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 168:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 169:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> USART2_RX
 170:Core/Src/stm32l0xx_hal_msp.c ****     */
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 175:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 176:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177:Core/Src/stm32l0xx_hal_msp.c **** 
 178:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 179:Core/Src/stm32l0xx_hal_msp.c **** 
 180:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 181:Core/Src/stm32l0xx_hal_msp.c ****   }
 182:Core/Src/stm32l0xx_hal_msp.c **** 
 183:Core/Src/stm32l0xx_hal_msp.c **** }
 259              		.loc 1 183 1 view .LVU48
 260 0018 06B0     		add	sp, sp, #24
 261              		@ sp needed
 262              	.LVL16:
 263              		.loc 1 183 1 view .LVU49
 264 001a 10BD     		pop	{r4, pc}
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 9


 265              	.LVL17:
 266              	.L16:
 164:Core/Src/stm32l0xx_hal_msp.c **** 
 267              		.loc 1 164 5 is_stmt 1 view .LVU50
 268 001c 0C4B     		ldr	r3, .L17+4
 269 001e 996B     		ldr	r1, [r3, #56]
 270 0020 8022     		movs	r2, #128
 271 0022 9202     		lsls	r2, r2, #10
 272 0024 0A43     		orrs	r2, r1
 273 0026 9A63     		str	r2, [r3, #56]
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 274              		.loc 1 166 5 view .LVU51
 275              	.LBB3:
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 276              		.loc 1 166 5 view .LVU52
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 277              		.loc 1 166 5 view .LVU53
 278 0028 D96A     		ldr	r1, [r3, #44]
 279 002a 0222     		movs	r2, #2
 280 002c 1143     		orrs	r1, r2
 281 002e D962     		str	r1, [r3, #44]
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 282              		.loc 1 166 5 view .LVU54
 283 0030 DB6A     		ldr	r3, [r3, #44]
 284 0032 1340     		ands	r3, r2
 285 0034 0093     		str	r3, [sp]
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 286              		.loc 1 166 5 view .LVU55
 287 0036 009B     		ldr	r3, [sp]
 288              	.LBE3:
 166:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 289              		.loc 1 166 5 view .LVU56
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 171 5 view .LVU57
 171:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 171 25 is_stmt 0 view .LVU58
 292 0038 C023     		movs	r3, #192
 293 003a 0193     		str	r3, [sp, #4]
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 172 5 is_stmt 1 view .LVU59
 172:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 172 26 is_stmt 0 view .LVU60
 296 003c 0292     		str	r2, [sp, #8]
 173:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 297              		.loc 1 173 5 is_stmt 1 view .LVU61
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 298              		.loc 1 174 5 view .LVU62
 174:Core/Src/stm32l0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 299              		.loc 1 174 27 is_stmt 0 view .LVU63
 300 003e BD3B     		subs	r3, r3, #189
 301 0040 0493     		str	r3, [sp, #16]
 175:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 302              		.loc 1 175 5 is_stmt 1 view .LVU64
 176:Core/Src/stm32l0xx_hal_msp.c **** 
 303              		.loc 1 176 5 view .LVU65
 304 0042 01A9     		add	r1, sp, #4
 305 0044 0348     		ldr	r0, .L17+8
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 10


 306 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 307              	.LVL18:
 308              		.loc 1 183 1 is_stmt 0 view .LVU66
 309 004a E5E7     		b	.L14
 310              	.L18:
 311              		.align	2
 312              	.L17:
 313 004c 00440040 		.word	1073759232
 314 0050 00100240 		.word	1073876992
 315 0054 00040050 		.word	1342178304
 316              		.cfi_endproc
 317              	.LFE43:
 319              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 320              		.align	1
 321              		.global	HAL_UART_MspDeInit
 322              		.syntax unified
 323              		.code	16
 324              		.thumb_func
 326              	HAL_UART_MspDeInit:
 327              	.LVL19:
 328              	.LFB44:
 184:Core/Src/stm32l0xx_hal_msp.c **** 
 185:Core/Src/stm32l0xx_hal_msp.c **** /**
 186:Core/Src/stm32l0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 187:Core/Src/stm32l0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 188:Core/Src/stm32l0xx_hal_msp.c **** * @param huart: UART handle pointer
 189:Core/Src/stm32l0xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l0xx_hal_msp.c **** */
 191:Core/Src/stm32l0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 192:Core/Src/stm32l0xx_hal_msp.c **** {
 329              		.loc 1 192 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333              		.loc 1 192 1 is_stmt 0 view .LVU68
 334 0000 10B5     		push	{r4, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 4, -8
 337              		.cfi_offset 14, -4
 193:Core/Src/stm32l0xx_hal_msp.c ****   if(huart->Instance==USART2)
 338              		.loc 1 193 3 is_stmt 1 view .LVU69
 339              		.loc 1 193 11 is_stmt 0 view .LVU70
 340 0002 0268     		ldr	r2, [r0]
 341              		.loc 1 193 5 view .LVU71
 342 0004 064B     		ldr	r3, .L22
 343 0006 9A42     		cmp	r2, r3
 344 0008 00D0     		beq	.L21
 345              	.LVL20:
 346              	.L19:
 194:Core/Src/stm32l0xx_hal_msp.c ****   {
 195:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 196:Core/Src/stm32l0xx_hal_msp.c **** 
 197:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 198:Core/Src/stm32l0xx_hal_msp.c ****     /* Peripheral clock disable */
 199:Core/Src/stm32l0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 200:Core/Src/stm32l0xx_hal_msp.c **** 
 201:Core/Src/stm32l0xx_hal_msp.c ****     /**USART2 GPIO Configuration
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 11


 202:Core/Src/stm32l0xx_hal_msp.c ****     PB6     ------> USART2_TX
 203:Core/Src/stm32l0xx_hal_msp.c ****     PB7     ------> USART2_RX
 204:Core/Src/stm32l0xx_hal_msp.c ****     */
 205:Core/Src/stm32l0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 206:Core/Src/stm32l0xx_hal_msp.c **** 
 207:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 208:Core/Src/stm32l0xx_hal_msp.c **** 
 209:Core/Src/stm32l0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 210:Core/Src/stm32l0xx_hal_msp.c ****   }
 211:Core/Src/stm32l0xx_hal_msp.c **** 
 212:Core/Src/stm32l0xx_hal_msp.c **** }
 347              		.loc 1 212 1 view .LVU72
 348              		@ sp needed
 349 000a 10BD     		pop	{r4, pc}
 350              	.LVL21:
 351              	.L21:
 199:Core/Src/stm32l0xx_hal_msp.c **** 
 352              		.loc 1 199 5 is_stmt 1 view .LVU73
 353 000c 054A     		ldr	r2, .L22+4
 354 000e 936B     		ldr	r3, [r2, #56]
 355 0010 0549     		ldr	r1, .L22+8
 356 0012 0B40     		ands	r3, r1
 357 0014 9363     		str	r3, [r2, #56]
 205:Core/Src/stm32l0xx_hal_msp.c **** 
 358              		.loc 1 205 5 view .LVU74
 359 0016 C021     		movs	r1, #192
 360 0018 0448     		ldr	r0, .L22+12
 361              	.LVL22:
 205:Core/Src/stm32l0xx_hal_msp.c **** 
 362              		.loc 1 205 5 is_stmt 0 view .LVU75
 363 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 364              	.LVL23:
 365              		.loc 1 212 1 view .LVU76
 366 001e F4E7     		b	.L19
 367              	.L23:
 368              		.align	2
 369              	.L22:
 370 0020 00440040 		.word	1073759232
 371 0024 00100240 		.word	1073876992
 372 0028 FFFFFDFF 		.word	-131073
 373 002c 00040050 		.word	1342178304
 374              		.cfi_endproc
 375              	.LFE44:
 377              		.text
 378              	.Letext0:
 379              		.file 2 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
 380              		.file 3 "c:\\users\\jarne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 381              		.file 4 "c:\\users\\jarne\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 382              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l0xx.h"
 383              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 384              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 385              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 386              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_adc.h"
 387              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 388              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
 389              		.file 12 "<built-in>"
ARM GAS  C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_msp.c
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:19     .text.HAL_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:63     .text.HAL_MspInit:0000000000000028 $d
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:68     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:74     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:157    .text.HAL_ADC_MspInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:163    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:169    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:214    .text.HAL_ADC_MspDeInit:0000000000000024 $d
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:221    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:227    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:313    .text.HAL_UART_MspInit:000000000000004c $d
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:320    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:326    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\jarne\AppData\Local\Temp\cceJTVD0.s:370    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
