Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Nov 14 16:00:29 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   107 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             121 |           37 |
| Yes          | No                    | No                     |              53 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             175 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|     Clock Signal     |                  Enable Signal                  |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  clkdivider/clk_out1 | db1/new_input_i_1_n_0                           |                                                 |                1 |              1 |
|  clkdivider/clk_out1 | xvga1/hreset                                    |                                                 |                2 |              2 |
|  clkdivider/clk_out1 |                                                 | display/p_0_in__0[2]                            |                2 |              2 |
|  clkdivider/clk_out1 |                                                 | display/strobe_out[3]_i_1_n_0                   |                1 |              4 |
|  clkdivider/clk_out1 | pg/notegen/note_buffer                          | db1/reset                                       |                1 |              4 |
|  clkdivider/clk_out1 | pg/notegen/note_num[3]_i_2_n_0                  | pg/notegen/note_num[3]_i_1_n_0                  |                2 |              4 |
|  clkdivider/clk_out1 | pg/meter1/E[0]                                  | db1/reset                                       |                1 |              6 |
|  clkdivider/clk_out1 | xvga1/hreset                                    | xvga1/vcount_out0                               |                3 |              8 |
|  clkdivider/clk_out1 |                                                 | pg/audio1/myrec/data1[7]_i_1_n_0                |                2 |              8 |
|  clkdivider/clk_out1 |                                                 | pg/audio1/myrec/data2[7]_i_1_n_0                |                2 |              8 |
|  clkdivider/clk_out1 | pg/notegen/y3                                   | pg/notegen/y3[8]_i_1_n_0                        |                2 |              8 |
|  clkdivider/clk_out1 | pg/notegen/y2                                   | pg/notegen/y2[8]_i_1_n_0                        |                2 |              8 |
|  clkdivider/clk_out1 | pg/notegen/y1                                   | pg/notegen/y1[8]_i_1_n_0                        |                3 |              8 |
|  clkdivider/clk_out1 | pg/notegen/y0                                   | pg/notegen/y0[8]_i_1_n_0                        |                2 |              8 |
|  clkdivider/clk_out1 | pg/notegen/x0[9]_i_1_n_0                        |                                                 |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/x3[9]_i_1_n_0                        |                                                 |                6 |             10 |
|  clkdivider/clk_out1 | pg/notegen/x2[9]_i_1_n_0                        |                                                 |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/x1[9]_i_1_n_0                        |                                                 |                4 |             10 |
|  clkdivider/clk_out1 | pg/notegen/notepos/x_pos_n_0                    |                                                 |                3 |             10 |
|  clkdivider/clk_out1 | pg/hand2_x[10]_i_1_n_0                          | db1/reset                                       |                4 |             11 |
|  clkdivider/clk_out1 | pg/hand1_x[10]_i_1_n_0                          | db1/reset                                       |                4 |             11 |
|  clkdivider/clk_out1 |                                                 | xvga1/hreset                                    |                6 |             11 |
|  clkdivider/clk_out1 |                                                 | pg/audio1/myrec/tone440hz/sample_counter_reg[0] |                4 |             15 |
|  clkdivider/clk_out1 |                                                 | db1/reset                                       |                6 |             19 |
|  clkdivider/clk_out1 | db1/count                                       | db1/new_input_i_1_n_0                           |                5 |             20 |
|  clkdivider/clk_out1 | db1/E[0]                                        | db1/clean_out_reg_2[0]                          |                5 |             21 |
|  clkdivider/clk_out1 | db1/E[0]                                        | db1/SR[0]                                       |                5 |             21 |
|  clkdivider/clk_out1 |                                                 | db1/clear                                       |                7 |             27 |
|  clkdivider/clk_out1 |                                                 | db1/clean_out_reg_0                             |                7 |             27 |
|  clkdivider/clk_out1 | pg/audio1/myrec/tone440hz/sample_counter_reg[0] | db1/reset                                       |               10 |             37 |
|  clkdivider/clk_out1 |                                                 |                                                 |               36 |             80 |
+----------------------+-------------------------------------------------+-------------------------------------------------+------------------+----------------+


