#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri May 29 15:50:54 2020
# Process ID: 15848
# Current directory: C:/Users/djste/Documents/GitHub/axi2spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11680 C:\Users\djste\Documents\GitHub\axi2spi\axi2spi.xpr
# Log file: C:/Users/djste/Documents/GitHub/axi2spi/vivado.log
# Journal file: C:/Users/djste/Documents/GitHub/axi2spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 895.859 ; gain = 227.531
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_RD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AXI_RD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_BRG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BRG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/ipisr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPISR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spisr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPISR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/srr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/rx_fifo_ocy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RX_FIFO_OCY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/ipier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPIER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/tx_fifo_ocy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TX_FIFO_OCY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spicr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPICR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spidtr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPIDTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/dgier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DGIER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spidrr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPIDRR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spissr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPISSR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_SHIFT_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI2SPI_AFIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/AXI_IF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_IF_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_GEN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_GEN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_CS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/SPI_BRG_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BRG_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/SPI_CU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_CU_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_WR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WR_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_RD_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xelab -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.AXI_IF [\AXI_IF(0,11)(0,11)\]
Compiling architecture behave of entity xil_defaultlib.axi_rd_tb
Built simulation snapshot AXI_RD_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_RD_tb_behav -key {Behavioral:sim_1:Functional:AXI_RD_tb} -tclbatch {AXI_RD_tb.tcl} -view {C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg
source AXI_RD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: AXI_RD_01_1 Check nxt_state signal to remain in state S0
Time: 60 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_01_2 Check nxt_state signal to transition to state S1
Time: 100 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_1 Check nxt_state signal to remain in state S1
Time: 140 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_2 Check nxt_state signal to transition to state S2
Time: 180 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_1 Check nxt_state signal to remain in state S2
Time: 220 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_2 Check nxt_state signal to transition to state S0
Time: 260 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_04_2 FAIL, reg_read_enable = 0
Time: 380 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_1 Check reg_rdata_latch is 0xZZZZZZZZ
Time: 580 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_2 Check reg_rdata_latch is 0xAAAAAAAA
Time: 620 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_06_2 FAIL, S_AXI_RDATA != 0xAAAAAAAA
Time: 700 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_09_02 FAIL, S_AXI_RVALID = 0
Time: 980 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_RD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 978.508 ; gain = 23.082
set_property is_enabled true [get_files  C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI_tb.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_RD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AXI_RD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xelab -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_RD_tb_behav -key {Behavioral:sim_1:Functional:AXI_RD_tb} -tclbatch {AXI_RD_tb.tcl} -view {C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg
source AXI_RD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: AXI_RD_01_1 Check nxt_state signal to remain in state S0
Time: 60 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_01_2 Check nxt_state signal to transition to state S1
Time: 100 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_1 Check nxt_state signal to remain in state S1
Time: 140 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_2 Check nxt_state signal to transition to state S2
Time: 180 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_1 Check nxt_state signal to remain in state S2
Time: 220 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_2 Check nxt_state signal to transition to state S0
Time: 260 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_04_2 FAIL, reg_read_enable = 0
Time: 380 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_1 Check reg_rdata_latch is 0xZZZZZZZZ
Time: 580 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_2 Check reg_rdata_latch is 0xAAAAAAAA
Time: 620 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_06_2 FAIL, S_AXI_RDATA != 0xAAAAAAAA
Time: 700 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_09_02 FAIL, S_AXI_RVALID = 0
Time: 980 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_RD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 990.320 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI_tb.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_RD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AXI_RD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
ERROR: [VRFC 10-3353] formal port 'ss_mode_fault_int_en' has no actual or default value [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:613]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:66]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_RD_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AXI_RD_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI2SPI_AFIFO'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xelab -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_RD_tb_behav xil_defaultlib.AXI_RD_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AXI_RD_tb_behav -key {Behavioral:sim_1:Functional:AXI_RD_tb} -tclbatch {AXI_RD_tb.tcl} -view {C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/djste/Documents/GitHub/axi2spi/AXI_RD_tb_behav.wcfg
source AXI_RD_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: AXI_RD_01_1 Check nxt_state signal to remain in state S0
Time: 60 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_01_2 Check nxt_state signal to transition to state S1
Time: 100 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_1 Check nxt_state signal to remain in state S1
Time: 140 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_02_2 Check nxt_state signal to transition to state S2
Time: 180 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_1 Check nxt_state signal to remain in state S2
Time: 220 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_03_2 Check nxt_state signal to transition to state S0
Time: 260 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_04_2 FAIL, reg_read_enable = 0
Time: 380 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_1 Check reg_rdata_latch is 0xZZZZZZZZ
Time: 580 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Warning: AXI_RD_07_2 Check reg_rdata_latch is 0xAAAAAAAA
Time: 620 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_06_2 FAIL, S_AXI_RDATA != 0xAAAAAAAA
Time: 700 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
Error: AXI_RD_09_02 FAIL, S_AXI_RVALID = 0
Time: 980 ns  Iteration: 1  Process: /AXI_RD_tb/line__141  File: C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_RD_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AXI_RD_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1116.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 29 16:50:46 2020...
