Fitter report for Acoustics
Sat Nov 17 21:23:46 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. Optimized GXB Elements
 20. I/O Assignment Warnings
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sat Nov 17 21:23:45 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Acoustics                                   ;
; Top-level Entity Name           ; Acoustics                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEFA2U19C8                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,148 / 9,430 ( 23 % )                      ;
; Total registers                 ; 3463                                        ;
; Total pins                      ; 109 / 224 ( 49 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 357,376 / 1,802,240 ( 20 % )                ;
; Total RAM Blocks                ; 64 / 176 ( 36 % )                           ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 4 / 4 ( 100 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA2U19C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.7%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                          ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port         ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                  ; Duplicated      ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate                                                                                                                                                                                                                                  ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                               ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                               ; Duplicated      ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk~CLKENA0_Duplicate                                                                                                                                                                                                                               ; OUTCLK                   ;                       ;
; master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement      ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; SERIESTERMINATIONCONTROL ;                ; mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                ; SERIESTERMINATIONCONTROL ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                                                ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                               ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                               ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                      ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                   ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                               ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clk_dqs_2x                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                              ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                               ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                               ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                               ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                         ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                              ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                               ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                               ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; CLKOUT                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                ; CLKOUT                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement      ; OUTCLK                   ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                                      ; OUTCLK                   ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                          ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization             ; Q                        ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; okHost:okHI|ctrl_in[1]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUH[1]~input                                                                                                                                                                                                                                                                                                                                                      ; O                        ;                       ;
; okHost:okHI|ctrl_in[2]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUH[2]~input                                                                                                                                                                                                                                                                                                                                                      ; O                        ;                       ;
; okHost:okHI|ctrl_in[3]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUH[3]~input                                                                                                                                                                                                                                                                                                                                                      ; O                        ;                       ;
; okHost:okHI|ctrl_in[4]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUH[4]~input                                                                                                                                                                                                                                                                                                                                                      ; O                        ;                       ;
; okHost:okHI|data_in[0]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[0]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[1]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[1]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[2]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[2]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[3]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[3]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[4]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[4]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[5]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[5]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[6]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[6]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[7]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[7]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[8]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[8]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[9]                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[9]~input                                                                                                                                                                                                                                                                                                                                                     ; O                        ;                       ;
; okHost:okHI|data_in[10]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[10]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_in[11]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[11]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_in[12]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[12]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_in[13]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[13]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_in[14]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[14]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_in[15]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment  ; Q                        ;                ; okUHU[15]~input                                                                                                                                                                                                                                                                                                                                                    ; O                        ;                       ;
; okHost:okHI|data_out[0]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[0]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[1]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[1]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[2]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[2]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[3]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[3]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[4]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[4]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[5]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[5]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[6]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[6]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[7]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[7]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[8]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[8]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[9]                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[9]~output                                                                                                                                                                                                                                                                                                                                                    ; I                        ;                       ;
; okHost:okHI|data_out[10]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[10]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[11]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[11]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[12]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[12]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[13]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[13]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[14]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[14]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[15]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[15]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[16]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[16]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[17]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[17]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[18]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[18]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[19]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[19]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[20]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[20]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[21]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[21]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[22]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[22]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[23]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[23]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[24]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[24]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[25]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[25]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[26]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[26]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[27]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[27]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[28]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[28]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[29]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[29]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[30]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[30]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; okHost:okHI|data_out[31]                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment ; Q                        ;                ; okUHU[31]~output                                                                                                                                                                                                                                                                                                                                                   ; I                        ;                       ;
; adc_data[14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[31]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[45]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[57]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[57]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[81]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[81]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[89]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[89]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; adc_data[105]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[105]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; adc_data[120]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; adc_data[120]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]~DUPLICATE                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]~DUPLICATE                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]~DUPLICATE                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7]                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7]~DUPLICATE                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]~DUPLICATE                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~DUPLICATE                                                               ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER~DUPLICATE                                                                   ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~DUPLICATE                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                              ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                              ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[7]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[8]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[8]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[11]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[12]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[17]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[17]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[9]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[14]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[15]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_cnt[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[13]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[13]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[6]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[6]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[14]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[14]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[19]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[26]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[26]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][71]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][89]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem[0][90]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                    ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                       ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_shift_cnt_curr[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_io_cfg[16]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[7]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[9]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[14]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[16]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[21]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[23]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_rd[24]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_rd[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[4]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[5]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[9]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[10]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[14]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[15]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[16]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[17]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[19]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[20]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[23]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|avl_addr_wr[24]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|avl_addr_wr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; ddr3_test:ddr3_tb|burst_cnt[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|burst_cnt[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|burst_cnt[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|burst_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|burst_cnt[4]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|burst_cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|burst_cnt[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|burst_cnt[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|burst_cnt[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|burst_cnt[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; ddr3_test:ddr3_tb|state.s_read2                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|state.s_read2~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; ddr3_test:ddr3_tb|state.s_write1                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|state.s_write1~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; ddr3_test:ddr3_tb|state.s_write2                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; ddr3_test:ddr3_tb|state.s_write2~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[1]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[4]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[7]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|rdptr_g[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[4]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated|dffe2a[4]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|end_op_reg                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|end_op_reg~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[34]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[34]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[38]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[38]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[41]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[41]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[45]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[45]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[48]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[48]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[49]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[49]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[51]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[51]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[55]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg|dffs[55]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[1]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[7]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|R[7]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[7]~DUPLICATE                                                                                                                                                                                                                                                                  ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[17]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[17]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                  ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[0]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|av_readdata_pre[7]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|read_latency_shift_reg[0]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|wait_latency_counter[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[1]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[16]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[16]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[5]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src2[5]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[2]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[3]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc[7]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_ctrl_crst~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_valid                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_valid~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[7]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[6]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|d_writedata[7]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[5]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|data_out[5]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[4]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[4]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[5]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[5]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[8]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[12]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[12]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[13]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[13]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[16]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[16]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[18]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[18]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[23]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|timeout[23]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_mem_rd_en                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_mem_rd_en~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[15]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[15]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[13]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[15]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[15]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[17]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[27]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[27]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[6]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[6]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[17]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[17]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[8]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[8]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_idle                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_idle~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_reg2                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_reg2~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_wire1                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_cmd_wire1~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd3a                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd3a~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_read                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_read~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization        ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                          ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+---------------------------------+--------------------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                    ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                    ; Ignored Value ; Ignored Source             ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Location                                ;                                             ;              ; user_reset                                                                                                    ; PIN_U10       ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF           ; QSF Assignment             ;
; Global Signal                           ; Acoustics                                   ;              ; ddr3_interface_inst|ddr3_interface_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF           ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; Acoustics                                   ;              ; mem_dqs[0]                                                                                                    ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; Acoustics                                   ;              ; mem_dqs[1]                                                                                                    ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; Acoustics                                   ;              ; mem_dqs_n[0]                                                                                                  ; 0             ; QSF Assignment             ;
; D6 Delay (output register to io buffer) ; Acoustics                                   ;              ; mem_dqs_n[1]                                                                                                  ; 0             ; QSF Assignment             ;
; I/O Standard                            ; Acoustics                                   ;              ; test_out                                                                                                      ; 1.8 V         ; QSF Assignment             ;
; I/O Standard                            ; Acoustics                                   ;              ; user_reset                                                                                                    ; 2.5 V         ; QSF Assignment             ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register             ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                     ; on            ; Compiler or HDL Assignment ;
+-----------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7578 ) ; 0.00 % ( 0 / 7578 )        ; 0.00 % ( 0 / 7578 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7578 ) ; 0.00 % ( 0 / 7578 )        ; 0.00 % ( 0 / 7578 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6403 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 169 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 1006 )   ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,148 / 9,430         ; 23 %  ;
; ALMs needed [=A-B+C]                                        ; 2,148                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,613 / 9,430         ; 28 %  ;
;         [a] ALMs used for LUT logic and registers           ; 881                   ;       ;
;         [b] ALMs used for LUT logic                         ; 1,073                 ;       ;
;         [c] ALMs used for registers                         ; 619                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 487 / 9,430           ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 22 / 9,430            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ;       ;
;         [c] Due to LAB input limits                         ; 20                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 359 / 943             ; 38 %  ;
;     -- Logic LABs                                           ; 355                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,339                 ;       ;
;     -- 7 input functions                                    ; 21                    ;       ;
;     -- 6 input functions                                    ; 729                   ;       ;
;     -- 5 input functions                                    ; 606                   ;       ;
;     -- 4 input functions                                    ; 637                   ;       ;
;     -- <=3 input functions                                  ; 1,346                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 709                   ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,273                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,998 / 18,860        ; 16 %  ;
;         -- Secondary logic registers                        ; 275 / 18,860          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,026                 ;       ;
;         -- Routing optimization registers                   ; 247                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 109 / 224             ; 49 %  ;
;     -- Clock pins                                           ; 3 / 9                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
; I/O registers                                               ; 190                   ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 64 / 176              ; 36 %  ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 357,376 / 1,802,240   ; 20 %  ;
; Total block memory implementation bits                      ; 655,360 / 1,802,240   ; 36 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 25                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 4 / 4                 ; 100 % ;
; Global signals                                              ; 10                    ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 3 / 88                ; 3 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 6.0% / 6.0% / 6.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.3% / 24.6% / 23.3% ;       ;
; Maximum fan-out                                             ; 1356                  ;       ;
; Highest non-global fan-out                                  ; 643                   ;       ;
; Total fan-out                                               ; 30038                 ;       ;
; Average fan-out                                             ; 3.68                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2020 / 9430 ( 21 % )  ; 52 / 9430 ( < 1 % )  ; 76 / 9430 ( < 1 % )            ;
; ALMs needed [=A-B+C]                                        ; 2020                  ; 52                   ; 76                             ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2400 / 9430 ( 25 % )  ; 65 / 9430 ( < 1 % )  ; 149 / 9430 ( 2 % )             ;
;         [a] ALMs used for LUT logic and registers           ; 812                   ; 24                   ; 45                             ;
;         [b] ALMs used for LUT logic                         ; 1014                  ; 25                   ; 35                             ;
;         [c] ALMs used for registers                         ; 534                   ; 16                   ; 69                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 394 / 9430 ( 4 % )    ; 13 / 9430 ( < 1 % )  ; 82 / 9430 ( < 1 % )            ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 14 / 9430 ( < 1 % )   ; 0 / 9430 ( 0 % )     ; 9 / 9430 ( < 1 % )             ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 2                     ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 12                    ; 0                    ; 9                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 335 / 943 ( 36 % )    ; 9 / 943 ( < 1 % )    ; 35 / 943 ( 4 % )               ;
;     -- Logic LABs                                           ; 331                   ; 9                    ; 35                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 3221                  ; 91                   ; 97                             ;
;     -- 7 input functions                                    ; 20                    ; 0                    ; 1                              ;
;     -- 6 input functions                                    ; 677                   ; 12                   ; 40                             ;
;     -- 5 input functions                                    ; 543                   ; 22                   ; 41                             ;
;     -- 4 input functions                                    ; 606                   ; 16                   ; 15                             ;
;     -- <=3 input functions                                  ; 1305                  ; 41                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 603                   ; 10                   ; 96                             ;
; Memory ALUT usage                                           ; 70                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                                ;
;         -- Primary logic registers                          ; 2692 / 18860 ( 14 % ) ; 78 / 18860 ( < 1 % ) ; 228 / 18860 ( 1 % )            ;
;         -- Secondary logic registers                        ; 272 / 18860 ( 1 % )   ; 2 / 18860 ( < 1 % )  ; 1 / 18860 ( < 1 % )            ;
;     -- By function:                                         ;                       ;                      ;                                ;
;         -- Design implementation registers                  ; 2719                  ; 78                   ; 229                            ;
;         -- Routing optimization registers                   ; 245                   ; 2                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
;                                                             ;                       ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                              ;
; I/O pins                                                    ; 23                    ; 0                    ; 86                             ;
; I/O registers                                               ; 4                     ; 0                    ; 186                            ;
; Total block memory bits                                     ; 324608                ; 0                    ; 32768                          ;
; Total block memory implementation bits                      ; 614400                ; 0                    ; 40960                          ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 60 / 176 ( 34 % )     ; 0 / 176 ( 0 % )      ; 4 / 176 ( 2 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 104 ( 0 % )       ; 0 / 104 ( 0 % )      ; 8 / 104 ( 7 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 896 ( 0 % )       ; 0 / 896 ( 0 % )      ; 118 / 896 ( 13 % )             ;
; Double data rate I/O input circuitry                        ; 20 / 272 ( 7 % )      ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 78 / 272 ( 28 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )      ; 20 / 288 ( 6 % )               ;
; Impedance logic block                                       ; 0 / 10 ( 0 % )        ; 0 / 10 ( 0 % )       ; 1 / 10 ( 10 % )                ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Delay chain                                                 ; 0 / 880 ( 0 % )       ; 0 / 880 ( 0 % )      ; 62 / 880 ( 7 % )               ;
; Pin configuration                                           ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )      ; 20 / 256 ( 7 % )               ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Signal Splitter                                             ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 3 / 272 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 32 ( 0 % )        ; 0 / 32 ( 0 % )       ; 4 / 32 ( 12 % )                ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )      ; 16 / 112 ( 14 % )              ;
; Chip ID block                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; PHY Clock Buffer                                            ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 1 / 16 ( 6 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; LFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
; Fractional PLL                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 4 / 4 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 272 ( 0 % )       ; 0 / 272 ( 0 % )      ; 16 / 272 ( 5 % )               ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; PLL DLL Output                                              ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; PLL LVDS Output                                             ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                 ;
; PLL Output Counter                                          ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 9 / 36 ( 25 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 4 / 4 ( 100 % )                ;
; PLL Reference Clock Select Block                            ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 4 / 4 ( 100 % )                ;
; VFIFO                                                       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )       ; 2 / 16 ( 12 % )                ;
;                                                             ;                       ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                                ;
;     -- Input Connections                                    ; 3769                  ; 116                  ; 1141                           ;
;     -- Registered Input Connections                         ; 3264                  ; 89                   ; 400                            ;
;     -- Output Connections                                   ; 1094                  ; 216                  ; 3716                           ;
;     -- Registered Output Connections                        ; 542                   ; 216                  ; 27                             ;
;                                                             ;                       ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                                ;
;     -- Total Connections                                    ; 28300                 ; 812                  ; 8924                           ;
;     -- Registered Connections                               ; 15298                 ; 629                  ; 800                            ;
;                                                             ;                       ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                                ;
;     -- Top                                                  ; 2                     ; 220                  ; 4641                           ;
;     -- sld_hub:auto_hub                                     ; 220                   ; 0                    ; 112                            ;
;     -- hard_block:auto_generated_inst                       ; 4641                  ; 112                  ; 104                            ;
;                                                             ;                       ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                                ;
;     -- Input Ports                                          ; 41                    ; 38                   ; 1797                           ;
;     -- Output Ports                                         ; 48                    ; 55                   ; 152                            ;
;     -- Bidir Ports                                          ; 53                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 3                    ; 30                             ;
;     -- Registered Output Ports                              ; 0                     ; 22                   ; 25                             ;
;                                                             ;                       ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 4                    ; 16                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 25                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 30                   ; 1319                           ;
;     -- Output Ports with no Fanout                          ; 0                     ; 44                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; drdy_in      ; W2    ; 2A       ; 0            ; 18           ; 60           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; mem_rzqin[0] ; A12   ; 7A       ; 32           ; 45           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; miso_pa_in   ; G2    ; 2A       ; 0            ; 19           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_pf_in   ; Y3    ; 2A       ; 0            ; 18           ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_sa_in   ; D3    ; 2A       ; 0            ; 20           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; miso_sf_in   ; G1    ; 2A       ; 0            ; 19           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; okUH[0]      ; P9    ; 3B       ; 22           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[1]      ; M10   ; 3B       ; 24           ; 0            ; 0            ; 0                     ; 3                  ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[2]      ; L9    ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 17                 ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[3]      ; Y11   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 17                 ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; okUH[4]      ; W11   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; sys_clk_n    ; G11   ; 7A       ; 38           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sys_clk_p    ; H10   ; 7A       ; 38           ; 45           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; clk_out      ; E2    ; 2A       ; 0            ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[0]       ; A20   ; 7A       ; 46           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[1]       ; A22   ; 7A       ; 48           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[2]       ; B20   ; 7A       ; 50           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; yes        ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; led[3]       ; C20   ; 7A       ; 52           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[0]  ; C11   ; 8A       ; 22           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[10] ; B6    ; 8A       ; 12           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[11] ; B5    ; 8A       ; 12           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[12] ; C8    ; 8A       ; 10           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[13] ; B8    ; 8A       ; 10           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[14] ; H6    ; 8A       ; 8            ; 45           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[1]  ; B11   ; 8A       ; 22           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[2]  ; A8    ; 8A       ; 20           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[3]  ; A7    ; 8A       ; 20           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[4]  ; D11   ; 8A       ; 20           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[5]  ; E11   ; 8A       ; 20           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[6]  ; F8    ; 8A       ; 18           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[7]  ; E7    ; 8A       ; 18           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[8]  ; D9    ; 8A       ; 12           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_addr[9]  ; D8    ; 8A       ; 12           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[0]    ; C6    ; 8A       ; 16           ; 45           ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[1]    ; C10   ; 8A       ; 16           ; 45           ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ba[2]    ; C9    ; 8A       ; 16           ; 45           ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cas_n    ; A10   ; 8A       ; 14           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_cke[0]   ; B15   ; 7A       ; 43           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_clk[0]   ; J9    ; 8A       ; 18           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_clk_n[0] ; J8    ; 8A       ; 18           ; 45           ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; mem_cs_n[0]  ; H8    ; 8A       ; 10           ; 45           ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[0]    ; A15   ; 7A       ; 38           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_dm[1]    ; C19   ; 7A       ; 44           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_odt[0]   ; A13   ; 7A       ; 34           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_ras_n    ; A9    ; 8A       ; 14           ; 45           ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_reset_n  ; B22   ; 7A       ; 48           ; 45           ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; mem_we_n     ; E6    ; 8A       ; 8            ; 45           ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[0]      ; P12   ; 3B       ; 29           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[1]      ; R11   ; 3B       ; 29           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; okHU[2]      ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sclk_out     ; N1    ; 2A       ; 0            ; 20           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; start        ; C2    ; 2A       ; 0            ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_out[0]  ; T13   ; 4A       ; 34           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_out[1]  ; R12   ; 4A       ; 34           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_out[2]  ; AB16  ; 4A       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_out[3]  ; AB15  ; 4A       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                           ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mem_dq[0]    ; F12   ; 7A       ; 32           ; 45           ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[10]   ; B18   ; 7A       ; 40           ; 45           ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[11]   ; A17   ; 7A       ; 42           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[12]   ; C15   ; 7A       ; 43           ; 45           ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[13]   ; C16   ; 7A       ; 43           ; 45           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[14]   ; B16   ; 7A       ; 43           ; 45           ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[15]   ; C18   ; 7A       ; 44           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[1]    ; E12   ; 7A       ; 32           ; 45           ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dq[2]    ; B12   ; 7A       ; 32           ; 45           ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; mem_dq[3]    ; B13   ; 7A       ; 34           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; mem_dq[4]    ; C13   ; 7A       ; 36           ; 45           ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; mem_dq[5]    ; D13   ; 7A       ; 36           ; 45           ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; mem_dq[6]    ; C14   ; 7A       ; 36           ; 45           ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; mem_dq[7]    ; A14   ; 7A       ; 38           ; 45           ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; mem_dq[8]    ; E14   ; 7A       ; 40           ; 45           ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; mem_dq[9]    ; F15   ; 7A       ; 40           ; 45           ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; mem_dqs[0]   ; H9    ; 7A       ; 34           ; 45           ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs[1]   ; G12   ; 7A       ; 42           ; 45           ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; mem_dqs_n[0] ; G8    ; 7A       ; 34           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; mem_dqs_n[1] ; H12   ; 7A       ; 42           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; okAA         ; T10   ; 3B       ; 29           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_t                                                                                                                                                                                                                                          ;
; okUHU[0]     ; AA7   ; 3B       ; 18           ; 0            ; 51           ; 0                     ; 6                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[10]    ; M6    ; 3A       ; 11           ; 0            ; 17           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[11]    ; R6    ; 3A       ; 11           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[12]    ; M7    ; 3A       ; 11           ; 0            ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[13]    ; L7    ; 3A       ; 12           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[14]    ; R7    ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[15]    ; L8    ; 3A       ; 12           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[16]    ; W8    ; 3B       ; 16           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[17]    ; V8    ; 3B       ; 16           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[18]    ; M8    ; 3B       ; 16           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[19]    ; N8    ; 3B       ; 16           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[1]     ; W7    ; 3B       ; 19           ; 0            ; 34           ; 0                     ; 5                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[20]    ; N10   ; 3B       ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[21]    ; N9    ; 3B       ; 18           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[22]    ; R10   ; 3B       ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[23]    ; AA10  ; 3B       ; 23           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[24]    ; Y9    ; 3B       ; 23           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[25]    ; R9    ; 3B       ; 22           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[26]    ; V9    ; 3B       ; 19           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[27]    ; U8    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[28]    ; AA8   ; 3B       ; 22           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[29]    ; AB8   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[2]     ; T7    ; 3A       ; 12           ; 0            ; 0            ; 0                     ; 5                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[30]    ; T9    ; 3A       ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[31]    ; T8    ; 3A       ; 14           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[3]     ; Y7    ; 3B       ; 19           ; 0            ; 51           ; 0                     ; 4                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[4]     ; AB7   ; 3B       ; 18           ; 0            ; 34           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[5]     ; U7    ; 3A       ; 10           ; 0            ; 91           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[6]     ; P6    ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[7]     ; U6    ; 3A       ; 10           ; 0            ; 74           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[8]     ; N6    ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
; okUHU[9]     ; R5    ; 3A       ; 11           ; 0            ; 51           ; 0                     ; 3                  ; no     ; yes            ; yes             ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; okHost:okHI|data_valid (inverted)                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 14 / 16 ( 88 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 27 / 32 ( 84 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 4 / 48 ( 8 % )   ; 1.8V          ; --           ; 2.5V          ;
; 5A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 32 / 48 ( 67 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 8A       ; 24 / 32 ( 75 % ) ; 1.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 258        ; 8A       ; mem_addr[3]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 256        ; 8A       ; mem_addr[2]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 270        ; 8A       ; mem_ras_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 268        ; 8A       ; mem_cas_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 250        ; 7A       ; mem_rzqin[0]                    ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 244        ; 7A       ; mem_odt[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 238        ; 7A       ; mem_dq[7]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 236        ; 7A       ; mem_dm[0]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 230        ; 7A       ; mem_dq[11]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 216        ; 7A       ; led[0]                          ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 214        ; 7A       ; led[1]                          ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA1      ; 29         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA2      ; 31         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; okUHU[0]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA8      ; 89         ; 3B       ; okUHU[28]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 92         ; 3B       ; okUHU[23]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA15     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA17     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AA22     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB6      ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB7      ; 81         ; 3B       ; okUHU[4]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB8      ; 87         ; 3B       ; okUHU[29]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB9      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; okHU[2]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB13     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; test_out[3]                     ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 116        ; 4A       ; test_out[2]                     ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 274        ; 8A       ; mem_addr[11]                    ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 272        ; 8A       ; mem_addr[10]                    ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; B8       ; 278        ; 8A       ; mem_addr[13]                    ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 254        ; 8A       ; mem_addr[1]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 248        ; 7A       ; mem_dq[2]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 246        ; 7A       ; mem_dq[3]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 226        ; 7A       ; mem_cke[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B16      ; 224        ; 7A       ; mem_dq[14]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 232        ; 7A       ; mem_dq[10]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 208        ; 7A       ; led[2]                          ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 212        ; 7A       ; mem_reset_n                     ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; start                           ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 291        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 264        ; 8A       ; mem_ba[0]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C8       ; 276        ; 8A       ; mem_addr[12]                    ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 265        ; 8A       ; mem_ba[2]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 263        ; 8A       ; mem_ba[1]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ; 252        ; 8A       ; mem_addr[0]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; mem_dq[4]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 240        ; 7A       ; mem_dq[6]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 225        ; 7A       ; mem_dq[12]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 223        ; 7A       ; mem_dq[13]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 222        ; 7A       ; mem_dq[15]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 220        ; 7A       ; mem_dm[1]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ; 206        ; 7A       ; led[3]                          ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C21      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 23         ; 2A       ; miso_sa_in                      ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D6       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 273        ; 8A       ; mem_addr[9]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ; 271        ; 8A       ; mem_addr[8]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 255        ; 8A       ; mem_addr[4]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D13      ; 239        ; 7A       ; mem_dq[5]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D14      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; D17      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 207        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; 2A       ; clk_out                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 280        ; 8A       ; mem_we_n                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ; 262        ; 8A       ; mem_addr[7]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; E9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E10      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 257        ; 8A       ; mem_addr[5]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 247        ; 7A       ; mem_dq[1]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 233        ; 7A       ; mem_dq[8]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E15      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 292        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ; 260        ; 8A       ; mem_addr[6]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F12      ; 249        ; 7A       ; mem_dq[0]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 231        ; 7A       ; mem_dq[9]                       ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F19      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F20      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 24         ; 2A       ; miso_sf_in                      ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G2       ; 26         ; 2A       ; miso_pa_in                      ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 245        ; 7A       ; mem_dqs_n[0]                    ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 237        ; 7A       ; sys_clk_n                       ; input  ; LVDS                            ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 227        ; 7A       ; mem_dqs[1]                      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G18      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G19      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 287        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 279        ; 8A       ; mem_addr[14]                    ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H8       ; 275        ; 8A       ; mem_cs_n[0]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 243        ; 7A       ; mem_dqs[0]                      ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 235        ; 7A       ; sys_clk_p                       ; input  ; LVDS                            ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; H12      ; 229        ; 7A       ; mem_dqs_n[1]                    ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; H16      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H19      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 261        ; 8A       ; mem_clk_n[0]                    ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; mem_clk[0]                      ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ; 180        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J17      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J18      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J19      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 285        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ; 178        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K17      ; 172        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 67         ; 3A       ; okUHU[13]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 69         ; 3A       ; okUHU[15]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L9       ; 94         ; 3B       ; okUH[2]                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L17      ; 170        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 56         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; M6       ; 62         ; 3A       ; okUHU[10]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M7       ; 64         ; 3A       ; okUHU[12]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M8       ; 77         ; 3B       ; okUHU[18]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M10      ; 96         ; 3B       ; okUH[1]                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N1       ; 20         ; 2A       ; sclk_out                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 60         ; 3A       ; okUHU[8]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 75         ; 3B       ; okUHU[19]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N9       ; 78         ; 3B       ; okUHU[21]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N10      ; 80         ; 3B       ; okUHU[20]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N20      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 58         ; 3A       ; okUHU[6]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 88         ; 3B       ; okUH[0]                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 105        ; 3B       ; okHU[0]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; R5       ; 63         ; 3A       ; okUHU[9]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R6       ; 65         ; 3A       ; okUHU[11]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3A       ; okUHU[14]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 86         ; 3B       ; okUHU[25]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 104        ; 3B       ; okUHU[22]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 103        ; 3B       ; okHU[1]                         ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 111        ; 4A       ; test_out[1]                     ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 165        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 164        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 68         ; 3A       ; okUHU[2]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T8       ; 70         ; 3A       ; okUHU[31]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ; 72         ; 3A       ; okUHU[30]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 102        ; 3B       ; okAA                            ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T12      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 113        ; 4A       ; test_out[0]                     ; output ; 1.8 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T16      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; T17      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 160        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T22      ; 162        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; okUHU[7]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; okUHU[5]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U8       ; 83         ; 3B       ; okUHU[27]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U15      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U20      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; U21      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U22      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                           ;                     ; --           ; N               ; no       ; Off          ;
; V6       ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V8       ; 74         ; 3B       ; okUHU[17]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V9       ; 85         ; 3B       ; okUHU[26]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V10      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V11      ;            ;          ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; V13      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V15      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 157        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 155        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; drdy_in                         ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; W6       ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 84         ; 3B       ; okUHU[1]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W8       ; 76         ; 3B       ; okUHU[16]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ; 95         ; 3B       ; okUH[4]                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W12      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W14      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; W16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; miso_pf_in                      ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y7       ; 82         ; 3B       ; okUHU[3]                        ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ; 93         ; 3B       ; okUHU[24]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 97         ; 3B       ; okUH[3]                         ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y12      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y14      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V                ; --           ;                 ; --       ; --           ;
; Y19      ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X54_Y42_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                        ; Removed Component                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHY Clock Buffers                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                  ;
;  ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                            ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf    ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf     ;
;   --                                                                                                                                                                                       ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; okHU[0]      ; Missing drive strength and slew rate ;
; okHU[1]      ; Missing drive strength and slew rate ;
; okHU[2]      ; Missing drive strength and slew rate ;
; led[0]       ; Missing drive strength and slew rate ;
; led[1]       ; Missing drive strength and slew rate ;
; led[2]       ; Missing drive strength and slew rate ;
; led[3]       ; Missing drive strength and slew rate ;
; mem_addr[0]  ; Missing slew rate                    ;
; mem_addr[1]  ; Missing slew rate                    ;
; mem_addr[2]  ; Missing slew rate                    ;
; mem_addr[3]  ; Missing slew rate                    ;
; mem_addr[4]  ; Missing slew rate                    ;
; mem_addr[5]  ; Missing slew rate                    ;
; mem_addr[6]  ; Missing slew rate                    ;
; mem_addr[7]  ; Missing slew rate                    ;
; mem_addr[8]  ; Missing slew rate                    ;
; mem_addr[9]  ; Missing slew rate                    ;
; mem_addr[10] ; Missing slew rate                    ;
; mem_addr[11] ; Missing slew rate                    ;
; mem_addr[12] ; Missing slew rate                    ;
; mem_addr[13] ; Missing slew rate                    ;
; mem_addr[14] ; Missing slew rate                    ;
; mem_ba[0]    ; Missing slew rate                    ;
; mem_ba[1]    ; Missing slew rate                    ;
; mem_ba[2]    ; Missing slew rate                    ;
; mem_cas_n    ; Missing slew rate                    ;
; mem_cke[0]   ; Missing slew rate                    ;
; mem_cs_n[0]  ; Missing slew rate                    ;
; mem_odt[0]   ; Missing slew rate                    ;
; mem_ras_n    ; Missing slew rate                    ;
; mem_we_n     ; Missing slew rate                    ;
; mem_reset_n  ; Missing slew rate                    ;
; sclk_out     ; Missing drive strength and slew rate ;
; start        ; Missing drive strength and slew rate ;
; clk_out      ; Missing drive strength and slew rate ;
; test_out[0]  ; Missing drive strength and slew rate ;
; test_out[1]  ; Missing drive strength and slew rate ;
; test_out[2]  ; Missing drive strength and slew rate ;
; test_out[3]  ; Missing drive strength and slew rate ;
; okUHU[0]     ; Missing drive strength and slew rate ;
; okUHU[1]     ; Missing drive strength and slew rate ;
; okUHU[2]     ; Missing drive strength and slew rate ;
; okUHU[3]     ; Missing drive strength and slew rate ;
; okUHU[4]     ; Missing drive strength and slew rate ;
; okUHU[5]     ; Missing drive strength and slew rate ;
; okUHU[6]     ; Missing drive strength and slew rate ;
; okUHU[7]     ; Missing drive strength and slew rate ;
; okUHU[8]     ; Missing drive strength and slew rate ;
; okUHU[9]     ; Missing drive strength and slew rate ;
; okUHU[10]    ; Missing drive strength and slew rate ;
; okUHU[11]    ; Missing drive strength and slew rate ;
; okUHU[12]    ; Missing drive strength and slew rate ;
; okUHU[13]    ; Missing drive strength and slew rate ;
; okUHU[14]    ; Missing drive strength and slew rate ;
; okUHU[15]    ; Missing drive strength and slew rate ;
; okUHU[16]    ; Missing drive strength and slew rate ;
; okUHU[17]    ; Missing drive strength and slew rate ;
; okUHU[18]    ; Missing drive strength and slew rate ;
; okUHU[19]    ; Missing drive strength and slew rate ;
; okUHU[20]    ; Missing drive strength and slew rate ;
; okUHU[21]    ; Missing drive strength and slew rate ;
; okUHU[22]    ; Missing drive strength and slew rate ;
; okUHU[23]    ; Missing drive strength and slew rate ;
; okUHU[24]    ; Missing drive strength and slew rate ;
; okUHU[25]    ; Missing drive strength and slew rate ;
; okUHU[26]    ; Missing drive strength and slew rate ;
; okUHU[27]    ; Missing drive strength and slew rate ;
; okUHU[28]    ; Missing drive strength and slew rate ;
; okUHU[29]    ; Missing drive strength and slew rate ;
; okUHU[30]    ; Missing drive strength and slew rate ;
; okUHU[31]    ; Missing drive strength and slew rate ;
; okAA         ; Missing drive strength and slew rate ;
; mem_clk_n[0] ; Missing location assignment          ;
; mem_dqs_n[0] ; Missing location assignment          ;
; mem_dqs_n[1] ; Missing location assignment          ;
+--------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
;                                                                                                                                            ;                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                          ;                                                                                                                         ;
;     -- PLL Type                                                                                                                            ; Integer PLL                                                                                                             ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X0_Y38_N0                                                                                                 ;
;     -- PLL Feedback clock type                                                                                                             ; Global Clock                                                                                                            ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                             ; 800000 to 400000 Hz                                                                                                     ;
;     -- Reference Clock Frequency                                                                                                           ; 100.0 MHz                                                                                                               ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                   ; 966.666666 MHz                                                                                                          ;
;     -- PLL Operation Mode                                                                                                                  ; Normal                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                   ; 62.068966 MHz                                                                                                           ;
;     -- PLL Freq Max Lock                                                                                                                   ; 134.482758 MHz                                                                                                          ;
;     -- PLL Enable                                                                                                                          ; On                                                                                                                      ;
;     -- PLL Fractional Division                                                                                                             ; N/A                                                                                                                     ;
;     -- M Counter                                                                                                                           ; 58                                                                                                                      ;
;     -- N Counter                                                                                                                           ; 6                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                   ;                                                                                                                         ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X0_Y44_N0                                                                                               ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_2                                                                                                                   ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                                                                                                                ;
;             -- ADJPLLIN source                                                                                                             ; N/A                                                                                                                     ;
;             -- CORECLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                                                                                                                     ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                                                                                                                     ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- CLKIN(0) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                             ; sys_clk_io                                                                                                              ;
;             -- CLKIN(3) source                                                                                                             ; N/A                                                                                                                     ;
;     -- PLL Output Counter                                                                                                                  ;                                                                                                                         ;
;         -- master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER           ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 16.38418 MHz                                                                                                            ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y42_N1                                                                                              ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; On                                                                                                                      ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 59                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;                                                                                                                                            ;                                                                                                                         ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll1~FRACTIONAL_PLL                    ;                                                                                                                         ;
;     -- PLL Type                                                                                                                            ; Integer PLL                                                                                                             ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X54_Y38_N0                                                                                                ;
;     -- PLL Feedback clock type                                                                                                             ; none                                                                                                                    ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                             ; 1200000 to 600000 Hz                                                                                                    ;
;     -- Reference Clock Frequency                                                                                                           ; 100.0 MHz                                                                                                               ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                   ; 333.333333 MHz                                                                                                          ;
;     -- PLL Operation Mode                                                                                                                  ; Direct                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                   ; 90.000000 MHz                                                                                                           ;
;     -- PLL Freq Max Lock                                                                                                                   ; 195.000000 MHz                                                                                                          ;
;     -- PLL Enable                                                                                                                          ; On                                                                                                                      ;
;     -- PLL Fractional Division                                                                                                             ; N/A                                                                                                                     ;
;     -- M Counter                                                                                                                           ; 20                                                                                                                      ;
;     -- N Counter                                                                                                                           ; 6                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                   ;                                                                                                                         ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X54_Y44_N0                                                                                              ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_0                                                                                                                   ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                                                                                                                ;
;             -- ADJPLLIN source                                                                                                             ; N/A                                                                                                                     ;
;             -- CORECLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                                                                                                                     ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                                                                                                                     ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- CLKIN(0) source                                                                                                             ; sys_clk_io                                                                                                              ;
;             -- CLKIN(1) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                             ; N/A                                                                                                                     ;
;     -- PLL Output Counter                                                                                                                  ;                                                                                                                         ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll1~PLL_OUTPUT_COUNTER     ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 333.333333 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y38_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                                                                                                                     ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 1                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll6~PLL_OUTPUT_COUNTER     ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 66.666666 MHz                                                                                                           ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y37_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; On                                                                                                                      ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 9.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 5                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 1                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll7~PLL_OUTPUT_COUNTER     ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 22.222222 MHz                                                                                                           ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y39_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; On                                                                                                                      ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 15                                                                                                                      ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 333.333333 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y43_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                                                                                                                     ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 1                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll3~PLL_OUTPUT_COUNTER     ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 333.333333 MHz                                                                                                          ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y44_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                                                                                                                     ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 270.000000 degrees                                                                                                      ;
;             -- C Counter                                                                                                                   ; 1                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 6                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;         -- ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 66.666666 MHz                                                                                                           ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y42_N1                                                                                             ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; On                                                                                                                      ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 9.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 5                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 1                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;                                                                                                                                            ;                                                                                                                         ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                            ;                                                                                                                         ;
;     -- PLL Type                                                                                                                            ; Integer PLL                                                                                                             ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X0_Y1_N0                                                                                                  ;
;     -- PLL Feedback clock type                                                                                                             ; Global Clock                                                                                                            ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                             ; 1200000 to 600000 Hz                                                                                                    ;
;     -- Reference Clock Frequency                                                                                                           ; 100.81 MHz                                                                                                              ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                   ; 806.48 MHz                                                                                                              ;
;     -- PLL Operation Mode                                                                                                                  ; Source Synchronous                                                                                                      ;
;     -- PLL Freq Min Lock                                                                                                                   ; 75.000000 MHz                                                                                                           ;
;     -- PLL Freq Max Lock                                                                                                                   ; 162.500000 MHz                                                                                                          ;
;     -- PLL Enable                                                                                                                          ; On                                                                                                                      ;
;     -- PLL Fractional Division                                                                                                             ; N/A                                                                                                                     ;
;     -- M Counter                                                                                                                           ; 16                                                                                                                      ;
;     -- N Counter                                                                                                                           ; 2                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                   ;                                                                                                                         ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X0_Y7_N0                                                                                                ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; clk_0                                                                                                                   ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                                                                                                                ;
;             -- ADJPLLIN source                                                                                                             ; N/A                                                                                                                     ;
;             -- CORECLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                                                                                                                     ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                                                                                                                     ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- CLKIN(0) source                                                                                                             ; okUH[0]~input                                                                                                           ;
;             -- CLKIN(1) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                             ; N/A                                                                                                                     ;
;     -- PLL Output Counter                                                                                                                  ;                                                                                                                         ;
;         -- okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                             ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 100.81 MHz                                                                                                              ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X0_Y0_N1                                                                                               ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                                                                                                                     ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 286.875000 degrees                                                                                                      ;
;             -- C Counter                                                                                                                   ; 8                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 3                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 7                                                                                                                       ;
;                                                                                                                                            ;                                                                                                                         ;
; mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                      ;                                                                                                                         ;
;     -- PLL Type                                                                                                                            ; Integer PLL                                                                                                             ;
;     -- PLL Location                                                                                                                        ; FRACTIONALPLL_X54_Y1_N0                                                                                                 ;
;     -- PLL Feedback clock type                                                                                                             ; Global Clock                                                                                                            ;
;     -- PLL Bandwidth                                                                                                                       ; Auto                                                                                                                    ;
;         -- PLL Bandwidth Range                                                                                                             ; 2100000 to 2100000 Hz                                                                                                   ;
;     -- Reference Clock Frequency                                                                                                           ; 333.333333 MHz                                                                                                          ;
;     -- Reference Clock Sourced by                                                                                                          ; Dedicated Pin                                                                                                           ;
;     -- PLL VCO Frequency                                                                                                                   ; 333.333333 MHz                                                                                                          ;
;     -- PLL Operation Mode                                                                                                                  ; Normal                                                                                                                  ;
;     -- PLL Freq Min Lock                                                                                                                   ; 300.000000 MHz                                                                                                          ;
;     -- PLL Freq Max Lock                                                                                                                   ; 650.000000 MHz                                                                                                          ;
;     -- PLL Enable                                                                                                                          ; On                                                                                                                      ;
;     -- PLL Fractional Division                                                                                                             ; N/A                                                                                                                     ;
;     -- M Counter                                                                                                                           ; 2                                                                                                                       ;
;     -- N Counter                                                                                                                           ; 2                                                                                                                       ;
;     -- PLL Refclk Select                                                                                                                   ;                                                                                                                         ;
;             -- PLL Refclk Select Location                                                                                                  ; PLLREFCLKSELECT_X54_Y7_N0                                                                                               ;
;             -- PLL Reference Clock Input 0 source                                                                                          ; core_ref_clk                                                                                                            ;
;             -- PLL Reference Clock Input 1 source                                                                                          ; ref_clk1                                                                                                                ;
;             -- ADJPLLIN source                                                                                                             ; N/A                                                                                                                     ;
;             -- CORECLKIN source                                                                                                            ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_afi_clk~CLKENA0 ;
;             -- IQTXRXCLKIN source                                                                                                          ; N/A                                                                                                                     ;
;             -- PLLIQCLKIN source                                                                                                           ; N/A                                                                                                                     ;
;             -- RXIQCLKIN source                                                                                                            ; N/A                                                                                                                     ;
;             -- CLKIN(0) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(1) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(2) source                                                                                                             ; N/A                                                                                                                     ;
;             -- CLKIN(3) source                                                                                                             ; N/A                                                                                                                     ;
;     -- PLL Output Counter                                                                                                                  ;                                                                                                                         ;
;         -- mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                       ;                                                                                                                         ;
;             -- Output Clock Frequency                                                                                                      ; 83.333333 MHz                                                                                                           ;
;             -- Output Clock Location                                                                                                       ; PLLOUTPUTCOUNTER_X54_Y6_N1                                                                                              ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                      ; Off                                                                                                                     ;
;             -- Duty Cycle                                                                                                                  ; 50.0000                                                                                                                 ;
;             -- Phase Shift                                                                                                                 ; 0.000000 degrees                                                                                                        ;
;             -- C Counter                                                                                                                   ; 4                                                                                                                       ;
;             -- C Counter PH Mux PRST                                                                                                       ; 0                                                                                                                       ;
;             -- C Counter PRST                                                                                                              ; 1                                                                                                                       ;
;                                                                                                                                            ;                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                            ; Entity Name                                                          ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
; |Acoustics                                                                                                                                          ; 2147.5 (6.8)         ; 2612.0 (71.3)                    ; 486.0 (64.5)                                      ; 21.5 (0.0)                       ; 40.0 (0.0)           ; 3339 (13)           ; 3273 (146)                ; 190 (190)     ; 357376            ; 64    ; 0          ; 109  ; 0            ; |Acoustics                                                                                                                                                                                                                                                                                                                                                     ; Acoustics                                                            ; work           ;
;    |ddr3_interface:ddr3_interface_inst|                                                                                                             ; 1060.0 (0.0)         ; 1277.5 (0.0)                     ; 220.0 (0.0)                                       ; 2.5 (0.0)                        ; 40.0 (0.0)           ; 1552 (0)            ; 1352 (0)                  ; 0 (0)         ; 190976            ; 35    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst                                                                                                                                                                                                                                                                                                                  ; ddr3_interface                                                       ; ddr3_interface ;
;       |ddr3_interface_0002:ddr3_interface_inst|                                                                                                     ; 1060.0 (0.0)         ; 1277.5 (0.0)                     ; 220.0 (0.0)                                       ; 2.5 (0.0)                        ; 40.0 (0.0)           ; 1552 (0)            ; 1352 (0)                  ; 0 (0)         ; 190976            ; 35    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst                                                                                                                                                                                                                                                                          ; ddr3_interface_0002                                                  ; ddr3_interface ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                          ; altera_mem_if_dll_cyclonev                                           ; ddr3_interface ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                     ; altera_mem_if_hard_memory_controller_top_cyclonev                    ; ddr3_interface ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                          ; altera_mem_if_oct_cyclonev                                           ; ddr3_interface ;
;          |ddr3_interface_dmaster:dmaster|                                                                                                           ; 330.7 (0.0)          ; 418.0 (0.0)                      ; 87.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 532 (0)             ; 496 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster                                                                                                                                                                                                                                           ; ddr3_interface_dmaster                                               ; ddr3_interface ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 108.3 (0.0)          ; 138.9 (0.0)                      ; 30.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 186 (0)             ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; altera_avalon_packets_to_master                                      ; ddr3_interface ;
;                |packets_to_master:p2m|                                                                                                              ; 108.3 (108.3)        ; 138.9 (138.9)                    ; 30.6 (30.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 186 (186)           ; 156 (156)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; packets_to_master                                                    ; ddr3_interface ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 14.2 (14.2)          ; 14.2 (14.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; altsyncram                                                           ; work           ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; altsyncram_g0n1                                                      ; work           ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 8.0 (8.0)            ; 10.3 (10.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; altera_avalon_st_bytes_to_packets                                    ; ddr3_interface ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 185.7 (0.0)          ; 238.6 (0.0)                      ; 52.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 282 (0)             ; 294 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; altera_avalon_st_jtag_interface                                      ; ddr3_interface ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 184.6 (0.0)          ; 237.2 (0.0)                      ; 52.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 294 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; altera_jtag_dc_streaming                                             ; ddr3_interface ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 11.6 (3.7)           ; 24.6 (9.3)                       ; 13.0 (5.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 54 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; altera_avalon_st_clock_crosser                                       ; ddr3_interface ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 7.4 (7.4)            ; 10.8 (10.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; altera_avalon_st_pipeline_base                                       ; ddr3_interface ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                       ; altera_std_synchronizer_nocut                                        ; ddr3_interface ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                         ; 0.2 (0.2)            ; 3.6 (3.6)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                       ; altera_std_synchronizer_nocut                                        ; ddr3_interface ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 0.9 (0.8)            ; 12.8 (8.3)                       ; 11.9 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; altera_jtag_src_crosser                                              ; ddr3_interface ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; altera_jtag_control_signal_crosser                                   ; ddr3_interface ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; altera_std_synchronizer                                              ; work           ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 171.4 (166.5)        ; 198.5 (187.5)                    ; 27.1 (21.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 268 (261)           ; 210 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; altera_jtag_streaming                                                ; ddr3_interface ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; altera_avalon_st_idle_inserter                                       ; ddr3_interface ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.1 (2.1)            ; 2.7 (2.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; altera_avalon_st_idle_remover                                        ; ddr3_interface ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; altera_std_synchronizer                                              ; work           ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; altera_std_synchronizer                                              ; work           ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; altera_std_synchronizer                                              ; work           ;
;                |altera_jtag_sld_node:node|                                                                                                          ; 1.2 (0.0)            ; 1.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; altera_jtag_sld_node                                                 ; ddr3_interface ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                               ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; sld_virtual_jtag_basic                                               ; work           ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; altera_avalon_st_packets_to_bytes                                    ; ddr3_interface ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; altera_reset_controller                                              ; ddr3_interface ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; altera_reset_synchronizer                                            ; ddr3_interface ;
;          |ddr3_interface_p0:p0|                                                                                                                     ; 6.3 (0.0)            ; 15.0 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0                                                                                                                                                                                                                                                     ; ddr3_interface_p0                                                    ; ddr3_interface ;
;             |ddr3_interface_p0_acv_hard_memphy:umemphy|                                                                                             ; 6.3 (6.0)            ; 15.0 (6.5)                       ; 8.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                           ; ddr3_interface_p0_acv_hard_memphy                                    ; ddr3_interface ;
;                |ddr3_interface_p0_acv_hard_io_pads:uio_pads|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads                                                                                                                                                               ; ddr3_interface_p0_acv_hard_io_pads                                   ; ddr3_interface ;
;                   |ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                       ; ddr3_interface_p0_acv_hard_addr_cmd_pads                             ; ddr3_interface ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                  ; altddio_out                                                          ; work           ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                      ; ddio_out_uqe                                                         ; work           ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                  ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                   ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                      |ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator                                    ; ddr3_interface_p0_clock_pair_generator                               ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:uaddress_pad|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:uaddress_pad                                                           ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ubank_pad|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ubank_pad                                                              ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ucmd_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ucmd_pad                                                               ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                      |ddr3_interface_p0_generic_ddio:ureset_n_pad|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_generic_ddio:ureset_n_pad                                                           ; ddr3_interface_p0_generic_ddio                                       ; ddr3_interface ;
;                   |ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                           ; ddr3_interface_p0_altdqdqs                                           ; ddr3_interface ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; ddr3_interface ;
;                   |ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                           ; ddr3_interface_p0_altdqdqs                                           ; ddr3_interface ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev                          ; ddr3_interface ;
;                |ddr3_interface_p0_acv_ldc:memphy_ldc|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_ldc:memphy_ldc                                                                                                                                                                      ; ddr3_interface_p0_acv_ldc                                            ; ddr3_interface ;
;                |ddr3_interface_p0_reset:ureset|                                                                                                     ; 0.3 (0.3)            ; 8.5 (0.5)                        ; 8.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset                                                                                                                                                                            ; ddr3_interface_p0_reset                                              ; ddr3_interface ;
;                   |ddr3_interface_p0_reset_sync:ureset_avl_clk|                                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk                                                                                                                                ; ddr3_interface_p0_reset_sync                                         ; ddr3_interface ;
;                   |ddr3_interface_p0_reset_sync:ureset_scc_clk|                                                                                     ; 0.0 (0.0)            ; 7.0 (7.0)                        ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk                                                                                                                                ; ddr3_interface_p0_reset_sync                                         ; ddr3_interface ;
;          |ddr3_interface_pll0:pll0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0                                                                                                                                                                                                                                                 ; ddr3_interface_pll0                                                  ; ddr3_interface ;
;          |ddr3_interface_s0:s0|                                                                                                                     ; 723.0 (0.0)          ; 844.5 (0.0)                      ; 124.0 (0.0)                                       ; 2.5 (0.0)                        ; 40.0 (0.0)           ; 1005 (0)            ; 827 (0)                   ; 0 (0)         ; 190464            ; 34    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0                                                                                                                                                                                                                                                     ; ddr3_interface_s0                                                    ; ddr3_interface ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 43.1 (43.1)          ; 64.6 (64.6)                      ; 21.5 (21.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                  ; altera_avalon_mm_bridge                                              ; ddr3_interface ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 244.2 (243.9)        ; 286.8 (286.5)                    ; 45.2 (45.1)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 389 (389)           ; 325 (324)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                              ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst                        ; ddr3_interface ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ; ddr3_interface ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                 ; altsyncram                                                           ; work           ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated  ; altsyncram_mri1                                                      ; work           ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                           ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ; ddr3_interface ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                 ; altsyncram                                                           ; work           ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated  ; altsyncram_mri1                                                      ; work           ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                        ; altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench             ; ddr3_interface ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                           ; altera_mem_if_sequencer_mem_no_ifdef_params                          ; ddr3_interface ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                 ; altsyncram                                                           ; work           ;
;                   |altsyncram_d0k1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 32    ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated                                                                                                                                  ; altsyncram_d0k1                                                      ; work           ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 4.8 (4.8)            ; 7.5 (7.5)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                           ; altera_mem_if_sequencer_rst                                          ; ddr3_interface ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                     ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                   ; altera_mem_if_simple_avalon_mm_bridge                                ; ddr3_interface ;
;             |ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 156.8 (0.0)          ; 186.8 (0.0)                      ; 29.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 277 (0)             ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0                                  ; ddr3_interface ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                           ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                              ; 8.0 (8.0)            ; 9.0 (9.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                         ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                   ; 4.4 (4.4)            ; 5.1 (5.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                              ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                               ; altera_avalon_sc_fifo                                                ; ddr3_interface ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                              ; 0.1 (0.1)            ; 1.2 (1.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                         ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_agent:cpu_inst_instruction_master_agent|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_instruction_master_agent                                                                                                                                  ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                ; altera_merlin_master_agent                                           ; ddr3_interface ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                    ; 7.7 (7.7)            ; 10.2 (10.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                               ; altera_merlin_master_translator                                      ; ddr3_interface ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                             ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                        ; altera_merlin_master_translator                                      ; ddr3_interface ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                        ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                   ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                    ; altera_merlin_slave_agent                                            ; ddr3_interface ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                           ; 9.1 (9.1)            ; 11.0 (11.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                      ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                    ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                              ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                         ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                               ; 3.3 (3.3)            ; 4.8 (4.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                          ; altera_merlin_slave_translator                                       ; ddr3_interface ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                ; 4.2 (4.2)            ; 4.7 (4.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                           ; altera_merlin_traffic_limiter                                        ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                       ; ddr3_interface_s0_mm_interconnect_0_cmd_demux                        ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 5.0 (5.0)            ; 5.2 (5.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_cmd_demux_001                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                        ; 45.5 (37.8)          ; 57.0 (48.0)                      ; 11.5 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (67)             ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_cmd_mux_001                      ; ddr3_interface ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 7.7 (6.3)            ; 9.0 (7.0)                        ; 1.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (8)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                      ; altera_merlin_arbitrator                                             ; ddr3_interface ;
;                      |altera_merlin_arb_adder:adder|                                                                                                ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                        ; altera_merlin_arb_adder                                              ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                        ; 26.7 (23.0)          ; 34.2 (30.5)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_cmd_mux_003                      ; ddr3_interface ;
;                   |altera_merlin_arbitrator:arb|                                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                      ; altera_merlin_arbitrator                                             ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_router:router|                                                                                  ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router:router                                                                                                                                             ; ddr3_interface_s0_mm_interconnect_0_router                           ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_router_001:router_001|                                                                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_router_001:router_001                                                                                                                                     ; ddr3_interface_s0_mm_interconnect_0_router_001                       ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_rsp_demux_001                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                               ; ddr3_interface_s0_mm_interconnect_0_rsp_demux_003                    ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 13.2 (13.2)          ; 13.2 (13.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                           ; ddr3_interface_s0_mm_interconnect_0_rsp_mux                          ; ddr3_interface ;
;                |ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|ddr3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                   ; ddr3_interface_s0_mm_interconnect_0_rsp_mux_001                      ; ddr3_interface ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 24.8 (3.7)           ; 26.0 (4.2)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 6 (6)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                          ; sequencer_reg_file                                                   ; ddr3_interface ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.2 (0.0)           ; 21.8 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                          ; altsyncram                                                           ; work           ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.2 (21.2)          ; 21.8 (21.8)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                           ; altsyncram_c9v1                                                      ; work           ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 246.7 (209.2)        ; 270.3 (229.7)                    ; 23.6 (20.4)                                       ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 307 (281)           ; 234 (209)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                            ; sequencer_scc_mgr                                                    ; ddr3_interface ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 7.2 (6.6)            ; 9.5 (8.9)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                     ; sequencer_scc_acv_wrapper                                            ; ddr3_interface ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                  ; sequencer_scc_acv_phase_decode                                       ; ddr3_interface ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.3 (0.0)           ; 31.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                         ; sequencer_scc_reg_file                                               ; ddr3_interface ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.3 (0.0)           ; 31.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                             ; altdpram                                                             ; work           ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.3 (20.0)          ; 31.2 (20.0)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                   ; dpram_k3s1                                                           ; work           ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                              ; decode_5la                                                           ; work           ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 9.7 (9.7)            ; 10.2 (10.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                    ; mux_7hb                                                              ; work           ;
;    |ddr3_test:ddr3_tb|                                                                                                                              ; 68.8 (68.8)          ; 129.0 (129.0)                    ; 63.2 (63.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 92 (92)             ; 241 (241)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|ddr3_test:ddr3_tb                                                                                                                                                                                                                                                                                                                                   ; ddr3_test                                                            ; work           ;
;    |fifo_w128_256:okPipeIn_fifo|                                                                                                                    ; 43.7 (0.0)           ; 58.4 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 117 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo                                                                                                                                                                                                                                                                                                                         ; fifo_w128_256                                                        ; work           ;
;       |dcfifo:dcfifo_component|                                                                                                                     ; 43.7 (0.0)           ; 58.4 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 117 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                 ; dcfifo                                                               ; work           ;
;          |dcfifo_ksr1:auto_generated|                                                                                                               ; 43.7 (7.2)           ; 58.4 (13.7)                      ; 14.8 (6.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (13)             ; 117 (30)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated                                                                                                                                                                                                                                                                      ; dcfifo_ksr1                                                          ; work           ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                                       ; 2.4 (2.4)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                                                      ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                                                      ; a_gray2bin_g9b                                                       ; work           ;
;             |a_graycounter_bcc:wrptr_g1p|                                                                                                           ; 8.8 (8.8)            ; 9.4 (9.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                          ; a_graycounter_bcc                                                    ; work           ;
;             |a_graycounter_fu6:rdptr_g1p|                                                                                                           ; 9.9 (9.9)            ; 10.4 (10.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                          ; a_graycounter_fu6                                                    ; work           ;
;             |alt_synch_pipe_0ol:rs_dgwp|                                                                                                            ; 2.5 (0.0)            ; 5.9 (0.0)                        ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                           ; alt_synch_pipe_0ol                                                   ; work           ;
;                |dffpipe_hd9:dffpipe13|                                                                                                              ; 2.5 (2.5)            ; 5.9 (5.9)                        ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                                                                                     ; dffpipe_hd9                                                          ; work           ;
;             |alt_synch_pipe_1ol:ws_dgrp|                                                                                                            ; 2.8 (0.0)            ; 6.1 (0.0)                        ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                           ; alt_synch_pipe_1ol                                                   ; work           ;
;                |dffpipe_id9:dffpipe16|                                                                                                              ; 2.8 (2.8)            ; 6.1 (6.1)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16                                                                                                                                                                                                                     ; dffpipe_id9                                                          ; work           ;
;             |altsyncram_e9d1:fifo_ram|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram                                                                                                                                                                                                                                             ; altsyncram_e9d1                                                      ; work           ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                              ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                                                             ; cmpr_1v5                                                             ; work           ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                                                              ; cmpr_1v5                                                             ; work           ;
;             |dffpipe_gd9:rs_brp|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                                                                   ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:rs_bwp|                                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                                                                   ; dffpipe_gd9                                                          ; work           ;
;    |fifo_w128_256_r32_1024:okPipeOut_fifo|                                                                                                          ; 56.3 (0.0)           ; 73.6 (0.0)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (0)              ; 130 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo                                                                                                                                                                                                                                                                                                               ; fifo_w128_256_r32_1024                                               ; work           ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                                           ; 56.3 (0.0)           ; 73.6 (0.0)                       ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (0)              ; 130 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                             ; dcfifo_mixed_widths                                                  ; work           ;
;          |dcfifo_mvt1:auto_generated|                                                                                                               ; 56.3 (11.1)          ; 73.6 (18.4)                      ; 17.2 (7.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (23)             ; 130 (29)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated                                                                                                                                                                                                                                  ; dcfifo_mvt1                                                          ; work           ;
;             |a_gray2bin_g9b:rdptr_g_gray2bin|                                                                                                       ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                                       ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                                       ; 2.4 (2.4)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                  ; a_gray2bin_g9b                                                       ; work           ;
;             |a_graycounter_bcc:wrptr_g1p|                                                                                                           ; 8.9 (8.9)            ; 9.4 (9.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                      ; a_graycounter_bcc                                                    ; work           ;
;             |a_graycounter_eu6:rdptr_g1p|                                                                                                           ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|a_graycounter_eu6:rdptr_g1p                                                                                                                                                                                                      ; a_graycounter_eu6                                                    ; work           ;
;             |alt_synch_pipe_2ol:rs_dgwp|                                                                                                            ; 1.2 (0.0)            ; 6.3 (0.0)                        ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                                                                                                                                                                                                       ; alt_synch_pipe_2ol                                                   ; work           ;
;                |dffpipe_jd9:dffpipe11|                                                                                                              ; 1.2 (1.2)            ; 6.3 (6.3)                        ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe11                                                                                                                                                                                 ; dffpipe_jd9                                                          ; work           ;
;             |alt_synch_pipe_3ol:ws_dgrp|                                                                                                            ; 2.9 (0.0)            ; 6.4 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                                                                                                                                                                                                       ; alt_synch_pipe_3ol                                                   ; work           ;
;                |dffpipe_kd9:dffpipe14|                                                                                                              ; 2.9 (2.9)            ; 6.4 (6.4)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe14                                                                                                                                                                                 ; dffpipe_kd9                                                          ; work           ;
;             |altsyncram_7t91:fifo_ram|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram                                                                                                                                                                                                         ; altsyncram_7t91                                                      ; work           ;
;             |cmpr_1v5:rdempty_eq_comp|                                                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                         ; cmpr_1v5                                                             ; work           ;
;             |cmpr_1v5:wrfull_eq_comp|                                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                          ; cmpr_1v5                                                             ; work           ;
;             |cmpr_a06:rdfull_eq_comp|                                                                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cmpr_a06:rdfull_eq_comp                                                                                                                                                                                                          ; cmpr_a06                                                             ; work           ;
;             |cntr_osd:cntr_b|                                                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|cntr_osd:cntr_b                                                                                                                                                                                                                  ; cntr_osd                                                             ; work           ;
;             |dffpipe_8d9:rdfull_reg|                                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:rdfull_reg                                                                                                                                                                                                           ; dffpipe_8d9                                                          ; work           ;
;             |dffpipe_8d9:wrfull_reg|                                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                                                                                                                                           ; dffpipe_8d9                                                          ; work           ;
;             |dffpipe_gd9:rs_bwp|                                                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:ws_brp|                                                                                                                    ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_gd9:ws_bwp|                                                                                                                    ; 2.1 (2.1)            ; 2.2 (2.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                               ; dffpipe_gd9                                                          ; work           ;
;             |dffpipe_pe9:rs_brp|                                                                                                                    ; 2.4 (2.4)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|dffpipe_pe9:rs_brp                                                                                                                                                                                                               ; dffpipe_pe9                                                          ; work           ;
;    |master_pll:master_pll_inst|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst                                                                                                                                                                                                                                                                                                                          ; master_pll                                                           ; work           ;
;       |master_pll_0002:master_pll_inst|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst|master_pll_0002:master_pll_inst                                                                                                                                                                                                                                                                                          ; master_pll_0002                                                      ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                  ; altera_pll                                                           ; work           ;
;    |mem_pll:mem_pll_inst|                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst                                                                                                                                                                                                                                                                                                                                ; mem_pll                                                              ; work           ;
;       |mem_pll_0002:mem_pll_inst|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst                                                                                                                                                                                                                                                                                                      ; mem_pll_0002                                                         ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                              ; altera_pll                                                           ; work           ;
;    |okBTPipeOut:po0|                                                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okBTPipeOut:po0                                                                                                                                                                                                                                                                                                                                     ; okBTPipeOut                                                          ; work           ;
;    |okHost:okHI|                                                                                                                                    ; 857.7 (0.4)          ; 934.2 (1.5)                      ; 92.5 (1.2)                                        ; 16.0 (0.1)                       ; 0.0 (0.0)            ; 1423 (0)            ; 1201 (3)                  ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI                                                                                                                                                                                                                                                                                                                                         ; okHost                                                               ; work           ;
;       |okCoreHarness:core0|                                                                                                                         ; 857.3 (0.0)          ; 932.7 (0.0)                      ; 91.3 (0.0)                                        ; 15.9 (0.0)                       ; 0.0 (0.0)            ; 1423 (0)            ; 1198 (0)                  ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0                                                                                                                                                                                                                                                                                                                     ; okCoreHarness                                                        ; work           ;
;          |okCore:core0|                                                                                                                             ; 857.3 (164.3)        ; 932.7 (184.7)                    ; 91.3 (29.3)                                       ; 15.9 (8.9)                       ; 0.0 (0.0)            ; 1423 (286)          ; 1198 (277)                ; 0 (0)         ; 100864            ; 21    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0                                                                                                                                                                                                                                                                                                        ; okCore                                                               ; work           ;
;             |okAuthenticate:a0|                                                                                                                     ; 693.0 (55.3)         ; 748.0 (61.7)                     ; 62.0 (6.3)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 1137 (98)           ; 921 (117)                 ; 0 (0)         ; 84480             ; 19    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0                                                                                                                                                                                                                                                                                      ; okAuthenticate                                                       ; work           ;
;                |altera_chipid:chip_id|                                                                                                              ; 33.5 (0.0)           ; 47.9 (0.0)                       ; 14.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 146 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id                                                                                                                                                                                                                                                                ; altera_chipid                                                        ; work           ;
;                   |altchip_id:altera_chipid_inst|                                                                                                   ; 33.5 (18.5)          ; 47.9 (20.6)                      ; 14.4 (2.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (8)              ; 146 (64)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst                                                                                                                                                                                                                                  ; altchip_id                                                           ; work           ;
;                      |a_graycounter:gen_cntr|                                                                                                       ; 6.3 (0.0)            ; 6.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr                                                                                                                                                                                                           ; a_graycounter                                                        ; work           ;
;                         |a_graycounter_vng:auto_generated|                                                                                          ; 6.3 (6.3)            ; 6.4 (6.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|a_graycounter:gen_cntr|a_graycounter_vng:auto_generated                                                                                                                                                                          ; a_graycounter_vng                                                    ; work           ;
;                      |lpm_shiftreg:shift_reg|                                                                                                       ; 8.7 (8.7)            ; 20.9 (20.9)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|lpm_shiftreg:shift_reg                                                                                                                                                                                                           ; lpm_shiftreg                                                         ; work           ;
;                |crypto_des:des0|                                                                                                                    ; 84.7 (31.3)          ; 86.6 (32.2)                      ; 1.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (65)            ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0                                                                                                                                                                                                                                                                      ; crypto_des                                                           ; work           ;
;                   |crp:u0|                                                                                                                          ; 53.3 (28.3)          ; 54.4 (30.2)                      ; 1.1 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0                                                                                                                                                                                                                                                               ; crp                                                                  ; work           ;
;                      |sbox1:u0|                                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox1:u0                                                                                                                                                                                                                                                      ; sbox1                                                                ; work           ;
;                      |sbox2:u1|                                                                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox2:u1                                                                                                                                                                                                                                                      ; sbox2                                                                ; work           ;
;                      |sbox3:u2|                                                                                                                     ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox3:u2                                                                                                                                                                                                                                                      ; sbox3                                                                ; work           ;
;                      |sbox4:u3|                                                                                                                     ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox4:u3                                                                                                                                                                                                                                                      ; sbox4                                                                ; work           ;
;                      |sbox5:u4|                                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox5:u4                                                                                                                                                                                                                                                      ; sbox5                                                                ; work           ;
;                      |sbox6:u5|                                                                                                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox6:u5                                                                                                                                                                                                                                                      ; sbox6                                                                ; work           ;
;                      |sbox7:u6|                                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox7:u6                                                                                                                                                                                                                                                      ; sbox7                                                                ; work           ;
;                      |sbox8:u7|                                                                                                                     ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_des:des0|crp:u0|sbox8:u7                                                                                                                                                                                                                                                      ; sbox8                                                                ; work           ;
;                |crypto_tok:c0|                                                                                                                      ; 80.0 (80.0)          ; 82.0 (82.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 140 (140)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0                                                                                                                                                                                                                                                                        ; crypto_tok                                                           ; work           ;
;                |fifo_w8_64_r8_64:cb0|                                                                                                               ; 13.3 (0.0)           ; 13.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0                                                                                                                                                                                                                                                                 ; fifo_w8_64_r8_64                                                     ; work           ;
;                   |scfifo:scfifo_component|                                                                                                         ; 13.3 (0.0)           ; 13.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component                                                                                                                                                                                                                                         ; scfifo                                                               ; work           ;
;                      |scfifo_2n91:auto_generated|                                                                                                   ; 13.3 (0.0)           ; 13.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated                                                                                                                                                                                                              ; scfifo_2n91                                                          ; work           ;
;                         |a_dpfifo_9t91:dpfifo|                                                                                                      ; 13.3 (0.8)           ; 13.3 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo                                                                                                                                                                                         ; a_dpfifo_9t91                                                        ; work           ;
;                            |a_fefifo_c6e:fifo_state|                                                                                                ; 6.3 (3.3)            ; 6.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state                                                                                                                                                                 ; a_fefifo_c6e                                                         ; work           ;
;                               |cntr_vg7:count_usedw|                                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|cntr_vg7:count_usedw                                                                                                                                            ; cntr_vg7                                                             ; work           ;
;                            |altsyncram_2os1:FIFOram|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram                                                                                                                                                                 ; altsyncram_2os1                                                      ; work           ;
;                            |cntr_jgb:rd_ptr_count|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                   ; cntr_jgb                                                             ; work           ;
;                            |cntr_jgb:wr_ptr|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                         ; cntr_jgb                                                             ; work           ;
;                |okNios_small:oknios0|                                                                                                               ; 426.2 (0.0)          ; 456.5 (0.0)                      ; 37.3 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 709 (0)             ; 499 (0)                   ; 0 (0)         ; 83968             ; 18    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0                                                                                                                                                                                                                                                                 ; okNios_small                                                         ; work           ;
;                   |altera_reset_controller:rst_controller|                                                                                          ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller                                                                                                                                                                                                                          ; altera_reset_controller                                              ; work           ;
;                      |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                           ; altera_reset_synchronizer                                            ; work           ;
;                      |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                               ; altera_reset_synchronizer                                            ; work           ;
;                   |okNios_small_mm_interconnect_0:mm_interconnect_0|                                                                                ; 160.4 (0.0)          ; 162.2 (0.0)                      ; 2.1 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 287 (0)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                ; okNios_small_mm_interconnect_0                                       ; work           ;
;                      |altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|                                                                         ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|                                                                        ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo                                                                                                                                                          ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|                                                                         ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo                                                                                                                                                           ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|                                                                    ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo                                                                                                                                                      ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 4.3 (4.3)            ; 5.2 (5.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                       ; altera_avalon_sc_fifo                                                ; work           ;
;                      |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                      ; altera_merlin_master_agent                                           ; work           ;
;                      |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                               ; altera_merlin_master_agent                                           ; work           ;
;                      |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                            ; altera_merlin_master_translator                                      ; work           ;
;                      |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                   ; 3.7 (3.7)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                     ; altera_merlin_master_translator                                      ; work           ;
;                      |altera_merlin_slave_agent:nios_in_port_s1_agent|                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_in_port_s1_agent                                                                                                                                                                ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_out_port_s1_agent|                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_out_port_s1_agent                                                                                                                                                               ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_port_id_s1_agent|                                                                              ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_id_s1_agent                                                                                                                                                                ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:nios_port_strobes_s1_agent|                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_port_strobes_s1_agent                                                                                                                                                           ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                            ; altera_merlin_slave_agent                                            ; work           ;
;                      |altera_merlin_slave_translator:nios_in_port_s1_translator|                                                                    ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_in_port_s1_translator                                                                                                                                                      ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_out_port_s1_translator|                                                                   ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_out_port_s1_translator                                                                                                                                                     ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_port_id_s1_translator|                                                                    ; 5.0 (5.0)            ; 5.1 (5.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_id_s1_translator                                                                                                                                                      ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:nios_port_strobes_s1_translator|                                                               ; 4.5 (4.5)            ; 4.8 (4.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_port_strobes_s1_translator                                                                                                                                                 ; altera_merlin_slave_translator                                       ; work           ;
;                      |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                  ; altera_merlin_slave_translator                                       ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                       ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                         ; okNios_small_mm_interconnect_0_cmd_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 7.5 (3.7)            ; 7.5 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                 ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                    ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                           ; 25.2 (22.9)          ; 26.3 (24.6)                      ; 1.3 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 54 (50)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                           ; 6.3 (3.2)            ; 6.3 (3.3)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (6)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 7.0 (4.3)            ; 7.3 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                           ; 7.7 (5.1)            ; 7.7 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (7)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                             ; okNios_small_mm_interconnect_0_cmd_mux                               ; work           ;
;                         |altera_merlin_arbitrator:arb|                                                                                              ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                ; altera_merlin_arbitrator                                             ; work           ;
;                      |okNios_small_mm_interconnect_0_router:router|                                                                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router                                                                                                                                                                   ; okNios_small_mm_interconnect_0_router                                ; work           ;
;                      |okNios_small_mm_interconnect_0_router:router_001|                                                                             ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_router:router_001                                                                                                                                                               ; okNios_small_mm_interconnect_0_router                                ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                             ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                       ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                         ; okNios_small_mm_interconnect_0_rsp_demux                             ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 13.0 (13.0)          ; 13.0 (13.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                 ; okNios_small_mm_interconnect_0_rsp_mux                               ; work           ;
;                      |okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                           ; 15.7 (15.7)          ; 15.7 (15.7)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                             ; okNios_small_mm_interconnect_0_rsp_mux                               ; work           ;
;                   |okNios_small_nios2_qsys_0:nios2_qsys_0|                                                                                          ; 244.9 (244.9)        ; 257.8 (257.8)                    ; 19.6 (19.6)                                       ; 6.7 (6.7)                        ; 0.0 (0.0)            ; 370 (370)           ; 328 (328)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                          ; okNios_small_nios2_qsys_0                                            ; work           ;
;                      |okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a                                                                                                                               ; okNios_small_nios2_qsys_0_register_bank_a_module                     ; work           ;
;                         |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                     ; altsyncram                                                           ; work           ;
;                            |altsyncram_tnn1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated                                                                      ; altsyncram_tnn1                                                      ; work           ;
;                      |okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b                                                                                                                               ; okNios_small_nios2_qsys_0_register_bank_b_module                     ; work           ;
;                         |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                     ; altsyncram                                                           ; work           ;
;                            |altsyncram_unn1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated                                                                      ; altsyncram_unn1                                                      ; work           ;
;                   |okNios_small_nios_in_port:nios_in_port|                                                                                          ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_in_port:nios_in_port                                                                                                                                                                                                                          ; okNios_small_nios_in_port                                            ; work           ;
;                   |okNios_small_nios_out_port:nios_out_port|                                                                                        ; 4.2 (4.2)            ; 8.1 (8.1)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port                                                                                                                                                                                                                        ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_nios_out_port:nios_port_id|                                                                                         ; 5.0 (5.0)            ; 6.9 (6.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id                                                                                                                                                                                                                         ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_nios_out_port:nios_port_strobes|                                                                                    ; 3.3 (3.3)            ; 7.8 (7.8)                        ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes                                                                                                                                                                                                                    ; okNios_small_nios_out_port                                           ; work           ;
;                   |okNios_small_onchip_memory2_0:onchip_memory2_0|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                  ; okNios_small_onchip_memory2_0                                        ; work           ;
;                      |altsyncram:the_altsyncram|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                        ; altsyncram                                                           ; work           ;
;                         |altsyncram_ifi1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 81920             ; 16    ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated                                                                                                                                                         ; altsyncram_ifi1                                                      ; work           ;
;             |ramb32x512:r0|                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0                                                                                                                                                                                                                                                                                          ; ramb32x512                                                           ; work           ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                          ; altsyncram                                                           ; work           ;
;                   |altsyncram_t8o1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated                                                                                                                                                                                                                           ; altsyncram_t8o1                                                      ; work           ;
;       |ok_altera_pll:ok_altera_pll0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0                                                                                                                                                                                                                                                                                                            ; ok_altera_pll                                                        ; work           ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                    ; altera_pll                                                           ; work           ;
;    |okWireIn:wi00|                                                                                                                                  ; 2.3 (2.3)            ; 3.7 (3.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|okWireIn:wi00                                                                                                                                                                                                                                                                                                                                       ; okWireIn                                                             ; work           ;
;    |sld_hub:auto_hub|                                                                                                                               ; 51.5 (0.5)           ; 64.0 (0.5)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                    ; sld_hub                                                              ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|             ; 51.0 (0.0)           ; 63.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                    ; alt_sld_fab_with_jtag_input                                          ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                       ; 51.0 (0.0)           ; 63.5 (0.0)                       ; 12.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                 ; alt_sld_fab                                                          ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                   ; 51.0 (1.2)           ; 63.5 (2.7)                       ; 12.5 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (1)              ; 80 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                             ; alt_sld_fab_alt_sld_fab                                              ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                        ; 49.8 (0.0)           ; 60.8 (0.0)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                 ; alt_sld_fab_alt_sld_fab_sldfabric                                    ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                    ; 49.8 (30.8)          ; 60.8 (39.2)                      ; 11.0 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (55)             ; 75 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                    ; sld_jtag_hub                                                         ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                      ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg            ; sld_rom_sr                                                           ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                    ; 9.8 (9.8)            ; 12.8 (12.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |Acoustics|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm          ; sld_shadow_jsm                                                       ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                              ;
+--------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; okHU[0]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okHU[1]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okHU[2]      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[0]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[1]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[2]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led[3]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_addr[0]  ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[1]  ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[2]  ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[3]  ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[4]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[5]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[6]  ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[7]  ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[8]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[9]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[10] ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[11] ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[12] ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[13] ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_addr[14] ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[1]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_ba[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_cas_n    ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_cke[0]   ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_clk[0]   ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; mem_clk_n[0] ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; mem_cs_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; mem_dm[0]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dm[1]    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_odt[0]   ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; mem_ras_n    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; mem_we_n     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; mem_reset_n  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; sclk_out     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; start        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_out      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_out[0]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_out[1]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_out[2]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; test_out[3]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; okUHU[0]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[1]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[2]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[3]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[4]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[5]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[6]     ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[7]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[8]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[9]     ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[10]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[11]    ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[12]    ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[13]    ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[14]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[15]    ; Bidir    ; (0)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[16]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[17]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[18]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[19]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[20]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[21]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[22]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[23]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[24]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[25]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[26]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[27]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[28]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[29]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[30]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okUHU[31]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; okAA         ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; mem_dq[0]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[1]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[2]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[3]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[4]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[5]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[6]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[7]    ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; mem_dq[8]    ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[9]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; mem_dq[10]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; mem_dq[11]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[12]   ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[13]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; mem_dq[14]   ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dq[15]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; mem_dqs[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; mem_dqs_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (4)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; drdy_in      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sys_clk_p    ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; sys_clk_n    ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; mem_rzqin[0] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[0]      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[2]      ; Input    ; (0)   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[3]      ; Input    ; (0)   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[1]      ; Input    ; (0)   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; miso_sa_in   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; miso_sf_in   ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; miso_pa_in   ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; miso_pf_in   ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; okUH[4]      ; Input    ; (0)   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; okUHU[0]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[0]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[1]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[1]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[2]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[3]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[3]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[4]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[5]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[5]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[6]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[6]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[7]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[7]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[8]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[8]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[9]                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - okHost:okHI|data_in[9]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUHU[10]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[10]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[11]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[11]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[12]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[12]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[13]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[13]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[14]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[14]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[15]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - okHost:okHI|data_in[15]                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; okUHU[16]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[17]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[18]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[19]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[20]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[21]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[22]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[23]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[24]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[25]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[26]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[27]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[28]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[29]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[30]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okUHU[31]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; okAA                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_din_r_sync~0                                                                                                                                                                                                                             ; 1                 ; 0       ;
; mem_dq[0]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[1]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[2]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[3]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[4]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[5]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[6]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[7]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dq[8]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; mem_dq[9]                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; mem_dq[10]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; mem_dq[11]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; mem_dq[12]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; mem_dq[13]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; mem_dq[14]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; mem_dq[15]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; mem_dqs[0]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; mem_dqs[1]                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; drdy_in                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - start_sclk                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - test_out[1]~output                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
; sys_clk_p                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sys_clk_n                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; mem_rzqin[0]                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; okUH[0]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; okUH[2]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - okHost:okHI|ctrl_in[2]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUH[3]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - okHost:okHI|ctrl_in[3]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; okUH[1]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - okHost:okHI|ctrl_in[1]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
; miso_sa_in                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - adc_data[0]                                                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
; miso_sf_in                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - adc_data[24]~feeder                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; miso_pa_in                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - adc_data[48]                                                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; miso_pf_in                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - adc_data~1                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
; okUH[4]                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - okHost:okHI|ctrl_in[4]                                                                                                                                                                                                                                                                                                      ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                    ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; adc_data[47]~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X20_Y39_N33         ; 135     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3               ; 328     ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y4_N3               ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~2                                                                                                                                                                    ; LABCELL_X36_Y36_N12         ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20]~6                                                                                                                                                                    ; LABCELL_X36_Y36_N9          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~1                                                                                                                                                                     ; MLABCELL_X34_Y37_N21        ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                        ; LABCELL_X35_Y36_N39         ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                    ; MLABCELL_X34_Y37_N45        ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~0                                                                                                                                                                     ; MLABCELL_X34_Y37_N42        ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                ; LABCELL_X36_Y37_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]~5                                                                                                                                                                    ; MLABCELL_X34_Y37_N3         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                       ; MLABCELL_X37_Y35_N24        ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                  ; FF_X35_Y37_N2               ; 7       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                  ; FF_X35_Y37_N44              ; 15      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                             ; FF_X34_Y34_N14              ; 35      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                 ; FF_X40_Y37_N35              ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~1                                                                                                                                                        ; LABCELL_X39_Y37_N3          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                  ; LABCELL_X36_Y37_N51         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                  ; LABCELL_X36_Y37_N15         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~3                                                                                                                                                                  ; LABCELL_X36_Y38_N57         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                   ; MLABCELL_X37_Y37_N36        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                    ; LABCELL_X31_Y32_N51         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                 ; LABCELL_X29_Y32_N27         ; 8       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                  ; LABCELL_X31_Y32_N48         ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                           ; MLABCELL_X34_Y36_N21        ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                 ; FF_X7_Y2_N8                 ; 25      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                               ; MLABCELL_X9_Y2_N48          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                      ; LABCELL_X35_Y34_N51         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                       ; LABCELL_X25_Y28_N24         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                ; LABCELL_X6_Y4_N3            ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                ; LABCELL_X6_Y4_N0            ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                     ; LABCELL_X1_Y4_N36           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                         ; FF_X6_Y23_N22               ; 1       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]~1                                                                  ; LABCELL_X6_Y3_N48           ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                     ; LABCELL_X2_Y3_N48           ; 11      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                      ; FF_X1_Y6_N40                ; 8       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                          ; LABCELL_X6_Y4_N45           ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                          ; LABCELL_X5_Y5_N18           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~7                                                                         ; LABCELL_X5_Y4_N12           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                            ; LABCELL_X6_Y4_N36           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                             ; LABCELL_X5_Y4_N39           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                          ; LABCELL_X2_Y4_N51           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                               ; MLABCELL_X4_Y4_N12          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                              ; LABCELL_X6_Y5_N54           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                              ; LABCELL_X1_Y6_N3            ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                              ; LABCELL_X5_Y4_N48           ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                  ; LABCELL_X6_Y3_N9            ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                  ; LABCELL_X6_Y3_N6            ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                               ; LABCELL_X6_Y3_N0            ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                    ; LABCELL_X2_Y4_N57           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                           ; LABCELL_X2_Y5_N33           ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~1                                                            ; LABCELL_X6_Y5_N0            ; 22      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                ; LABCELL_X2_Y6_N9            ; 23      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                ; LABCELL_X5_Y6_N24           ; 12      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                              ; LABCELL_X2_Y6_N48           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                   ; MLABCELL_X4_Y4_N45          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                           ; MLABCELL_X4_Y3_N12          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                  ; FF_X5_Y3_N41                ; 47      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                 ; LABCELL_X35_Y34_N3          ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; FF_X50_Y44_N53              ; 240     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                              ; CLKPHASESELECT_X16_Y45_N4   ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                             ; CLKPHASESELECT_X40_Y45_N4   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                             ; CLKPHASESELECT_X32_Y45_N4   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                             ; CLKPHASESELECT_X46_Y45_N4   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                              ; CLKPHASESELECT_X8_Y45_N4    ; 11      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]               ; PSEUDODIFFOUT_X18_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|ddr3_interface_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                ; PSEUDODIFFOUT_X18_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                             ; CLKPHASESELECT_X16_Y45_N1   ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                              ; PSEUDODIFFOUT_X34_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                          ; PSEUDODIFFOUT_X34_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                     ; CLKPHASESELECT_X32_Y45_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                    ; CLKPHASESELECT_X32_Y45_N1   ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                            ; DELAYCHAIN_X32_Y45_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                            ; DDIOOUT_X32_Y45_N7          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                         ; CLKPHASESELECT_X32_Y45_N6   ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                              ; DELAYCHAIN_X32_Y45_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                              ; DELAYCHAIN_X32_Y45_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                              ; DELAYCHAIN_X32_Y45_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                              ; DELAYCHAIN_X34_Y45_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                              ; DELAYCHAIN_X36_Y45_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                              ; DELAYCHAIN_X36_Y45_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                              ; DELAYCHAIN_X36_Y45_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                              ; DELAYCHAIN_X38_Y45_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                              ; PSEUDODIFFOUT_X42_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                          ; PSEUDODIFFOUT_X42_Y45_N3    ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                     ; CLKPHASESELECT_X40_Y45_N5   ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                    ; CLKPHASESELECT_X40_Y45_N1   ; 13      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                            ; DELAYCHAIN_X40_Y45_N19      ; 17      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                            ; DDIOOUT_X40_Y45_N7          ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                         ; CLKPHASESELECT_X40_Y45_N6   ; 42      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                              ; DELAYCHAIN_X40_Y45_N64      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                              ; DELAYCHAIN_X40_Y45_N47      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                              ; DELAYCHAIN_X40_Y45_N81      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                              ; DELAYCHAIN_X42_Y45_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                              ; DELAYCHAIN_X43_Y45_N24      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                              ; DELAYCHAIN_X43_Y45_N7       ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                              ; DELAYCHAIN_X43_Y45_N41      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                              ; DELAYCHAIN_X44_Y45_N58      ; 1       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                          ; FF_X52_Y44_N50              ; 5       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                         ; FF_X52_Y44_N14              ; 177     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|phy_reset_n                                                                                                                                                                       ; LABCELL_X2_Y5_N57           ; 17      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                      ; PLLLVDSOUTPUT_X54_Y38_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X54_Y38_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                           ; PLLDLLOUTPUT_X54_Y44_N2     ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                          ; PLLLVDSOUTPUT_X54_Y39_N2    ; 1       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X54_Y38_N1 ; 10      ; Clock                                               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X54_Y37_N1 ; 73      ; Clock                                               ; yes    ; Regional Clock       ; RCLK2            ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X54_Y37_N1 ; 959     ; Clock                                               ; yes    ; Regional Clock       ; RCLK14           ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                         ; PLLOUTPUTCOUNTER_X54_Y39_N1 ; 239     ; Clock                                               ; yes    ; Regional Clock       ; RCLK12           ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_locked                                                                                                                                                                                                                                             ; FRACTIONALPLL_X54_Y38_N0    ; 3       ; Async. load                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                       ; LABCELL_X43_Y40_N0          ; 64      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                 ; FF_X41_Y40_N20              ; 64      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                               ; LABCELL_X43_Y40_N18         ; 55      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                             ; FF_X44_Y34_N23              ; 49      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                      ; LABCELL_X48_Y38_N27         ; 65      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                          ; FF_X53_Y36_N14              ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[17]~0                                                                                                                                                                                        ; LABCELL_X50_Y35_N9          ; 19      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                             ; FF_X53_Y43_N59              ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                            ; LABCELL_X48_Y40_N24         ; 9       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                   ; LABCELL_X43_Y35_N33         ; 13      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                           ; MLABCELL_X42_Y39_N48        ; 41      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                         ; LABCELL_X40_Y36_N39         ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                         ; LABCELL_X48_Y36_N45         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                      ; FF_X52_Y34_N38              ; 32      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                           ; LABCELL_X52_Y34_N45         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~0                                                                                                                                                                         ; LABCELL_X47_Y34_N15         ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                             ; FF_X53_Y43_N17              ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                 ; FF_X47_Y42_N26              ; 43      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[4]~0                                                                                                                                                                               ; MLABCELL_X45_Y39_N0         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                               ; LABCELL_X48_Y40_N42         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                     ; LABCELL_X48_Y38_N12         ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                           ; LABCELL_X40_Y39_N36         ; 32      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                      ; FF_X43_Y36_N16              ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                       ; FF_X43_Y36_N14              ; 643     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                      ; LABCELL_X41_Y38_N0          ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[1]~0                                                                                                                       ; LABCELL_X43_Y38_N54         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                 ; LABCELL_X43_Y38_N39         ; 33      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                   ; LABCELL_X41_Y40_N42         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                         ; MLABCELL_X37_Y43_N42        ; 16      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                         ; LABCELL_X48_Y43_N6          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                         ; LABCELL_X44_Y44_N24         ; 29      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[0]~0                                                                                                                                                                                                   ; LABCELL_X39_Y43_N48         ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[26]~0                                                                                                                                                                                            ; MLABCELL_X37_Y44_N45        ; 26      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][6]~7                                                                                                                                                                                        ; LABCELL_X44_Y44_N33         ; 24      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                              ; LABCELL_X44_Y44_N42         ; 30      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                             ; MLABCELL_X37_Y44_N6         ; 20      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                     ; FF_X39_Y44_N14              ; 29      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                        ; LABCELL_X48_Y43_N42         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                        ; LABCELL_X48_Y43_N39         ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|always3~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X24_Y43_N6          ; 24      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|avl_addr_rd[7]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y43_N0          ; 29      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|avl_addr_wr[24]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y41_N0          ; 34      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|avl_address[19]~1                                                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y43_N24         ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|burst_cnt[0]~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X26_Y43_N54         ; 13      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|ob_data[0]~1                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y43_N6          ; 128     ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; ddr3_test:ddr3_tb|reset_d                                                                                                                                                                                                                                                                                                                                  ; FF_X24_Y41_N23              ; 108     ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; drdy_in                                                                                                                                                                                                                                                                                                                                                    ; PIN_W2                      ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                               ; MLABCELL_X23_Y41_N30        ; 20      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                               ; LABCELL_X21_Y40_N15         ; 16      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|_~0                                                                                                                                                                                                                                     ; LABCELL_X29_Y41_N54         ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                           ; LABCELL_X29_Y41_N57         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                           ; LABCELL_X24_Y42_N51         ; 17      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y42_N1  ; 199     ; Clock                                               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X54_Y6_N1  ; 381     ; Clock                                               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; okHost:okHI|ctrl_in[2]                                                                                                                                                                                                                                                                                                                                     ; DDIOINCELL_X24_Y0_N31       ; 17      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|data_valid                                                                                                                                                                                                                                                                                                                                     ; FF_X23_Y1_N5                ; 32      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|cmd_mode[3]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y2_N33          ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[0]~2                                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y4_N39         ; 32      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|hi_dataout[15]~1                                                                                                                                                                                                                                                                                              ; MLABCELL_X18_Y4_N54         ; 32      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|Decoder0~0                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y8_N27          ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|Selector2~0                                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y8_N39          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|busy_reg                                                                                                                                                                                                                                ; FF_X10_Y2_N59               ; 84      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|comb~0                                                                                                                                                                                                                                  ; LABCELL_X10_Y2_N33          ; 72      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|altera_chipid:chip_id|altchip_id:altera_chipid_inst|output_reg[19]~0                                                                                                                                                                                                                        ; LABCELL_X10_Y2_N39          ; 58      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[15]~0                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y8_N45          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[19]~2                                                                                                                                                                                                                                                                    ; LABCELL_X12_Y8_N9           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|atmel_status_fuses[7]~1                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y8_N24          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|atmel_t                                                                                                                                                                                                                                                                       ; FF_X12_Y7_N46               ; 2       ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|baud_en                                                                                                                                                                                                                                                                       ; FF_X12_Y7_N50               ; 21      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|dataout[1]~1                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y6_N39          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[10]~6                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y6_N36          ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count[11]~12                                                                                                                                                                                                                                                                ; LABCELL_X10_Y6_N21          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count_tok[2]~2                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N54          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_count~1                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y7_N33          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~60                                                                                                                                                                                                                                                                    ; MLABCELL_X9_Y5_N24          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|t_state~67                                                                                                                                                                                                                                                                    ; MLABCELL_X9_Y5_N54          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|crypto_tok:c0|tok_tx_hold[0]~1                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N0           ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|edna[19]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X14_Y7_N51          ; 21      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|a_fefifo_c6e:fifo_state|_~0                                                                                                                                                                    ; MLABCELL_X13_Y9_N51         ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|valid_rreq                                                                                                                                                                                     ; LABCELL_X12_Y9_N54          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|valid_wreq                                                                                                                                                                                     ; MLABCELL_X13_Y9_N48         ; 13      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                     ; FF_X6_Y8_N40                ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                      ; FF_X6_Y8_N14                ; 485     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_in_port_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                    ; LABCELL_X12_Y12_N33         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_out_port_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                   ; MLABCELL_X13_Y10_N57        ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_id_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                    ; LABCELL_X16_Y12_N57         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_port_strobes_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                               ; LABCELL_X10_Y9_N51          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                ; LABCELL_X10_Y11_N33         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                 ; LABCELL_X12_Y11_N54         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                     ; LABCELL_X12_Y11_N36         ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                 ; LABCELL_X12_Y12_N48         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~1                                                                                                                                                     ; LABCELL_X12_Y12_N27         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                 ; LABCELL_X14_Y11_N54         ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                     ; LABCELL_X14_Y11_N12         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                 ; LABCELL_X14_Y12_N6          ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~1                                                                                                                                                     ; LABCELL_X14_Y12_N51         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                     ; LABCELL_X14_Y9_N6           ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_mm_interconnect_0:mm_interconnect_0|okNios_small_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                         ; LABCELL_X14_Y9_N24          ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|D_iw[4]                                                                                                                                                                                                                         ; FF_X12_Y10_N35              ; 48      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_alu_result~1                                                                                                                                                                                                                  ; LABCELL_X7_Y11_N39          ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_new_inst                                                                                                                                                                                                                      ; FF_X9_Y14_N5                ; 54      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_src1[31]~0                                                                                                                                                                                                                    ; LABCELL_X10_Y13_N15         ; 20      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                                                                                         ; FF_X14_Y13_N2               ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|Equal0~0                                                                                                                                                                                                                        ; LABCELL_X6_Y12_N18          ; 10      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_pc_sel_nxt.10~0                                                                                                                                                                                                               ; MLABCELL_X4_Y13_N51         ; 14      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|F_valid~0                                                                                                                                                                                                                       ; LABCELL_X10_Y11_N21         ; 35      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_hi~1                                                                                                                                                                                                                     ; LABCELL_X2_Y12_N3           ; 16      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_lo~0                                                                                                                                                                                                                     ; LABCELL_X2_Y12_N18          ; 17      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|R_src2_use_imm                                                                                                                                                                                                                  ; FF_X7_Y14_N50               ; 33      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_rf_wren                                                                                                                                                                                                                       ; MLABCELL_X9_Y11_N57         ; 2       ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_status_reg_pie_inst_nxt~0                                                                                                                                                                                                     ; LABCELL_X10_Y13_N51         ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                                                                                         ; FF_X14_Y13_N38              ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                             ; FF_X14_Y13_N26              ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[7]~0                                                                                                                                                                                                           ; LABCELL_X14_Y13_N6          ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data_en~0                                                                                                                                                                                                           ; MLABCELL_X9_Y10_N57         ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|av_ld_rshift8~0                                                                                                                                                                                                                 ; LABCELL_X14_Y13_N33         ; 16      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_out_port|always0~3                                                                                                                                                                                                                     ; LABCELL_X12_Y8_N57          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_id|always0~1                                                                                                                                                                                                                      ; LABCELL_X16_Y12_N30         ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios_out_port:nios_port_strobes|always0~1                                                                                                                                                                                                                 ; LABCELL_X16_Y11_N0          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                  ; LABCELL_X12_Y11_N42         ; 16      ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|reset_sync                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y8_N15          ; 72      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|stop                                                                                                                                                                                                                                                                                        ; FF_X7_Y6_N53                ; 43      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_mem_reset                                                                                                                                                                                                                                                                               ; FF_X12_Y9_N59               ; 20      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|tok_tx[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X12_Y8_N6           ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe0_addr[7]~0                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y2_N54          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blockcount[12]~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X18_Y3_N24         ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipe_blocksize[0]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y2_N39          ; 16      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipein_count[0]~0                                                                                                                                                                                                                                                                                             ; MLABCELL_X18_Y3_N42         ; 40      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|pipeout_count[0]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X21_Y3_N24          ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_addr[3]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y4_N42          ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|regmem_write                                                                                                                                                                                                                                                                                                  ; FF_X21_Y4_N40               ; 3       ; Write enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_rd_blk2                                                                                                                                                                                                                                                                                               ; FF_X18_Y3_N35               ; 47      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_blk4                                                                                                                                                                                                                                                                                               ; FF_X18_Y3_N41               ; 51      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd1                                                                                                                                                                                                                                                                                               ; FF_X16_Y2_N44               ; 12      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd2                                                                                                                                                                                                                                                                                               ; FF_X23_Y3_N14               ; 23      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state.s_wr_cmd_end                                                                                                                                                                                                                                                                                            ; FF_X16_Y2_N59               ; 3       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|state_count[5]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X18_Y5_N18         ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addr[7]~3                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y2_N27          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_addrstop[7]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y2_N30          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_blockstrobe~0                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y2_N45          ; 27      ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_dataout[1]~0                                                                                                                                                                                                                                                                                               ; MLABCELL_X18_Y3_N45         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ti_wireupdate                                                                                                                                                                                                                                                                                                 ; FF_X17_Y2_N53               ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|valid_count[0]~1                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y2_N54          ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|locked_wire[0]                                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0      ; 303     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y0_N1   ; 1353    ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; okWireIn:wi00|always0~1                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X13_Y1_N42         ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; okWireIn:wi00|ep_dataout[2]                                                                                                                                                                                                                                                                                                                                ; FF_X24_Y43_N11              ; 257     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; reset_sclk                                                                                                                                                                                                                                                                                                                                                 ; FF_X20_Y39_N47              ; 2       ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y1_N56                ; 14      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                      ; LABCELL_X5_Y2_N45           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y1_N3            ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X5_Y2_N39           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                           ; LABCELL_X5_Y1_N18           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X5_Y2_N24           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1              ; MLABCELL_X4_Y1_N9           ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; MLABCELL_X4_Y2_N42          ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1      ; LABCELL_X5_Y2_N51           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1 ; LABCELL_X5_Y2_N42           ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y1_N53                ; 15      ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X2_Y2_N35                ; 12      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y1_N27           ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X2_Y1_N14                ; 75      ; Async. clear, Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X5_Y2_N54           ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; start_sclk                                                                                                                                                                                                                                                                                                                                                 ; FF_X20_Y38_N2               ; 140     ; Clock enable, Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                               ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_afi_clk    ; PLLOUTPUTCOUNTER_X54_Y38_N1 ; 10      ; Global Clock         ; GCLK14           ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk    ; PLLOUTPUTCOUNTER_X54_Y37_N1 ; 959     ; Regional Clock       ; RCLK14           ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk    ; PLLOUTPUTCOUNTER_X54_Y37_N1 ; 73      ; Regional Clock       ; RCLK2            ; --                        ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk ; PLLOUTPUTCOUNTER_X54_Y39_N1 ; 239     ; Regional Clock       ; RCLK12           ; --                        ;
; master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                ; FRACTIONALPLL_X0_Y38_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                  ; PLLOUTPUTCOUNTER_X0_Y42_N1  ; 199     ; Global Clock         ; GCLK0            ; --                        ;
; mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|fboutclk_wire[0]                            ; FRACTIONALPLL_X54_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]                              ; PLLOUTPUTCOUNTER_X54_Y6_N1  ; 381     ; Global Clock         ; GCLK5            ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|fboutclk_wire[0]                                  ; FRACTIONALPLL_X0_Y1_N0      ; 1       ; Global Clock         ; --               ; --                        ;
; okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]                                    ; PLLOUTPUTCOUNTER_X0_Y0_N1   ; 1353    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst ; 643     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                                 ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                ; M10K_X30_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                ; M10K_X51_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                ; M10K_X51_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_d0k1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 5888         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 188416 ; 5888                        ; 32                          ; --                          ; --                          ; 188416              ; 32          ; 0     ; ddr3_interface_s0_sequencer_mem.hex ; M10K_X51_Y38_N0, M10K_X38_Y33_N0, M10K_X38_Y35_N0, M10K_X30_Y37_N0, M10K_X30_Y38_N0, M10K_X38_Y37_N0, M10K_X46_Y39_N0, M10K_X51_Y40_N0, M10K_X38_Y39_N0, M10K_X51_Y37_N0, M10K_X46_Y43_N0, M10K_X46_Y36_N0, M10K_X51_Y39_N0, M10K_X46_Y40_N0, M10K_X38_Y36_N0, M10K_X46_Y33_N0, M10K_X46_Y38_N0, M10K_X38_Y34_N0, M10K_X46_Y35_N0, M10K_X38_Y40_N0, M10K_X46_Y37_N0, M10K_X46_Y42_N0, M10K_X46_Y34_N0, M10K_X46_Y41_N0, M10K_X30_Y41_N0, M10K_X38_Y44_N0, M10K_X30_Y40_N0, M10K_X38_Y42_N0, M10K_X38_Y41_N0, M10K_X38_Y38_N0, M10K_X30_Y39_N0, M10K_X38_Y43_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 2     ; None                                ; LAB_X45_Y38_N0, LAB_X42_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 2     ; None                                ; LAB_X42_Y42_N0, LAB_X45_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;          ;                        ;                                             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 128          ; 256          ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 4           ; 0     ; None                                ; M10K_X22_Y39_N0, M10K_X22_Y41_N0, M10K_X22_Y40_N0, M10K_X22_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; fifo_w128_256_r32_1024:okPipeOut_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_mvt1:auto_generated|altsyncram_7t91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 128          ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 256                         ; 128                         ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                                ; M10K_X22_Y42_N0, M10K_X30_Y43_N0, M10K_X30_Y42_N0, M10K_X22_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|fifo_w8_64_r8_64:cb0|scfifo:scfifo_component|scfifo_2n91:auto_generated|a_dpfifo_9t91:dpfifo|altsyncram_2os1:FIFOram|ALTSYNCRAM                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                                ; M10K_X11_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_a_module:okNios_small_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_tnn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                ; M10K_X3_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_nios2_qsys_0:nios2_qsys_0|okNios_small_nios2_qsys_0_register_bank_b_module:okNios_small_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_unn1:auto_generated|ALTSYNCRAM                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                                ; M10K_X3_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                                         ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|okAuthenticate:a0|okNios_small:oknios0|okNios_small_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ifi1:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; Single Clock ; 2560         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 81920  ; 2560                        ; 32                          ; --                          ; --                          ; 81920               ; 16          ; 0     ; okHostMicrocode.hex                 ; M10K_X11_Y8_N0, M10K_X11_Y15_N0, M10K_X3_Y15_N0, M10K_X11_Y12_N0, M10K_X22_Y9_N0, M10K_X22_Y10_N0, M10K_X11_Y10_N0, M10K_X22_Y12_N0, M10K_X3_Y10_N0, M10K_X11_Y13_N0, M10K_X3_Y14_N0, M10K_X11_Y11_N0, M10K_X3_Y9_N0, M10K_X3_Y8_N0, M10K_X3_Y13_N0, M10K_X11_Y14_N0                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; okHost:okHI|okCoreHarness:core0|okCore:core0|ramb32x512:r0|altsyncram:altsyncram_component|altsyncram_t8o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 512          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384  ; 512                         ; 32                          ; --                          ; --                          ; 16384               ; 2           ; 0     ; None                                ; M10K_X22_Y4_N0, M10K_X22_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 9,300 / 140,056 ( 7 % ) ;
; C12 interconnects            ; 170 / 6,048 ( 3 % )     ;
; C2 interconnects             ; 3,234 / 54,648 ( 6 % )  ;
; C4 interconnects             ; 2,071 / 25,920 ( 8 % )  ;
; DQS bus muxes                ; 2 / 17 ( 12 % )         ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 2 / 17 ( 12 % )         ;
; Direct links                 ; 893 / 140,056 ( < 1 % ) ;
; Global clocks                ; 4 / 16 ( 25 % )         ;
; Local interconnects          ; 1,571 / 36,960 ( 4 % )  ;
; Quadrant clocks              ; 3 / 88 ( 3 % )          ;
; R14 interconnects            ; 310 / 5,984 ( 5 % )     ;
; R14/C12 interconnect drivers ; 434 / 9,504 ( 5 % )     ;
; R3 interconnects             ; 4,082 / 60,192 ( 7 % )  ;
; R6 interconnects             ; 5,930 / 127,072 ( 5 % ) ;
; Spine clocks                 ; 18 / 120 ( 15 % )       ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 106          ; 36           ; 106          ; 0            ; 16           ; 113       ; 106          ; 0            ; 113       ; 113       ; 25           ; 68           ; 0            ; 0            ; 0            ; 25           ; 68           ; 0            ; 0            ; 0            ; 3            ; 68           ; 93           ; 0            ; 0            ; 0            ; 0            ; 57           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 7            ; 77           ; 7            ; 113          ; 97           ; 0         ; 7            ; 113          ; 0         ; 0         ; 88           ; 45           ; 113          ; 113          ; 113          ; 88           ; 45           ; 113          ; 113          ; 113          ; 110          ; 45           ; 20           ; 113          ; 113          ; 113          ; 113          ; 56           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; okHU[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okHU[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okHU[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; led[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_addr[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_addr[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ba[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cas_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_cke[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_clk[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_clk_n[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_cs_n[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dm[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_odt[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_ras_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_we_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_reset_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sclk_out            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; start               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_out             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; test_out[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; test_out[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; test_out[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; test_out[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[8]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[9]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[10]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[11]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[12]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[13]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[14]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[15]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[16]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[17]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[18]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[19]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[20]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[21]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[22]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[23]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[24]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[25]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[26]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[27]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[28]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[29]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[30]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okUHU[31]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; okAA                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dq[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dq[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; mem_dqs[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_dqs_n[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; drdy_in             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sys_clk_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; sys_clk_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; mem_rzqin[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_sa_in          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_sf_in          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_pa_in          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; miso_pf_in          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; okUH[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                       ; Destination Clock(s)                                        ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_afi_clk                                                              ; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_afi_clk    ; 410.3             ;
; altera_reserved_tck                                                                                                   ; altera_reserved_tck                                         ; 402.6             ;
; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_clk                                                              ; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_clk    ; 388.5             ;
; sys_clk_p                                                                                                             ; sys_clk_p                                                   ; 83.7              ;
; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_config_clk                                                           ; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_config_clk ; 71.5              ;
; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_clk,ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_phy_clk ; ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_clk    ; 28.9              ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ddr3_test:ddr3_tb|avl_read_req                                                                                                                                                                                                                                                                                                                      ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1459                                                                                                                                                                                 ; 2.975             ;
; ddr3_test:ddr3_tb|avl_write_req                                                                                                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1443                                                                                                                                                                                 ; 2.709             ;
; ddr3_test:ddr3_tb|avl_address[16]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1426                                                                                                                                                                                 ; 2.671             ;
; ddr3_test:ddr3_tb|avl_address[24]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1418                                                                                                                                                                                 ; 2.648             ;
; ddr3_test:ddr3_tb|avl_address[23]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1419                                                                                                                                                                                 ; 2.648             ;
; ddr3_test:ddr3_tb|avl_address[13]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1429                                                                                                                                                                                 ; 2.645             ;
; ddr3_test:ddr3_tb|avl_address[18]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1424                                                                                                                                                                                 ; 2.643             ;
; ddr3_test:ddr3_tb|avl_address[12]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1430                                                                                                                                                                                 ; 2.632             ;
; ddr3_test:ddr3_tb|avl_address[11]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1431                                                                                                                                                                                 ; 2.632             ;
; ddr3_test:ddr3_tb|avl_address[14]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1428                                                                                                                                                                                 ; 2.619             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                          ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                 ; 2.562             ;
; ddr3_test:ddr3_tb|avl_address[9]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1433                                                                                                                                                                                 ; 2.557             ;
; ddr3_test:ddr3_tb|avl_address[20]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1422                                                                                                                                                                                 ; 2.499             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                          ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                 ; 2.494             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                          ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                 ; 2.484             ;
; ddr3_test:ddr3_tb|avl_address[10]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1432                                                                                                                                                                                 ; 2.458             ;
; ddr3_test:ddr3_tb|avl_address[21]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1421                                                                                                                                                                                 ; 2.442             ;
; ddr3_test:ddr3_tb|avl_address[7]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1435                                                                                                                                                                                 ; 2.436             ;
; ddr3_test:ddr3_tb|avl_address[22]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1420                                                                                                                                                                                 ; 2.415             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[70]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_718                                                                                                                                                                                  ; 2.409             ;
; ddr3_test:ddr3_tb|avl_address[5]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1437                                                                                                                                                                                 ; 2.400             ;
; ddr3_test:ddr3_tb|avl_address[6]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1436                                                                                                                                                                                 ; 2.394             ;
; ddr3_test:ddr3_tb|avl_address[4]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1438                                                                                                                                                                                 ; 2.353             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[126]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_662                                                                                                                                                                                  ; 2.341             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[127]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_661                                                                                                                                                                                  ; 2.337             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[113]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_675                                                                                                                                                                                  ; 2.335             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[111]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_677                                                                                                                                                                                  ; 2.335             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[82]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_706                                                                                                                                                                                  ; 2.334             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[119]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_669                                                                                                                                                                                  ; 2.333             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[80]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_708                                                                                                                                                                                  ; 2.327             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[125]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_663                                                                                                                                                                                  ; 2.297             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[74]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_714                                                                                                                                                                                  ; 2.297             ;
; ddr3_test:ddr3_tb|avl_address[17]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1425                                                                                                                                                                                 ; 2.294             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[99]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_689                                                                                                                                                                                  ; 2.293             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[67]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_721                                                                                                                                                                                  ; 2.291             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[124]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_664                                                                                                                                                                                  ; 2.291             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[66]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_722                                                                                                                                                                                  ; 2.290             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[89]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_699                                                                                                                                                                                  ; 2.290             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[101]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_687                                                                                                                                                                                  ; 2.287             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[85]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_703                                                                                                                                                                                  ; 2.280             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[88]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_700                                                                                                                                                                                  ; 2.279             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[83]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_705                                                                                                                                                                                  ; 2.278             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[84]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_704                                                                                                                                                                                  ; 2.276             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[90]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_698                                                                                                                                                                                  ; 2.273             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[97]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_691                                                                                                                                                                                  ; 2.265             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[68]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_720                                                                                                                                                                                  ; 2.262             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[104]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_684                                                                                                                                                                                  ; 2.261             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[109]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_679                                                                                                                                                                                  ; 2.247             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[110]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_678                                                                                                                                                                                  ; 2.231             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[114]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_674                                                                                                                                                                                  ; 2.228             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[91]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_697                                                                                                                                                                                  ; 2.228             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[98]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_690                                                                                                                                                                                  ; 2.225             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[96]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_692                                                                                                                                                                                  ; 2.223             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[93]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_695                                                                                                                                                                                  ; 2.219             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[95]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_693                                                                                                                                                                                  ; 2.219             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[94]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_694                                                                                                                                                                                  ; 2.219             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[116]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_672                                                                                                                                                                                  ; 2.214             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[92]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_696                                                                                                                                                                                  ; 2.213             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[117]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_671                                                                                                                                                                                  ; 2.211             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[108]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_680                                                                                                                                                                                  ; 2.200             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[73]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_715                                                                                                                                                                                  ; 2.200             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[65]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_723                                                                                                                                                                                  ; 2.197             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[77]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_711                                                                                                                                                                                  ; 2.194             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[118]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_670                                                                                                                                                                                  ; 2.186             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[115]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_673                                                                                                                                                                                  ; 2.186             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[78]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_710                                                                                                                                                                                  ; 2.185             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[112]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_676                                                                                                                                                                                  ; 2.172             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[120]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_668                                                                                                                                                                                  ; 2.152             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[123]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_665                                                                                                                                                                                  ; 2.149             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[107]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_681                                                                                                                                                                                  ; 2.145             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[81]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_707                                                                                                                                                                                  ; 2.143             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[86]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_702                                                                                                                                                                                  ; 2.133             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[87]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_701                                                                                                                                                                                  ; 2.129             ;
; ddr3_test:ddr3_tb|avl_address[19]                                                                                                                                                                                                                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1423                                                                                                                                                                                 ; 2.105             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[75]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_713                                                                                                                                                                                  ; 2.103             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[105]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_683                                                                                                                                                                                  ; 2.102             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[102]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_686                                                                                                                                                                                  ; 2.097             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[79]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_709                                                                                                                                                                                  ; 2.096             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[103]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_685                                                                                                                                                                                  ; 2.094             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[100]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_688                                                                                                                                                                                  ; 2.092             ;
; ddr3_test:ddr3_tb|avl_address[8]                                                                                                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_1434                                                                                                                                                                                 ; 2.085             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[71]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_717                                                                                                                                                                                  ; 2.082             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[121]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_667                                                                                                                                                                                  ; 2.047             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[106]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_682                                                                                                                                                                                  ; 2.035             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[122]                                                                                                                                                                                                                                    ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_666                                                                                                                                                                                  ; 2.026             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[76]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_712                                                                                                                                                                                  ; 2.026             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[72]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_716                                                                                                                                                                                  ; 1.997             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[69]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_719                                                                                                                                                                                  ; 1.983             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[64]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_724                                                                                                                                                                                  ; 1.963             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] ; 1.959             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] ; 1.923             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[57]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_757                                                                                                                                                                                  ; 1.877             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_reset:ureset|ddr3_interface_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                   ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_s0:s0|ddr3_interface_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer                                                                                          ; 1.867             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                  ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                       ; 1.830             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[51]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_763                                                                                                                                                                                  ; 1.815             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[41]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_773                                                                                                                                                                                  ; 1.802             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[54]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_760                                                                                                                                                                                  ; 1.793             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[42]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_772                                                                                                                                                                                  ; 1.793             ;
; fifo_w128_256:okPipeIn_fifo|dcfifo:dcfifo_component|dcfifo_ksr1:auto_generated|altsyncram_e9d1:fifo_ram|q_b[44]                                                                                                                                                                                                                                     ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_770                                                                                                                                                                                  ; 1.789             ;
; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                         ; ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                       ; 1.787             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CEFA2U19C8 for design "Acoustics"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning: RST port on the PLL is not properly connected on instance master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning: RST port on the PLL is not properly connected on instance okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21300): LOCKED port on the PLL is not properly connected on instance "mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 3 pins of 109 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X54_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 6 clocks (4 global, 2 dual-regional)
    Info (11162): ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk~CLKENA0 with 1236 fanout uses dual-regional clock CLKCTRL_R2 and CLKCTRL_R14
        Info (11177): Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)
        Info (11561): ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_avl_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk~CLKENA0 with 233 fanout uses dual-regional clock CLKCTRL_R6 and CLKCTRL_R12
        Info (11177): Node drives Regional Clock Regions 0 and 1 from (0, 23) to (54, 45)
        Info (11561): ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_config_clk~CLKENA0_Duplicate with 0 fanout was merged with this clock
    Info (11162): master_pll:master_pll_inst|master_pll_0002:master_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 309 fanout uses global clock CLKCTRL_G0
    Info (11162): ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_pll0:pll0|pll_afi_clk~CLKENA0 with 10 fanout uses global clock CLKCTRL_G14
    Info (11162): okHost:okHI|ok_altera_pll:ok_altera_pll0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1481 fanout uses global clock CLKCTRL_G2
    Info (11162): mem_pll:mem_pll_inst|mem_pll_0002:mem_pll_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 498 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_ksr1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_mvt1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Megafunctions/ddr3_interface/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Megafunctions/ddr3_interface/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'Megafunctions/ddr3_interface/ddr3_interface_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: okUH[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register global_reset_n is being clocked by okUH[0]
Warning (332060): Node: drdy_in was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register start_sclk is being clocked by drdy_in
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll6_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: ddr3_interface_inst|ddr3_interface_inst|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: master_pll_inst|master_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: master_pll_inst|master_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: master_pll_inst|master_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: mem_pll_inst|mem_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: mem_pll_inst|mem_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: mem_pll_inst|mem_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: master_pll_inst|master_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000
    Warning (332056): Node: okHI|ok_altera_pll0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 9.919
    Warning (332056): Node: mem_pll_inst|mem_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from mem_dqs[0]_IN (Rise) to mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[0]_IN (Rise) to mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[1]_IN (Rise) to mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from mem_dqs[1]_IN (Rise) to mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_write_clk (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_write_clk (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_write_clk (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_write_clk (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Rise) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock (Fall) to mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Rise) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk (Fall) to mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.000 ddr3_interface_inst|ddr3_interface_inst|ddr3_interface_p0_sampling_clock
    Info (332111):    3.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_afi_clk
    Info (332111):   15.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_clk
    Info (332111):   15.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_avl_phy_clk
    Info (332111):   45.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_config_clk
    Info (332111):    3.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_dq_write_clk
    Info (332111):    3.000 ddr3_interface_inst|ddr3_interface_inst|pll0|pll_write_clk
    Info (332111):    3.000   mem_clk[0]
    Info (332111):    3.000 mem_clk_n[0]
    Info (332111):    3.003 mem_dqs[0]_IN
    Info (332111):    3.000 mem_dqs[0]_OUT
    Info (332111):    3.003 mem_dqs[1]_IN
    Info (332111):    3.000 mem_dqs[1]_OUT
    Info (332111):    3.000 mem_dqs_n[0]_OUT
    Info (332111):    3.000 mem_dqs_n[1]_OUT
    Info (332111):   10.000    sys_clk_p
Info (176233): Starting register packing
Warning (176225): Can't pack node okUHU[19]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
    Warning (176264): Can't pack I/O cell okUHU[19]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Warning (176225): Can't pack node okUHU[21]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
    Warning (176264): Can't pack I/O cell okUHU[21]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Warning (176225): Can't pack node okUHU[25]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
    Warning (176264): Can't pack I/O cell okUHU[25]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Warning (176225): Can't pack node okUHU[27]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
    Warning (176264): Can't pack I/O cell okUHU[27]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Warning (176225): Can't pack node okUHU[31]~input to I/O pin File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
    Warning (176264): Can't pack I/O cell okUHU[31]~input -- no fan-out from combinational output port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 28
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "okUHU[*]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
    Extra Info (176218): Packed 20 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 32 registers into blocks of type I/O output buffer
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[19] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[21] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[25] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[27] -- changed to 0
Warning (176437): Can't set option D1 Delay Chain to 5 -- option is not used in pin okUHU[31] -- changed to 0
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "user_reset" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:46
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:33
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170089): 1e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X44_Y34 to location X54_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:35
Info (11888): Total time spent on timing analysis during the Fitter is 30.34 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169069): Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin led[3] has GND driving its datain port File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 34
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin mem_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 44
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 45
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 45
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 46
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr3_interface:ddr3_interface_inst|ddr3_interface_0002:ddr3_interface_inst|ddr3_interface_p0:p0|ddr3_interface_p0_acv_hard_memphy:umemphy|ddr3_interface_p0_acv_hard_io_pads:uio_pads|ddr3_interface_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.v Line: 46
Info (144001): Generated suppressed messages file C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 7660 megabytes
    Info: Processing ended: Sat Nov 17 21:23:52 2018
    Info: Elapsed time: 00:04:46
    Info: Total CPU time (on all processors): 00:07:49


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/blain/Documents/GitHub/riptide_firmware/ZEM5305/Acoustics/Acoustics.fit.smsg.


