#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e9274790e0 .scope module, "top_level_tb" "top_level_tb" 2 3;
 .timescale -9 -12;
v000001e927376db0_0 .net "MemData_out", 31 0, L_000001e92731b1b0;  1 drivers
v000001e927377ad0_0 .net "PC_out", 31 0, L_000001e92731b0d0;  1 drivers
v000001e927376130_0 .net "ULA_out", 31 0, L_000001e92731b840;  1 drivers
v000001e927376810_0 .var "clock", 0 0;
v000001e927377f30_0 .net "instruction_out", 31 0, L_000001e92731b6f0;  1 drivers
v000001e9273761d0_0 .var "reset", 0 0;
S_000001e92731be60 .scope module, "uut" "top_level" 2 13, 3 3 0, S_000001e9274790e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ULA_out";
    .port_info 4 /OUTPUT 32 "MemData_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
L_000001e92731b990 .functor AND 1, v000001e927313d60_0, v000001e927372570_0, C4<1>, C4<1>;
L_000001e92731b0d0 .functor BUFZ 32, v000001e927370740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e92731b840 .functor BUFZ 32, v000001e927372a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e92731b1b0 .functor BUFZ 32, v000001e9273710a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e92731b6f0 .functor BUFZ 32, v000001e927371f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e927373290_0 .net "ALUControl", 3 0, v000001e927370c40_0;  1 drivers
v000001e9273738d0_0 .net "ALUOp", 1 0, v000001e927313cc0_0;  1 drivers
v000001e9273730b0_0 .net "ALUResult", 31 0, v000001e927372a70_0;  1 drivers
v000001e927373790_0 .net "ALUSrc", 0 0, v000001e927313540_0;  1 drivers
v000001e9273729d0_0 .net "ALUSrcB", 31 0, v000001e9273716e0_0;  1 drivers
v000001e927373dd0_0 .net "Branch", 0 0, v000001e927313d60_0;  1 drivers
v000001e927372ed0_0 .net "BranchAddr", 31 0, L_000001e927377850;  1 drivers
v000001e927373970_0 .net "ExtOp", 0 0, v000001e927313e00_0;  1 drivers
v000001e927372c50_0 .net "Jal", 0 0, v000001e927371960_0;  1 drivers
v000001e927372cf0_0 .net "Jr", 0 0, v000001e927370f60_0;  1 drivers
v000001e927373330_0 .net "Jump", 0 0, v000001e927371a00_0;  1 drivers
v000001e927372b10_0 .net "JumpAddr", 31 0, L_000001e9273763b0;  1 drivers
v000001e927372750_0 .net "MemData", 31 0, v000001e9273710a0_0;  1 drivers
v000001e927373e70_0 .net "MemData_out", 31 0, L_000001e92731b1b0;  alias, 1 drivers
v000001e9273736f0_0 .net "MemRead", 0 0, v000001e927371320_0;  1 drivers
v000001e927373a10_0 .net "MemWrite", 0 0, v000001e927370880_0;  1 drivers
v000001e9273733d0_0 .net "MemtoReg", 0 0, v000001e9273713c0_0;  1 drivers
v000001e927373470_0 .net "PC", 31 0, v000001e927370740_0;  1 drivers
v000001e927373510_0 .net "PC_out", 31 0, L_000001e92731b0d0;  alias, 1 drivers
v000001e927372f70_0 .net "ReadData1", 31 0, v000001e927370060_0;  1 drivers
v000001e927372610_0 .net "ReadData2", 31 0, v000001e927370a60_0;  1 drivers
v000001e9273735b0_0 .net "RegDst", 0 0, v000001e9273704c0_0;  1 drivers
v000001e927372bb0_0 .net "RegWrite", 0 0, v000001e927370d80_0;  1 drivers
v000001e927373650_0 .net "SignExtImm", 31 0, L_000001e9273778f0;  1 drivers
v000001e927373ab0_0 .net "ULA_out", 31 0, L_000001e92731b840;  alias, 1 drivers
v000001e927372430_0 .net "WriteData", 31 0, L_000001e927377b70;  1 drivers
v000001e927373010_0 .net "WriteReg", 4 0, L_000001e927376270;  1 drivers
v000001e927373150_0 .net "Zero", 0 0, v000001e927372570_0;  1 drivers
v000001e927373bf0_0 .net *"_ivl_15", 0 0, L_000001e927377cb0;  1 drivers
v000001e927372890_0 .net *"_ivl_16", 15 0, L_000001e927377d50;  1 drivers
v000001e927373b50_0 .net *"_ivl_19", 15 0, L_000001e927377e90;  1 drivers
v000001e927373c90_0 .net *"_ivl_20", 31 0, L_000001e927376630;  1 drivers
L_000001e927480088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9273722f0_0 .net/2u *"_ivl_22", 15 0, L_000001e927480088;  1 drivers
v000001e927372d90_0 .net *"_ivl_25", 15 0, L_000001e927376a90;  1 drivers
v000001e9273727f0_0 .net *"_ivl_26", 31 0, L_000001e927376310;  1 drivers
v000001e927372930_0 .net *"_ivl_30", 31 0, L_000001e9273770d0;  1 drivers
v000001e927373f10_0 .net *"_ivl_32", 29 0, L_000001e927377030;  1 drivers
L_000001e9274800d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e927372e30_0 .net *"_ivl_34", 1 0, L_000001e9274800d0;  1 drivers
v000001e927373830_0 .net *"_ivl_39", 3 0, L_000001e9273777b0;  1 drivers
v000001e927372070_0 .net *"_ivl_41", 25 0, L_000001e927376450;  1 drivers
L_000001e927480118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e927372110_0 .net/2u *"_ivl_42", 1 0, L_000001e927480118;  1 drivers
v000001e9273731f0_0 .net *"_ivl_47", 0 0, L_000001e92731b990;  1 drivers
L_000001e927480160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e9273721b0_0 .net/2u *"_ivl_48", 31 0, L_000001e927480160;  1 drivers
v000001e927372390_0 .net *"_ivl_50", 31 0, L_000001e927377df0;  1 drivers
v000001e9273724d0_0 .net *"_ivl_52", 31 0, L_000001e9273768b0;  1 drivers
v000001e927376f90_0 .net *"_ivl_54", 31 0, L_000001e927377350;  1 drivers
v000001e927376590_0 .net "clock", 0 0, v000001e927376810_0;  1 drivers
v000001e927376090_0 .net "instruction", 31 0, v000001e927371f00_0;  1 drivers
v000001e927377990_0 .net "instruction_out", 31 0, L_000001e92731b6f0;  alias, 1 drivers
v000001e927377c10_0 .net "nextPC", 31 0, L_000001e927376950;  1 drivers
v000001e927377210_0 .net "reset", 0 0, v000001e9273761d0_0;  1 drivers
L_000001e927377a30 .part v000001e927371f00_0, 21, 5;
L_000001e927376770 .part v000001e927371f00_0, 16, 5;
L_000001e9273764f0 .part v000001e927371f00_0, 26, 6;
L_000001e927377710 .part v000001e927371f00_0, 0, 6;
L_000001e9273772b0 .part v000001e927371f00_0, 0, 6;
L_000001e9273766d0 .part v000001e927371f00_0, 16, 5;
L_000001e927377170 .part v000001e927371f00_0, 11, 5;
L_000001e927377cb0 .part v000001e927371f00_0, 15, 1;
LS_000001e927377d50_0_0 .concat [ 1 1 1 1], L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0;
LS_000001e927377d50_0_4 .concat [ 1 1 1 1], L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0;
LS_000001e927377d50_0_8 .concat [ 1 1 1 1], L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0;
LS_000001e927377d50_0_12 .concat [ 1 1 1 1], L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0, L_000001e927377cb0;
L_000001e927377d50 .concat [ 4 4 4 4], LS_000001e927377d50_0_0, LS_000001e927377d50_0_4, LS_000001e927377d50_0_8, LS_000001e927377d50_0_12;
L_000001e927377e90 .part v000001e927371f00_0, 0, 16;
L_000001e927376630 .concat [ 16 16 0 0], L_000001e927377e90, L_000001e927377d50;
L_000001e927376a90 .part v000001e927371f00_0, 0, 16;
L_000001e927376310 .concat [ 16 16 0 0], L_000001e927376a90, L_000001e927480088;
L_000001e9273778f0 .functor MUXZ 32, L_000001e927376310, L_000001e927376630, v000001e927313e00_0, C4<>;
L_000001e927377030 .part L_000001e9273778f0, 0, 30;
L_000001e9273770d0 .concat [ 2 30 0 0], L_000001e9274800d0, L_000001e927377030;
L_000001e927377850 .arith/sum 32, v000001e927370740_0, L_000001e9273770d0;
L_000001e9273777b0 .part v000001e927370740_0, 28, 4;
L_000001e927376450 .part v000001e927371f00_0, 0, 26;
L_000001e9273763b0 .concat [ 2 26 4 0], L_000001e927480118, L_000001e927376450, L_000001e9273777b0;
L_000001e927377df0 .arith/sum 32, v000001e927370740_0, L_000001e927480160;
L_000001e9273768b0 .functor MUXZ 32, L_000001e927377df0, L_000001e927377850, L_000001e92731b990, C4<>;
L_000001e927377350 .functor MUXZ 32, L_000001e9273768b0, L_000001e9273763b0, v000001e927371a00_0, C4<>;
L_000001e927376950 .functor MUXZ 32, L_000001e927377350, v000001e927370060_0, v000001e927370f60_0, C4<>;
S_000001e92731c280 .scope module, "control_inst" "control" 3 48, 4 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 1 "Jump";
    .port_info 11 /OUTPUT 1 "Jal";
    .port_info 12 /OUTPUT 1 "Jr";
    .port_info 13 /OUTPUT 1 "ExtOp";
v000001e927313cc0_0 .var "ALUOp", 1 0;
v000001e927313540_0 .var "ALUSrc", 0 0;
v000001e927313d60_0 .var "Branch", 0 0;
v000001e927313e00_0 .var "ExtOp", 0 0;
v000001e927371960_0 .var "Jal", 0 0;
v000001e927370f60_0 .var "Jr", 0 0;
v000001e927371a00_0 .var "Jump", 0 0;
v000001e927371320_0 .var "MemRead", 0 0;
v000001e927370880_0 .var "MemWrite", 0 0;
v000001e9273713c0_0 .var "MemtoReg", 0 0;
v000001e9273704c0_0 .var "RegDst", 0 0;
v000001e927370d80_0 .var "RegWrite", 0 0;
v000001e9273706a0_0 .net "func", 5 0, L_000001e927377710;  1 drivers
v000001e927370100_0 .net "opcode", 5 0, L_000001e9273764f0;  1 drivers
E_000001e927308500 .event anyedge, v000001e927370100_0, v000001e9273706a0_0;
S_000001e92731c410 .scope module, "d_mem_inst" "d_mem" 3 82, 5 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "WriteData";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /OUTPUT 32 "ReadData";
v000001e9273715a0_0 .net "Address", 31 0, v000001e927372a70_0;  alias, 1 drivers
v000001e927371be0_0 .net "MemRead", 0 0, v000001e927371320_0;  alias, 1 drivers
v000001e927371b40_0 .net "MemWrite", 0 0, v000001e927370880_0;  alias, 1 drivers
v000001e9273710a0_0 .var "ReadData", 31 0;
v000001e927371000_0 .net "WriteData", 31 0, v000001e927370a60_0;  alias, 1 drivers
v000001e927371aa0 .array "memory", 63 0, 31 0;
E_000001e9273088c0 .event posedge, v000001e927371320_0;
E_000001e927309880 .event posedge, v000001e927370880_0;
S_000001e9272f91e0 .scope module, "i_mem_inst" "i_mem" 3 29, 6 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
v000001e927371460_0 .net "address", 31 0, v000001e927370740_0;  alias, 1 drivers
v000001e927371f00_0 .var "i_out", 31 0;
v000001e927371d20 .array "memory", 63 0, 31 0;
E_000001e927309d80 .event anyedge, v000001e927371460_0;
S_000001e9272f9370 .scope module, "mux_alu_src_inst" "mux_alu_src" 3 91, 7 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "reg_data";
    .port_info 1 /INPUT 32 "imm_ext";
    .port_info 2 /INPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 32 "mux_out";
v000001e927370ec0_0 .net "ALUSrc", 0 0, v000001e927313540_0;  alias, 1 drivers
v000001e927371c80_0 .net "imm_ext", 31 0, L_000001e9273778f0;  alias, 1 drivers
v000001e9273716e0_0 .var "mux_out", 31 0;
v000001e927371500_0 .net "reg_data", 31 0, v000001e927370a60_0;  alias, 1 drivers
E_000001e927309e40 .event anyedge, v000001e927313540_0, v000001e927371c80_0, v000001e927371000_0;
S_000001e9272ff440 .scope module, "mux_memtoreg_inst" "mux_memtoreg" 3 99, 8 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALUResult";
    .port_info 1 /INPUT 32 "MemData";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /OUTPUT 32 "WriteData";
v000001e927370600_0 .net "ALUResult", 31 0, v000001e927372a70_0;  alias, 1 drivers
v000001e927370b00_0 .net "MemData", 31 0, v000001e9273710a0_0;  alias, 1 drivers
v000001e927370ba0_0 .net "MemToReg", 0 0, v000001e9273713c0_0;  alias, 1 drivers
v000001e927371140_0 .net "WriteData", 31 0, L_000001e927377b70;  alias, 1 drivers
L_000001e927377b70 .functor MUXZ 32, v000001e927372a70_0, v000001e9273710a0_0, v000001e9273713c0_0, C4<>;
S_000001e9272ff5d0 .scope module, "mux_regdst_inst" "mux_regdst" 3 107, 9 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /OUTPUT 5 "RegDstOut";
v000001e927371780_0 .net "RegDst", 0 0, v000001e9273704c0_0;  alias, 1 drivers
v000001e927371640_0 .net "RegDstOut", 4 0, L_000001e927376270;  alias, 1 drivers
v000001e927371dc0_0 .net "rd", 4 0, L_000001e927377170;  1 drivers
v000001e927371820_0 .net "rt", 4 0, L_000001e9273766d0;  1 drivers
L_000001e927376270 .functor MUXZ 5, L_000001e9273766d0, L_000001e927377170, v000001e9273704c0_0, C4<>;
S_000001e92747e370 .scope module, "pc_inst" "pc" 3 21, 10 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v000001e927370740_0 .var "PC", 31 0;
v000001e9273718c0_0 .net "clock", 0 0, v000001e927376810_0;  alias, 1 drivers
v000001e9273707e0_0 .net "nextPC", 31 0, L_000001e927376950;  alias, 1 drivers
v000001e927370240_0 .net "reset", 0 0, v000001e9273761d0_0;  alias, 1 drivers
E_000001e927309080 .event posedge, v000001e927370240_0, v000001e9273718c0_0;
S_000001e92747e500 .scope module, "regfile_inst" "regfile" 3 35, 11 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ReadAddr1";
    .port_info 1 /INPUT 5 "ReadAddr2";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 5 "WriteAddr";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "Reset";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v000001e927371e60_0 .net "ReadAddr1", 4 0, L_000001e927377a30;  1 drivers
v000001e927370ce0_0 .net "ReadAddr2", 4 0, L_000001e927376770;  1 drivers
v000001e927370060_0 .var "ReadData1", 31 0;
v000001e927370a60_0 .var "ReadData2", 31 0;
v000001e927370560_0 .net "RegWrite", 0 0, v000001e927370d80_0;  alias, 1 drivers
v000001e9273702e0_0 .net "Reset", 0 0, v000001e9273761d0_0;  alias, 1 drivers
v000001e927370920_0 .net "WriteAddr", 4 0, L_000001e927376270;  alias, 1 drivers
v000001e9273711e0_0 .net "WriteData", 31 0, L_000001e927377b70;  alias, 1 drivers
v000001e927370380_0 .net "clock", 0 0, v000001e927376810_0;  alias, 1 drivers
v000001e927370420_0 .var/i "i", 31 0;
v000001e927371280 .array "registers", 31 0, 31 0;
v000001e927371280_0 .array/port v000001e927371280, 0;
v000001e927371280_1 .array/port v000001e927371280, 1;
v000001e927371280_2 .array/port v000001e927371280, 2;
E_000001e927309280/0 .event anyedge, v000001e927371e60_0, v000001e927371280_0, v000001e927371280_1, v000001e927371280_2;
v000001e927371280_3 .array/port v000001e927371280, 3;
v000001e927371280_4 .array/port v000001e927371280, 4;
v000001e927371280_5 .array/port v000001e927371280, 5;
v000001e927371280_6 .array/port v000001e927371280, 6;
E_000001e927309280/1 .event anyedge, v000001e927371280_3, v000001e927371280_4, v000001e927371280_5, v000001e927371280_6;
v000001e927371280_7 .array/port v000001e927371280, 7;
v000001e927371280_8 .array/port v000001e927371280, 8;
v000001e927371280_9 .array/port v000001e927371280, 9;
v000001e927371280_10 .array/port v000001e927371280, 10;
E_000001e927309280/2 .event anyedge, v000001e927371280_7, v000001e927371280_8, v000001e927371280_9, v000001e927371280_10;
v000001e927371280_11 .array/port v000001e927371280, 11;
v000001e927371280_12 .array/port v000001e927371280, 12;
v000001e927371280_13 .array/port v000001e927371280, 13;
v000001e927371280_14 .array/port v000001e927371280, 14;
E_000001e927309280/3 .event anyedge, v000001e927371280_11, v000001e927371280_12, v000001e927371280_13, v000001e927371280_14;
v000001e927371280_15 .array/port v000001e927371280, 15;
v000001e927371280_16 .array/port v000001e927371280, 16;
v000001e927371280_17 .array/port v000001e927371280, 17;
v000001e927371280_18 .array/port v000001e927371280, 18;
E_000001e927309280/4 .event anyedge, v000001e927371280_15, v000001e927371280_16, v000001e927371280_17, v000001e927371280_18;
v000001e927371280_19 .array/port v000001e927371280, 19;
v000001e927371280_20 .array/port v000001e927371280, 20;
v000001e927371280_21 .array/port v000001e927371280, 21;
v000001e927371280_22 .array/port v000001e927371280, 22;
E_000001e927309280/5 .event anyedge, v000001e927371280_19, v000001e927371280_20, v000001e927371280_21, v000001e927371280_22;
v000001e927371280_23 .array/port v000001e927371280, 23;
v000001e927371280_24 .array/port v000001e927371280, 24;
v000001e927371280_25 .array/port v000001e927371280, 25;
v000001e927371280_26 .array/port v000001e927371280, 26;
E_000001e927309280/6 .event anyedge, v000001e927371280_23, v000001e927371280_24, v000001e927371280_25, v000001e927371280_26;
v000001e927371280_27 .array/port v000001e927371280, 27;
v000001e927371280_28 .array/port v000001e927371280, 28;
v000001e927371280_29 .array/port v000001e927371280, 29;
v000001e927371280_30 .array/port v000001e927371280, 30;
E_000001e927309280/7 .event anyedge, v000001e927371280_27, v000001e927371280_28, v000001e927371280_29, v000001e927371280_30;
v000001e927371280_31 .array/port v000001e927371280, 31;
E_000001e927309280/8 .event anyedge, v000001e927371280_31, v000001e927370ce0_0;
E_000001e927309280 .event/or E_000001e927309280/0, E_000001e927309280/1, E_000001e927309280/2, E_000001e927309280/3, E_000001e927309280/4, E_000001e927309280/5, E_000001e927309280/6, E_000001e927309280/7, E_000001e927309280/8;
S_000001e9272f3390 .scope module, "ula_ctrl_inst" "ula_ctrl" 3 66, 12 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 4 "OP";
v000001e9273709c0_0 .net "ALUOp", 1 0, v000001e927313cc0_0;  alias, 1 drivers
v000001e927370c40_0 .var "OP", 3 0;
v000001e927370e20_0 .net "func", 5 0, L_000001e9273772b0;  1 drivers
E_000001e92730a2c0 .event anyedge, v000001e927313cc0_0, v000001e927370e20_0;
S_000001e9272f3520 .scope module, "ula_inst" "ula" 3 73, 13 1 0, S_000001e92731be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 4 "OP";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "Zero_flag";
v000001e927372250_0 .net "In1", 31 0, v000001e927370060_0;  alias, 1 drivers
v000001e9273726b0_0 .net "In2", 31 0, v000001e9273716e0_0;  alias, 1 drivers
v000001e927373d30_0 .net "OP", 3 0, v000001e927370c40_0;  alias, 1 drivers
v000001e927372570_0 .var "Zero_flag", 0 0;
v000001e927372a70_0 .var "result", 31 0;
E_000001e92730a200 .event anyedge, v000001e927370c40_0, v000001e927370060_0, v000001e9273716e0_0, v000001e9273715a0_0;
    .scope S_000001e92747e370;
T_0 ;
    %wait E_000001e927309080;
    %load/vec4 v000001e927370240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e927370740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e9273707e0_0;
    %assign/vec4 v000001e927370740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e9272f91e0;
T_1 ;
    %vpi_call 6 8 "$readmemb", "instructions.list", v000001e927371d20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e9272f91e0;
T_2 ;
    %wait E_000001e927309d80;
    %load/vec4 v000001e927371460_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001e927371d20, 4;
    %store/vec4 v000001e927371f00_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e92747e500;
T_3 ;
    %wait E_000001e927309080;
    %load/vec4 v000001e9273702e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e927370420_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001e927370420_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e927370420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e927371280, 0, 4;
    %load/vec4 v000001e927370420_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e927370420_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001e927370560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001e9273711e0_0;
    %load/vec4 v000001e927370920_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e927371280, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e92747e500;
T_4 ;
    %wait E_000001e927309280;
    %load/vec4 v000001e927371e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e927371280, 4;
    %store/vec4 v000001e927370060_0, 0, 32;
    %load/vec4 v000001e927370ce0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001e927371280, 4;
    %store/vec4 v000001e927370a60_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e92731c280;
T_5 ;
    %wait E_000001e927308500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9273704c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9273713c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927371320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927370880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313d60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927371a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927371960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927370f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %load/vec4 v000001e927370100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.15;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9273704c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %load/vec4 v000001e9273706a0_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
T_5.16 ;
    %jmp T_5.15;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %jmp T_5.15;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313d60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313d60_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9273713c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927371320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927313e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e927313cc0_0, 0, 2;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927371a00_0, 0, 1;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927371a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927371960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e927370d80_0, 0, 1;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e9272f3390;
T_6 ;
    %wait E_000001e92730a2c0;
    %load/vec4 v000001e9273709c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v000001e927370e20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.7 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.13 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.14 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.15 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.16 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.18 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.19 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.20 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.21 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e927370c40_0, 0, 4;
    %jmp T_6.23;
T_6.23 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e9272f3520;
T_7 ;
    %wait E_000001e92730a200;
    %load/vec4 v000001e927373d30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.0 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %add;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.1 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %sub;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.2 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %and;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.3 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %or;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.4 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %xor;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.5 ;
    %load/vec4 v000001e927372250_0;
    %inv;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.6 ;
    %load/vec4 v000001e927372250_0;
    %ix/getv 4, v000001e9273726b0_0;
    %shiftl 4;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.7 ;
    %load/vec4 v000001e927372250_0;
    %ix/getv 4, v000001e9273726b0_0;
    %shiftr 4;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.8 ;
    %load/vec4 v000001e927372250_0;
    %ix/getv 4, v000001e9273726b0_0;
    %shiftr/s 4;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.9 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.10 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.11 ;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %mul;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v000001e9273726b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.21, 8;
    %load/vec4 v000001e927372250_0;
    %load/vec4 v000001e9273726b0_0;
    %div;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v000001e927372250_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v000001e927372250_0;
    %subi 1, 0, 32;
    %store/vec4 v000001e927372a70_0, 0, 32;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %load/vec4 v000001e927372a70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v000001e927372570_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e92731c410;
T_8 ;
    %wait E_000001e927309880;
    %load/vec4 v000001e927371b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001e927371000_0;
    %load/vec4 v000001e9273715a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e927371aa0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e92731c410;
T_9 ;
    %wait E_000001e9273088c0;
    %load/vec4 v000001e927371be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001e9273715a0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001e927371aa0, 4;
    %assign/vec4 v000001e9273710a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 4294967295, 32;
    %assign/vec4 v000001e9273710a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001e9272f9370;
T_10 ;
    %wait E_000001e927309e40;
    %load/vec4 v000001e927370ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e927371c80_0;
    %store/vec4 v000001e9273716e0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e927371500_0;
    %store/vec4 v000001e9273716e0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e9274790e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e927376810_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e927376810_0;
    %inv;
    %store/vec4 v000001e927376810_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_000001e9274790e0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9273761d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9273761d0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001e9274790e0;
T_13 ;
    %vpi_call 2 42 "$monitor", "Time: %0t | PC: %h | Instruction: %b | ALUResult: %d | MemData: %h", $time, v000001e927377ad0_0, v000001e927377f30_0, v000001e927376130_0, v000001e927376db0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001e9274790e0;
T_14 ;
    %vpi_call 2 47 "$dumpfile", "top_level_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e9274790e0 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "top_level_tb.v";
    "top_level.v";
    "control.v";
    "d_mem.v";
    "i_mem.v";
    "mux_alu_src.v";
    "mux_memtoreg.v";
    "mux_regdst.v";
    "pc.v";
    "regfile.v";
    "ula_ctrl.v";
    "ula.v";
