m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/simulation/modelsim
Ecounter
Z1 w1606067484
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z7 8C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd
Z8 FC:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd
l0
L32
VeI`QzJH`nlEh>A:m;?Xao2
!s100 Q9R3?gB?^@QQ<9C34aG9Q1
Z9 OV;C;10.5b;63
31
Z10 !s110 1606073301
!i10b 1
Z11 !s108 1606073301.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd|
Z13 !s107 C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/counter.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Aarc_counter
R2
R3
R4
R5
R6
Z16 DEx4 work 7 counter 0 22 eI`QzJH`nlEh>A:m;?Xao2
l47
L46
Vi3d^;]LXaBac;Oo@05f3o3
!s100 N:eB5A8VXg_zd9TH]h5=e0
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Edivider
Z17 w1606067507
R2
R5
R6
R0
Z18 8C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd
Z19 FC:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd
l0
L6
Vo;M=k3R>JWKIY@3W6KCM]3
!s100 <e<>FLA4Wl^VfI=;>ohDZ2
R9
31
Z20 !s110 1606073302
!i10b 1
Z21 !s108 1606073302.000000
Z22 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd|
Z23 !s107 C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/divider.vhd|
!i113 1
R14
R15
Aarc_divider
R3
R4
R16
R2
R5
R6
Z24 DEx4 work 7 divider 0 22 o;M=k3R>JWKIY@3W6KCM]3
l19
L17
VKg44zR0MJWL?W[b90FQ4Q0
!s100 ldeVZ62STKbkl;^fm`H=:1
R9
31
R20
!i10b 1
R21
R22
R23
!i113 1
R14
R15
Esimu_tb_uart_tx
Z25 w1606073296
R5
R6
R0
Z26 8C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/../Simulation_files/simu_tb_UART_TX.vhd
Z27 FC:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/../Simulation_files/simu_tb_UART_TX.vhd
l0
L4
V>dhlN67VDR4<L7mE5LFnh3
!s100 _^hPmJHb3VIADQj`LBek=1
R9
31
R20
!i10b 1
R21
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/../Simulation_files/simu_tb_UART_TX.vhd|
Z29 !s107 C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/Functions_dev/../Simulation_files/simu_tb_UART_TX.vhd|
!i113 1
R14
R15
Aarc_simu_tb_uart_tx
R3
R4
R2
Z30 DEx4 work 7 uart_tx 0 22 QI4EJMM1[OUKngoc1hRhR1
R5
R6
DEx4 work 15 simu_tb_uart_tx 0 22 >dhlN67VDR4<L7mE5LFnh3
l30
L7
V_OP:Em977AQc`c0G?H_ck3
!s100 LdlG3IifEUHZg?>i=JK;31
R9
31
R20
!i10b 1
R21
R28
R29
!i113 1
R14
R15
Euart_tx
Z31 w1606067894
R3
R4
R2
R5
R6
R0
Z32 8C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd
Z33 FC:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd
l0
L7
VQI4EJMM1[OUKngoc1hRhR1
!s100 ]4Gkd2?XiE^iZ1?5lH;OO1
R9
31
R20
!i10b 1
R21
Z34 !s90 -reportprogress|300|-93|-work|work|C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd|
Z35 !s107 C:/Users/SofianeAOUCI/Desktop/BE_VHDL_AOUCI_BONHOURE/BE/functions/FPGA/UART_TX.vhd|
!i113 1
R14
R15
Aarc_uart_tx
R24
R3
R4
R2
R5
R6
R30
l24
L21
VIAFdanN]h:bPHB;VVEUjL0
!s100 h8;M@W4[1ObM6RNRVJF@12
R9
31
R20
!i10b 1
R21
R34
R35
!i113 1
R14
R15
