// Seed: 478523240
module module_0 #(
    parameter id_8 = 32'd62
) (
    output uwire id_0,
    input  wand  id_1,
    output uwire id_2
    , id_5,
    output wor   id_3
);
  wire  id_6;
  logic id_7;
  ;
  assign module_1.id_4 = 0;
  wire _id_8;
  wire [id_8 : 1] id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input tri id_0
    , id_14,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    inout uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    output supply1 id_12
);
  always @(negedge (id_6)) begin : LABEL_0
    wait (-(-1));
  end
  module_0 modCall_1 (
      id_7,
      id_4,
      id_12,
      id_9
  );
endmodule
