

================================================================
== Vitis HLS Report for 'fft_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 21:44:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |        ?|        ?|        25|          9|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 9, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln98_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln98"   --->   Operation 29 'read' 'zext_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%s2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s2"   --->   Operation 30 'read' 's2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c2"   --->   Operation 31 'read' 'c2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln"   --->   Operation 32 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln98_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln98_1"   --->   Operation 33 'read' 'zext_ln98_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln98_cast = zext i11 %zext_ln98_read"   --->   Operation 34 'zext' 'zext_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln98_1_cast = zext i10 %zext_ln98_1_read"   --->   Operation 35 'zext' 'zext_ln98_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln98_1_cast, i64 %i"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond34"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 40 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %i_1, i32 10, i32 63" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.87ns)   --->   "%icmp_ln104 = icmp_slt  i54 %tmp, i54 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 43 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc73.exitStub, void %for.inc69" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 44 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %i_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 45 'trunc' 'trunc_ln106' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%add_ln107 = add i10 %trunc_ln106, i10 %trunc_ln_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 46 'add' 'add_ln107' <Predicate = (icmp_ln104)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i10 %add_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 47 'zext' 'zext_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 48 'getelementptr' 'X_R_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 49 'load' 'X_R_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln107" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 50 'getelementptr' 'X_I_addr' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 51 'load' 'X_I_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/1] (3.52ns)   --->   "%add_ln104 = add i64 %zext_ln98_cast, i64 %i_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 52 'add' 'add_ln104' <Predicate = (icmp_ln104)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln104 = store i64 %add_ln104, i64 %i" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 53 'store' 'store_ln104' <Predicate = (icmp_ln104)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 54 'load' 'X_R_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 55 'load' 'X_I_load_1' <Predicate = (icmp_ln104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %X_R_load_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 56 'bitcast' 'bitcast_ln107' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 57 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 57 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %X_I_load_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 58 'bitcast' 'bitcast_ln107_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 59 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 59 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 60 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 61 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 62 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 62 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 63 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 64 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 65 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 66 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 67 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 68 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 69 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 70 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln107, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 70 'fmul' 'mul' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln107_1, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 71 'fmul' 'mul1' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln107_1, i32 %c2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 72 'fmul' 'mul2' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln107, i32 %s2_read" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 73 'fmul' 'mul3' <Predicate = (icmp_ln104)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 74 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 74 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 75 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 76 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 76 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 77 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 78 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 78 'fsub' 'temp_R' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 79 'fadd' 'temp_I' <Predicate = (icmp_ln104)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 80 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 80 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 81 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i10 %trunc_ln106" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 82 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr i32 %X_R, i64 0, i64 %zext_ln110" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 83 'getelementptr' 'X_R_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 84 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr i32 %X_I, i64 0, i64 %zext_ln110" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 85 'getelementptr' 'X_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 86 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 87 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul1" [../FFT/FFT/HLS/0_Initial/fft.cpp:107]   --->   Operation 87 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul2, i32 %mul3" [../FFT/FFT/HLS/0_Initial/fft.cpp:108]   --->   Operation 88 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 89 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 90 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 90 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %X_R_load" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 91 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [5/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 92 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %X_I_load" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 93 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 94 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 95 [4/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 95 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 96 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 97 [3/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 97 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 98 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 98 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 99 [2/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 99 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 100 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 100 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 101 [1/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln110, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 101 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln111, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 102 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 129 'ret' 'ret_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %sub" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 103 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %bitcast_ln110_1, i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:110]   --->   Operation 104 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %sub1" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 105 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %bitcast_ln111_1, i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:111]   --->   Operation 106 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 107 [2/2] (3.25ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 107 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 108 [2/2] (3.25ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 108 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 109 [1/2] (3.25ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 109 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 110 [1/2] (3.25ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 110 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %X_R_load_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 111 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 112 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln113 = bitcast i32 %X_I_load_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 113 'bitcast' 'bitcast_ln113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 114 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 115 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 115 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 116 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 116 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 117 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 117 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 118 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 118 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 119 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 119 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 120 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 121 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln112, i32 %temp_R" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 121 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln113, i32 %temp_I" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 122 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:106]   --->   Operation 123 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %add" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 124 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %bitcast_ln112_1, i10 %X_R_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:112]   --->   Operation 125 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln113_1 = bitcast i32 %add1" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 126 'bitcast' 'bitcast_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln113 = store i32 %bitcast_ln113_1, i10 %X_I_addr_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:113]   --->   Operation 127 'store' 'store_ln113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.cond34" [../FFT/FFT/HLS/0_Initial/fft.cpp:104]   --->   Operation 128 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln98_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ c2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ s2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln98]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 011000000000000000000000000]
zext_ln98_read     (read         ) [ 000000000000000000000000000]
s2_read            (read         ) [ 001111110000000000000000000]
c2_read            (read         ) [ 001111110000000000000000000]
trunc_ln_read      (read         ) [ 001000000000000000000000000]
zext_ln98_1_read   (read         ) [ 000000000000000000000000000]
zext_ln98_cast     (zext         ) [ 001000000000000000000000000]
zext_ln98_1_cast   (zext         ) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000000]
store_ln0          (store        ) [ 000000000000000000000000000]
br_ln0             (br           ) [ 000000000000000000000000000]
i_1                (load         ) [ 000000000000000000000000000]
specpipeline_ln0   (specpipeline ) [ 000000000000000000000000000]
tmp                (partselect   ) [ 000000000000000000000000000]
icmp_ln104         (icmp         ) [ 011111111111111111000000000]
br_ln104           (br           ) [ 000000000000000000000000000]
trunc_ln106        (trunc        ) [ 011111111111000000000000000]
add_ln107          (add          ) [ 000000000000000000000000000]
zext_ln107         (zext         ) [ 000000000000000000000000000]
X_R_addr           (getelementptr) [ 011111111111111111100000000]
X_I_addr           (getelementptr) [ 011111111111111111100000000]
add_ln104          (add          ) [ 000000000000000000000000000]
store_ln104        (store        ) [ 000000000000000000000000000]
X_R_load_1         (load         ) [ 000010000000000000000000000]
X_I_load_1         (load         ) [ 000010000000000000000000000]
bitcast_ln107      (bitcast      ) [ 000001110000000000000000000]
bitcast_ln107_1    (bitcast      ) [ 000001110000000000000000000]
mul                (fmul         ) [ 011100001111100000000000000]
mul1               (fmul         ) [ 011100001111100000000000000]
mul2               (fmul         ) [ 011100001111100000000000000]
mul3               (fmul         ) [ 011100001111100000000000000]
zext_ln110         (zext         ) [ 000000000000000000000000000]
X_R_addr_2         (getelementptr) [ 011111111100111111111111111]
X_I_addr_2         (getelementptr) [ 011111111100111111111111111]
temp_R             (fsub         ) [ 011111111100011111111111110]
temp_I             (fadd         ) [ 011111111100011111111111110]
X_R_load           (load         ) [ 000010000000010000000000000]
X_I_load           (load         ) [ 000010000000010000000000000]
bitcast_ln110      (bitcast      ) [ 000001111000001111000000000]
bitcast_ln111      (bitcast      ) [ 000001111000001111000000000]
sub                (fsub         ) [ 000000000100000000100000000]
sub1               (fsub         ) [ 000000000100000000100000000]
bitcast_ln110_1    (bitcast      ) [ 000000000000000000000000000]
store_ln110        (store        ) [ 000000000000000000000000000]
bitcast_ln111_1    (bitcast      ) [ 000000000000000000000000000]
store_ln111        (store        ) [ 000000000000000000000000000]
X_R_load_2         (load         ) [ 000100000000000000000100000]
X_I_load_2         (load         ) [ 000100000000000000000100000]
bitcast_ln112      (bitcast      ) [ 000011110000000000000011110]
bitcast_ln113      (bitcast      ) [ 000011110000000000000011110]
add                (fadd         ) [ 000000001000000000000000001]
add1               (fadd         ) [ 000000001000000000000000001]
specloopname_ln106 (specloopname ) [ 000000000000000000000000000]
bitcast_ln112_1    (bitcast      ) [ 000000000000000000000000000]
store_ln112        (store        ) [ 000000000000000000000000000]
bitcast_ln113_1    (bitcast      ) [ 000000000000000000000000000]
store_ln113        (store        ) [ 000000000000000000000000000]
br_ln104           (br           ) [ 000000000000000000000000000]
ret_ln0            (ret          ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln98_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln98_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="X_I">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln98">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln98_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="11" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="0"/>
<pin id="57" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln98_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="s2_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s2_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="10" slack="0"/>
<pin id="74" dir="0" index="1" bw="10" slack="0"/>
<pin id="75" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln98_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="10" slack="0"/>
<pin id="81" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln98_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="X_R_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="10" slack="0"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
<pin id="99" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_load_1/2 X_R_load/11 store_ln110/18 X_R_load_2/19 store_ln112/26 "/>
</bind>
</comp>

<comp id="101" class="1004" name="X_I_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="10" slack="0"/>
<pin id="114" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="1"/>
<pin id="116" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_load_1/2 X_I_load/11 store_ln111/18 X_I_load_2/19 store_ln113/26 "/>
</bind>
</comp>

<comp id="118" class="1004" name="X_R_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="X_I_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/11 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/8 sub/13 add/21 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/8 sub1/13 add1/21 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="3"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="3"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="3"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="3"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="172" class="1005" name="reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 add1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln98_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln98_1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98_1_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="54" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln104_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="54" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln106_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln107_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="1"/>
<pin id="215" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln107_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln104_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln104_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="1"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bitcast_ln107_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln107_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln107_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln110_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="9"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln110_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/13 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bitcast_ln111_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/13 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln110_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln111_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="bitcast_ln112_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/21 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln113_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln113/21 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bitcast_ln112_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/26 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln113_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln113_1/26 "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="295" class="1005" name="s2_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="3"/>
<pin id="297" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s2_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="c2_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c2_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="trunc_ln_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="1"/>
<pin id="309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="zext_ln98_cast_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln98_cast "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln104_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln106_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="9"/>
<pin id="323" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="326" class="1005" name="X_R_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="332" class="1005" name="X_I_addr_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="338" class="1005" name="bitcast_ln107_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107 "/>
</bind>
</comp>

<comp id="344" class="1005" name="bitcast_ln107_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln107_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="mul_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="355" class="1005" name="mul1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="360" class="1005" name="mul2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="mul3_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="X_R_addr_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="1"/>
<pin id="372" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="X_I_addr_2_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="temp_R_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="387" class="1005" name="temp_I_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="392" class="1005" name="X_R_load_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="397" class="1005" name="X_I_load_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="402" class="1005" name="bitcast_ln110_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="407" class="1005" name="bitcast_ln111_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="412" class="1005" name="bitcast_ln112_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln112 "/>
</bind>
</comp>

<comp id="417" class="1005" name="bitcast_ln113_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln113 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="108" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="44" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="161"><net_src comp="91" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="91" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="108" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="108" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="134" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="138" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="54" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="78" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="206"><net_src comp="192" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="189" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="227"><net_src comp="189" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="158" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="242"><net_src comp="163" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="248"><net_src comp="245" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="261"><net_src comp="168" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="266"><net_src comp="172" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="271"><net_src comp="158" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="276"><net_src comp="163" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="281"><net_src comp="168" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="286"><net_src comp="172" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="291"><net_src comp="50" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="298"><net_src comp="60" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="304"><net_src comp="66" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="310"><net_src comp="72" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="315"><net_src comp="176" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="320"><net_src comp="202" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="208" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="329"><net_src comp="84" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="335"><net_src comp="101" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="341"><net_src comp="233" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="347"><net_src comp="239" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="353"><net_src comp="142" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="358"><net_src comp="146" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="363"><net_src comp="150" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="368"><net_src comp="154" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="373"><net_src comp="118" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="379"><net_src comp="126" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="385"><net_src comp="134" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="390"><net_src comp="138" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="395"><net_src comp="91" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="400"><net_src comp="108" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="405"><net_src comp="250" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="410"><net_src comp="254" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="415"><net_src comp="268" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="420"><net_src comp="273" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="138" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {18 26 }
	Port: X_I | {18 26 }
 - Input state : 
	Port: fft_Pipeline_DFTpts : zext_ln98_1 | {1 }
	Port: fft_Pipeline_DFTpts : trunc_ln | {1 }
	Port: fft_Pipeline_DFTpts : X_R | {2 3 11 12 19 20 }
	Port: fft_Pipeline_DFTpts : c2 | {1 }
	Port: fft_Pipeline_DFTpts : X_I | {2 3 11 12 19 20 }
	Port: fft_Pipeline_DFTpts : s2 | {1 }
	Port: fft_Pipeline_DFTpts : zext_ln98 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		tmp : 1
		icmp_ln104 : 2
		br_ln104 : 3
		trunc_ln106 : 1
		add_ln107 : 2
		zext_ln107 : 3
		X_R_addr : 4
		X_R_load_1 : 5
		X_I_addr : 4
		X_I_load_1 : 5
		add_ln104 : 1
		store_ln104 : 2
	State 3
	State 4
		mul : 1
		mul1 : 1
		mul2 : 1
		mul3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		X_R_addr_2 : 1
		X_R_load : 2
		X_I_addr_2 : 1
		X_I_load : 2
	State 12
	State 13
		sub : 1
		sub1 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
		store_ln110 : 1
		store_ln111 : 1
	State 19
	State 20
	State 21
		add : 1
		add1 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		store_ln112 : 1
		store_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_142         |    3    |   143   |   321   |
|   fmul   |          grp_fu_146         |    3    |   143   |   321   |
|          |          grp_fu_150         |    3    |   143   |   321   |
|          |          grp_fu_154         |    3    |   143   |   321   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_134         |    2    |   205   |   390   |
|          |          grp_fu_138         |    2    |   205   |   390   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln107_fu_212      |    0    |    0    |    13   |
|          |       add_ln104_fu_223      |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln104_fu_202      |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|          |  zext_ln98_read_read_fu_54  |    0    |    0    |    0    |
|          |      s2_read_read_fu_60     |    0    |    0    |    0    |
|   read   |      c2_read_read_fu_66     |    0    |    0    |    0    |
|          |   trunc_ln_read_read_fu_72  |    0    |    0    |    0    |
|          | zext_ln98_1_read_read_fu_78 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln98_cast_fu_176    |    0    |    0    |    0    |
|   zext   |   zext_ln98_1_cast_fu_180   |    0    |    0    |    0    |
|          |      zext_ln107_fu_217      |    0    |    0    |    0    |
|          |      zext_ln110_fu_245      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|          tmp_fu_192         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln106_fu_208     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   982   |   2173  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   X_I_addr_2_reg_376  |   10   |
|    X_I_addr_reg_332   |   10   |
|    X_I_load_reg_397   |   32   |
|   X_R_addr_2_reg_370  |   10   |
|    X_R_addr_reg_326   |   10   |
|    X_R_load_reg_392   |   32   |
|bitcast_ln107_1_reg_344|   32   |
| bitcast_ln107_reg_338 |   32   |
| bitcast_ln110_reg_402 |   32   |
| bitcast_ln111_reg_407 |   32   |
| bitcast_ln112_reg_412 |   32   |
| bitcast_ln113_reg_417 |   32   |
|    c2_read_reg_301    |   32   |
|       i_reg_288       |   64   |
|   icmp_ln104_reg_317  |    1   |
|      mul1_reg_355     |   32   |
|      mul2_reg_360     |   32   |
|      mul3_reg_365     |   32   |
|      mul_reg_350      |   32   |
|        reg_158        |   32   |
|        reg_163        |   32   |
|        reg_168        |   32   |
|        reg_172        |   32   |
|    s2_read_reg_295    |   32   |
|     temp_I_reg_387    |   32   |
|     temp_R_reg_382    |   32   |
|  trunc_ln106_reg_321  |   10   |
| trunc_ln_read_reg_307 |   10   |
| zext_ln98_cast_reg_312|   64   |
+-----------------------+--------+
|         Total         |   829  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   3  |  10  |   30   ||    14   |
|  grp_access_fu_91 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_108 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_108 |  p2  |   3  |   0  |    0   ||    14   |
|     grp_fu_134    |  p0  |   5  |  32  |   160  ||    25   |
|     grp_fu_134    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_138    |  p0  |   5  |  32  |   160  ||    25   |
|     grp_fu_138    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_142    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_146    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_150    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_154    |  p0  |   2  |  32  |   64   ||    9    |
|      reg_158      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_163      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   892  ||  23.425 ||   178   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   982  |  2173  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   23   |    -   |   178  |
|  Register |    -   |    -   |   829  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   23   |  1811  |  2351  |
+-----------+--------+--------+--------+--------+
