// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out holds the value
 * stored at the memory location specified by address. If load==1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out from the next time step onward).
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    // Put your code here:
	DMux8Way(in=load,sel=address[0..2],a=wa,b=wb,c=wc,d=wd,e=we,f=wf,g=wg,h=wh);
	
	RAM512(in=in,load=wa,address=address[3..11],out=na);
	RAM512(in=in,load=wb,address=address[3..11],out=nb);
	RAM512(in=in,load=wc,address=address[3..11],out=nc);
	RAM512(in=in,load=wd,address=address[3..11],out=nd);
	RAM512(in=in,load=we,address=address[3..11],out=ne);
	RAM512(in=in,load=wf,address=address[3..11],out=nf);
	RAM512(in=in,load=wg,address=address[3..11],out=ng);
	RAM512(in=in,load=wh,address=address[3..11],out=nh);
	
	Mux8Way16(a=na,b=nb,c=nc,d=nd,e=ne,f=nf,g=ng,h=nh,sel=address[0..2],out=out);
}