-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"

-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0

-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_reg auto
-vh2008

-sethld


-use_io_insertion 1
-resolve_mixed_drivers 0
-path "C:/Users/benja/3D Objects/ispfpga/ice40tp/data" "C:/Users/benja/es4/final_local/aes_bench/impl_1" "C:/Users/benja/es4/final_local/aes_bench"
-ver "C:/Users/benja/3D Objects/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "C:/Users/benja/3D Objects/ip/pmi/pmi_iCE40UP.vhd"
-lib "work" -vhd "C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/bench.vhd"
"C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/encrypt.vhd"
"C:/Users/benja/es4/final_git/fpga_aes/aes/source/impl_1/benched/sbox_rom.vhd"
"C:/Users/benja/es4/final_local/aes_bench/source/impl_1/r_sbox_rom.vhd"
"C:/Users/benja/es4/final_local/aes_bench/source/impl_1/row_shift.vhd"
"C:/Users/benja/es4/final_local/aes_bench/source/impl_1/nine_rounds.vhd"
"C:/Users/benja/es4/final_local/aes_bench/source/impl_1/r_row_shift.vhd"


-top test_bench
-udb "aes_bench_impl_1_rtl.udb"
-output_hdl "aes_bench_impl_1.vm"

