$date
	Sun Nov  7 19:27:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_4_16_tb $end
$var wire 1 ! o9 $end
$var wire 1 " o8 $end
$var wire 1 # o7 $end
$var wire 1 $ o6 $end
$var wire 1 % o5 $end
$var wire 1 & o4 $end
$var wire 1 ' o3 $end
$var wire 1 ( o2 $end
$var wire 1 ) o15 $end
$var wire 1 * o14 $end
$var wire 1 + o13 $end
$var wire 1 , o12 $end
$var wire 1 - o11 $end
$var wire 1 . o10 $end
$var wire 1 / o1 $end
$var wire 1 0 o0 $end
$var reg 1 1 a $end
$var reg 1 2 b $end
$var reg 1 3 c $end
$var reg 1 4 d $end
$var reg 1 5 enable $end
$scope module test_target $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 c $end
$var wire 1 4 d $end
$var wire 1 5 enable $end
$var wire 1 ! o9 $end
$var wire 1 " o8 $end
$var wire 1 # o7 $end
$var wire 1 $ o6 $end
$var wire 1 % o5 $end
$var wire 1 & o4 $end
$var wire 1 ' o3 $end
$var wire 1 ( o2 $end
$var wire 1 ) o15 $end
$var wire 1 * o14 $end
$var wire 1 + o13 $end
$var wire 1 , o12 $end
$var wire 1 - o11 $end
$var wire 1 . o10 $end
$var wire 1 / o1 $end
$var wire 1 0 o0 $end
$var wire 1 6 enable4 $end
$var wire 1 7 enable3 $end
$var wire 1 8 enable2 $end
$var wire 1 9 enable1 $end
$scope module d0 $end
$var wire 1 9 O0 $end
$var wire 1 8 O1 $end
$var wire 1 7 O2 $end
$var wire 1 6 O3 $end
$var wire 1 1 a $end
$var wire 1 : a_not $end
$var wire 1 2 b $end
$var wire 1 ; b_not $end
$var wire 1 5 enb $end
$upscope $end
$scope module d1 $end
$var wire 1 0 O0 $end
$var wire 1 / O1 $end
$var wire 1 ( O2 $end
$var wire 1 ' O3 $end
$var wire 1 3 a $end
$var wire 1 < a_not $end
$var wire 1 4 b $end
$var wire 1 = b_not $end
$var wire 1 9 enb $end
$upscope $end
$scope module d2 $end
$var wire 1 & O0 $end
$var wire 1 % O1 $end
$var wire 1 $ O2 $end
$var wire 1 # O3 $end
$var wire 1 3 a $end
$var wire 1 > a_not $end
$var wire 1 4 b $end
$var wire 1 ? b_not $end
$var wire 1 8 enb $end
$upscope $end
$scope module d3 $end
$var wire 1 " O0 $end
$var wire 1 ! O1 $end
$var wire 1 . O2 $end
$var wire 1 - O3 $end
$var wire 1 3 a $end
$var wire 1 @ a_not $end
$var wire 1 4 b $end
$var wire 1 A b_not $end
$var wire 1 7 enb $end
$upscope $end
$scope module d4 $end
$var wire 1 , O0 $end
$var wire 1 + O1 $end
$var wire 1 * O2 $end
$var wire 1 ) O3 $end
$var wire 1 3 a $end
$var wire 1 B a_not $end
$var wire 1 4 b $end
$var wire 1 C b_not $end
$var wire 1 6 enb $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1C
1B
1A
1@
1?
1>
1=
1<
1;
1:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
0=
0?
0A
0C
14
#200
1=
1?
1A
1C
0<
0>
0@
0B
04
13
#300
0=
0?
0A
0C
14
#400
1=
1?
1A
1C
1<
1>
1@
1B
0;
04
03
12
#500
0=
0?
0A
0C
14
#600
1=
1?
1A
1C
0<
0>
0@
0B
04
13
#700
0=
0?
0A
0C
14
#800
1=
1?
1A
1C
1<
1>
1@
1B
1;
0:
04
03
02
11
#900
0=
0?
0A
0C
14
#1000
1=
1?
1A
1C
0<
0>
0@
0B
04
13
#1100
0=
0?
0A
0C
14
#1200
1=
1?
1A
1C
1<
1>
1@
1B
0;
04
03
12
#1300
0=
0?
0A
0C
14
#1400
1=
1?
1A
1C
0<
0>
0@
0B
04
13
#1500
0=
0?
0A
0C
14
#1600
10
19
1=
1?
1A
1C
1<
1>
1@
1B
1;
1:
04
03
02
01
15
#1700
00
0=
1/
0?
0A
0C
14
#1800
1(
1=
0/
1?
1A
1C
0<
0>
0@
0B
04
13
#1900
0(
0=
1'
0?
0A
0C
14
#2000
09
1&
1=
1?
1A
1C
1<
0'
1>
1@
1B
0;
18
04
03
12
#2100
0&
0=
0?
1%
0A
0C
14
#2200
1$
1=
1?
0%
1A
1C
0<
0>
0@
0B
04
13
#2300
0$
0=
0?
1#
0A
0C
14
#2400
1"
17
1=
1?
1A
1C
1<
1>
0#
1@
1B
1;
08
0:
04
03
02
11
#2500
0"
0=
0?
0A
1!
0C
14
#2600
1.
1=
1?
1A
0!
1C
0<
0>
0@
0B
04
13
#2700
0.
0=
0?
0A
1-
0C
14
#2800
07
1,
1=
1?
1A
1C
1<
1>
1@
0-
1B
0;
16
04
03
12
#2900
0,
0=
0?
0A
0C
1+
14
#3000
1*
1=
1?
1A
1C
0+
0<
0>
0@
0B
04
13
#3100
0*
0=
0?
0A
0C
1)
14
#3200
