Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L fifo_generator_v13_2_7 -L work -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Datapath_Testbench_behav work.Datapath_Testbench work.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9180] module 'blk_mem_axi_regs_fwd_v8_4' is instantiated multiple times from VHDL or from both Verilog and VHDL; elaboration result may be incorrect [/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:1493]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.proj_def
Compiling package vl.vl_types
Compiling module work.glbl
Compiling architecture behavioral of entity work.GPIO_emu [gpio_emu_default]
Compiling architecture afeemu_ila_arch of entity xil_defaultlib.AFEemu_ila [afeemu_ila_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.AFEemu
Compiling architecture behavioral of entity work.AFE_Interface_Sim [afe_interface_sim_default]
Compiling architecture afe_datapath_ila0_arch of entity xil_defaultlib.AFE_DataPath_ila0 [afe_datapath_ila0_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.AFE_DP_Pipeline
Compiling architecture behavioral of entity work.AFE_Pipeline [afe_pipeline_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.DPRAM_1Kx16
Compiling architecture behavioral of entity work.AFE_DataPath [afe_datapath_default]
Compiling architecture behavioral of entity work.Phase_Detector [phase_detector_default]
Compiling architecture behavioural_rx of entity work.FM_Rx [\FM_Rx(pwidth=24)\]
Compiling architecture trigger_arch of entity work.Trigger [trigger_default]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.SCFIFO_32x256
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.SCFIFO_1Kx16
Compiling architecture behavioral of entity work.EventBuilder [eventbuilder_default]
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE_default
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.OSERDESE2(INIT_TQ=1'b1,SRVAL_TQ=...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,FINE...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.IN_FIFO(ARRAY_MODE="ARRAY_MODE_4...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.PHASER_REF
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig_7series_v4_2...
Compiling module xil_defaultlib.DDR3LController_mig
Compiling module xil_defaultlib.DDR3LController
Compiling architecture behavioral of entity work.DDR_Interface [ddr_interface_default]
Compiling architecture onewire_behave of entity work.One_Wire [one_wire_default]
Compiling architecture fm_behavioural of entity work.FM_Tx [\FM_Tx(pwidth=16)\]
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.LVDSTxBuff
Compiling architecture behavioral of entity work.LVDS_TX [lvds_tx_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.Hist_Ram
Compiling architecture behavioural of entity work.Histogram [histogram_default]
Compiling architecture behavioural of entity work.FEB_fabric [feb_fabric_default]
Compiling architecture behavioral of entity work.datapath_testbench
Built simulation snapshot Datapath_Testbench_behav
