# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 370 3.2e-05 512 102 170 188416 64.0765 13.3477 44.7496 417.702 540.122 540.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 6.4e-05 512 60 300 304640 10.439 6.72202 54.8869 209.589 281.776 281.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 6.4e-05 2048 70 830 307200 28.6713 471.618 859.644 1359.98 1360.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 0.000512 1024 95 1110 21504 3.31776 1.66701 27.7004 91.5686 124.381 124.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 0.000256 1024 410 710 61952 5.79187 3.42707 52.3726 104.594 166.317 166.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 3.2e-05 1024 165 390 237568 118.335 26.8209 210.448 835.092 1190.95 1191.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 3.2e-05 1024 500 1190 487424 66.3285 26.8288 737.548 835.053 1665.99 1666.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1350 3.2e-05 1024 120 550 587776 46.7093 26.8777 391.72 837.865 1303.34 1303.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.000512 1024 82 400 9216 5.03766 1.67245 4.89306 91.3431 103.1 103.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1650 0.000256 4096 190 830 73216 13.9768 224.692 419.011 657.729 657.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 10 370 3.2e-05 512 102 170 184320 63.7714 13.2251 42.8289 414.627 534.709 534.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 6.4e-05 512 60 300 304128 10.4694 6.72538 62.7994 209.675 289.804 289.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 6.4e-05 2048 70 830 307152 28.3443 533.748 838.668 1400.82 1400.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 0.000512 1024 95 1110 21312 3.30413 1.64256 31.8942 91.8188 128.789 128.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 0.000256 1024 410 710 62208 5.79562 3.41197 60.3478 104.608 174.313 174.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 3.2e-05 1024 165 390 230400 118.321 26.6056 218.638 830.362 1194.17 1194.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 3.2e-05 1024 500 1190 488448 66.1602 26.8616 857.64 835.603 1786.48 1786.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 3.2e-05 1024 120 550 587520 46.8528 26.9477 441.76 838.259 1353.98 1354.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.000512 1024 82 400 8064 5.0128 1.61107 4.9321 91.2114 102.922 103.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1650 0.000256 4096 190 830 73224 13.9817 255.226 419.507 688.758 688.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 10 370 3.2e-05 512 102 170 194560 63.6724 13.3869 48.7394 419.093 545.137 545.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 6.4e-05 512 60 300 304640 10.4076 6.72742 65.3767 209.595 292.237 292.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 6.4e-05 2048 70 830 307200 28.4154 556.857 838.125 1423.46 1423.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 0.000512 1024 95 1110 21120 3.28173 1.62832 33.1743 90.7434 128.962 129.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 0.000256 1024 410 710 61440 5.76947 3.39149 62.5573 104.102 175.968 176.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 3.2e-05 1024 165 390 235520 119.265 27.014 237.476 837.942 1221.94 1222.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 3.2e-05 1024 500 1190 491520 66.0396 27.007 900.908 837.948 1832.12 1832.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 3.2e-05 1024 120 550 587520 46.6468 26.9216 462.263 837.888 1373.88 1374.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.000512 1024 82 400 8960 4.9847 1.63194 5.67158 90.6977 103.142 103.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1650 0.000256 4096 190 830 73200 13.9759 267.302 419.029 700.351 700.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 24 10 370 3.2e-05 512 102 170 184320 63.2305 13.147 39.2585 412.158 528.044 528.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 6.4e-05 512 60 300 304128 10.3913 6.71133 61.3852 209.217 287.838 287.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 6.4e-05 2048 70 830 307104 28.3924 520.851 837.746 1387.04 1387.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 0.000512 1024 95 1110 20736 3.30422 1.63709 30.1043 90.4412 125.613 125.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 0.000256 1024 410 710 61440 5.77952 3.40179 58.0465 104.275 171.64 171.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 3.2e-05 1024 165 390 233472 116.657 26.4786 136.767 823.967 1104.12 1104.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 3.2e-05 1024 500 1190 485376 65.9706 26.7265 826.841 832.193 1751.95 1752.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 3.2e-05 1024 120 550 586752 46.683 26.8657 430.367 836.97 1341.05 1341.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.000512 1024 82 400 7680 5.07126 1.63632 4.65622 90.6914 102.211 102.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1650 0.000256 4096 190 830 73152 13.9837 248.846 418.748 681.622 681.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 25 10 370 3.2e-05 512 102 170 179200 63.9184 13.1805 37.2697 412.143 526.757 526.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 6.4e-05 512 60 300 304000 10.4668 6.72973 62.1651 209.341 288.829 288.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 6.4e-05 2048 70 830 307100 28.3197 526.015 837.706 1392.08 1392.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 0.000512 1024 95 1110 20800 3.32042 1.6312 30.7916 90.5386 126.41 126.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 0.000256 1024 410 710 61600 5.82253 3.41402 58.8712 104.315 172.547 172.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 3.2e-05 1024 165 390 230400 117.229 26.5084 136.388 823.939 1104.31 1104.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 3.2e-05 1024 500 1190 486400 66.0902 26.818 839.493 833.11 1765.72 1765.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 3.2e-05 1024 120 550 587200 46.9052 26.9551 435.455 836.914 1346.39 1346.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.000512 1024 82 400 8000 5.08128 1.6311 4.93293 90.6032 102.402 102.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1650 0.000256 4096 190 830 73200 13.9793 251.671 419.013 684.7 684.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 3.2e-05 512 102 170 186368 63.346 13.2007 40.4736 413.964 531.227 531.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 6.4e-05 512 60 300 303744 10.4167 6.71818 64.0811 209.443 290.787 290.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 6.4e-05 2048 70 830 307104 28.3923 540.234 838.638 1407.31 1407.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 0.000512 1024 95 1110 20608 3.32595 1.64458 31.4962 90.5707 127.166 127.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 0.000256 1024 410 710 61824 5.81312 3.41171 60.9999 104.915 175.269 175.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 3.2e-05 1024 165 390 229376 118.006 26.5373 140.081 827.675 1112.54 1112.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 3.2e-05 1024 500 1190 487424 66.3997 26.9491 865.424 837.17 1796.16 1796.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 3.2e-05 1024 120 550 585984 46.7057 26.8953 446.364 837.335 1357.46 1357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.000512 1024 82 400 7168 5.02195 1.58915 4.51002 89.5125 100.788 100.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1650 0.000256 4096 190 830 73136 13.9776 258.141 419.192 691.353 691.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 3.2e-05 512 102 170 184320 63.4327 13.1625 38.8891 412.317 528.055 528.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 6.4e-05 512 60 300 304320 10.4381 6.73312 64.2956 209.438 291.035 291.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 6.4e-05 2048 70 830 307080 28.2911 541.691 838.044 1408.07 1408.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 0.000512 1024 95 1110 21120 3.29933 1.6344 32.3336 90.2311 127.627 127.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 0.000256 1024 410 710 61440 5.8369 3.41622 60.7916 104.6 174.768 174.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 3.2e-05 1024 165 390 230400 117.263 26.4972 140.775 824.407 1109.19 1109.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 3.2e-05 1024 500 1190 483840 66.7164 26.88 860.038 834.713 1788.56 1788.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 3.2e-05 1024 120 550 587520 46.8391 26.9346 448.904 837.258 1360.1 1360.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.000512 1024 82 400 7680 5.0969 1.6327 4.82557 83.3888 95.1007 95.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1650 0.000256 4096 190 830 73080 13.9781 258.482 418.687 691.191 691.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 3.2e-05 512 102 170 180224 65.0881 13.3489 36.0597 417.755 532.495 532.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 6.4e-05 512 60 300 304128 10.4245 6.71949 61.7484 209.629 288.644 288.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 6.4e-05 2048 70 830 307072 28.4652 525.102 837.909 1391.52 1391.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 0.000512 1024 95 1110 21504 3.32979 1.66915 32.0237 91.4278 128.58 128.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 0.000256 1024 410 710 61440 5.82992 3.40333 59.2476 104.681 173.292 173.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 3.2e-05 1024 165 390 229376 119.804 26.8247 136.705 835.258 1118.83 1119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 3.2e-05 1024 500 1190 483328 66.6604 26.8292 834.098 835.219 1763.02 1763.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 3.2e-05 1024 120 550 587776 46.6174 26.8781 435.474 838.568 1347.7 1347.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.000512 1024 82 400 8192 5.12589 1.67222 4.93379 91.2831 103.168 103.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1650 0.000256 4096 190 830 73088 13.9796 251.679 418.685 684.386 684.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 3.2e-05 512 102 170 172032 64.5524 13.1489 23.8462 412.682 514.476 514.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 6.4e-05 512 60 300 304128 10.4009 6.71568 62.1817 209.521 288.951 289.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 6.4e-05 2048 70 830 307008 28.3013 528.559 838.679 1395.58 1395.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 0.000512 1024 95 1110 19968 3.3543 1.6472 29.8303 90.4824 125.44 125.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 0.000256 1024 410 710 59904 5.78333 3.37488 57.8109 103.493 170.59 170.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 3.2e-05 1024 165 390 221184 119.074 26.4315 132.211 825.107 1103.07 1103.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 3.2e-05 1024 500 1190 479232 65.5559 26.4376 831.416 825.015 1748.65 1748.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 3.2e-05 1024 120 550 586752 46.6979 26.8626 437.283 838.108 1349.11 1349.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.000512 1024 82 400 6144 5.01219 1.55853 3.91859 88.5644 99.2034 99.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1650 0.000256 4096 190 830 72960 13.9752 252.465 418.709 685.193 685.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 3.2e-05 512 102 170 179200 63.934 13.1789 26.7838 412.697 516.833 517.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 6.4e-05 512 60 300 304000 10.4492 6.72342 66.6387 209.658 293.598 293.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 6.4e-05 2048 70 830 307000 28.3237 562.268 838.698 1429.34 1429.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 0.000512 1024 95 1110 20800 3.32118 1.6384 33.4896 90.3397 128.916 129.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 0.000256 1024 410 710 60800 5.75037 3.38032 62.7524 103.501 175.511 175.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 3.2e-05 1024 165 390 230400 117.229 26.5036 147.623 825.115 1116.71 1116.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 3.2e-05 1024 500 1190 473600 66.4065 26.5032 881.845 825.035 1800.01 1800.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 3.2e-05 1024 120 550 585600 46.7501 26.9309 464.149 838 1375.98 1376.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.000512 1024 82 400 6400 5.21779 1.64074 4.35088 90.7933 102.156 102.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1650 0.000256 4096 190 830 73000 13.9758 267.594 419.016 700.629 700.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 3.2e-05 512 102 170 163840 66.3348 13.3449 28.7589 418.185 526.875 527.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 6.4e-05 512 60 300 303104 10.3875 6.71437 78.5096 209.192 304.933 305.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 6.4e-05 2048 70 830 306944 28.287 662.628 838.601 1529.56 1529.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 0.000512 1024 95 1110 18432 3.26176 1.56397 34.6431 88.2258 127.827 127.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 0.000256 1024 410 710 61440 5.82195 3.41402 74.7395 104.941 189.041 189.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 3.2e-05 1024 165 390 229376 119.68 26.8261 172.673 836.11 1155.53 1155.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 3.2e-05 1024 500 1190 475136 67.8993 26.8329 1032.88 836.011 1963.83 1964.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 3.2e-05 1024 120 550 585728 46.5747 26.8751 546.811 836.076 1456.5 1456.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 0.000512 1024 82 400 4096 5.17747 1.56442 3.49155 88.0706 98.4581 98.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1650 0.000256 4096 190 830 72960 13.9853 316.733 418.956 749.719 749.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 370 3.2e-05 512 102 180 180224 65.0176 13.3325 44.5847 417.69 540.872 541.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 6.4e-05 512 60 300 304640 10.4575 6.72045 99.386 209.564 326.259 326.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 6.4e-05 2048 70 825 307264 28.5096 456.967 838.094 1323.61 1323.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 440 0.000512 1024 95 1110 21504 3.30954 1.66317 26.927 91.7909 123.816 123.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1390 0.000256 1024 410 720 61952 5.81331 3.43251 51.666 104.9 165.94 166.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 500 3.2e-05 1024 165 390 241664 117.685 27.1892 245.093 835.088 1225.3 1225.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 3.2e-05 1024 500 1200 491520 66.0495 26.8794 741.821 837.772 1672.74 1672.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1350 3.2e-05 1024 120 555 588288 46.7464 26.8917 465.931 837.938 1377.67 1377.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 320 0.000512 1024 82 405 8192 5.10051 1.66726 7.6217 95.342 109.887 110.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1650 0.000256 4096 190 840 73216 13.9837 221.607 419.261 654.898 654.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 370 3.2e-05 512 102 180 179200 65.4049 13.4041 46.5756 419.382 545.014 545.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 6.4e-05 512 60 300 304640 10.477 6.73302 53.7388 209.722 280.796 280.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 6.4e-05 2048 70 825 307240 28.4782 457.967 838.666 1325.16 1325.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 440 0.000512 1024 95 1110 21120 3.32413 1.6432 27.0456 93.1083 125.249 125.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 0.000256 1024 410 720 61760 5.85184 3.4465 52.1022 104.984 166.515 166.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 500 3.2e-05 1024 165 390 240640 118.381 26.9496 234.605 838.426 1218.61 1218.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 3.2e-05 1024 500 1200 491520 66.1883 26.9394 751.859 838.837 1684.04 1684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1350 3.2e-05 1024 120 555 588160 46.9107 27.7647 444.033 838.455 1357.32 1357.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.000512 1024 82 405 7680 5.08563 1.63226 7.41318 91.8383 106.121 106.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1650 0.000256 4096 190 840 73200 13.9967 223.694 419.356 657.092 657.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 370 3.2e-05 512 102 180 178176 64.8504 13.314 43.5804 416.639 538.62 538.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 6.4e-05 512 60 300 304512 10.4281 6.72173 53.6264 209.635 280.539 280.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 6.4e-05 2048 70 825 307248 28.4453 456.194 838.686 1323.37 1323.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 440 0.000512 1024 95 1110 21120 3.32758 1.64864 26.8197 91.4902 123.414 123.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 0.000256 1024 410 720 61824 5.81334 3.43472 51.8252 104.824 166.025 166.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 500 3.2e-05 1024 165 390 239616 117.428 26.7575 211.263 832.926 1188.62 1188.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 3.2e-05 1024 500 1200 488448 66.361 26.8938 742.544 837.1 1673.11 1673.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1350 3.2e-05 1024 120 555 587520 46.9005 26.9779 439.927 838.211 1352.17 1352.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.000512 1024 82 405 7680 5.07485 1.63226 7.40704 91.209 105.478 105.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1650 0.000256 4096 190 840 73200 13.9899 223.074 419.493 656.618 656.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 370 3.2e-05 512 102 180 179200 65.2906 13.3865 45.1202 418.396 542.441 542.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 6.4e-05 512 60 300 304192 10.4713 6.73178 55.2379 209.534 282.105 282.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 6.4e-05 2048 70 825 307216 28.439 467.884 838.001 1334.37 1334.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 0.000512 1024 95 1110 21504 3.33635 1.66774 28.2143 91.7813 125.126 125.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 0.000256 1024 410 720 61824 5.83059 3.44093 53.5381 104.761 167.704 167.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 3.2e-05 1024 165 390 243712 117.649 26.922 222.925 836.461 1204.21 1204.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 3.2e-05 1024 500 1200 487424 66.6349 26.9291 759.592 836.407 1689.78 1689.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1350 3.2e-05 1024 120 555 587776 46.9093 26.9498 398.484 837.695 1310.2 1310.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.000512 1024 82 405 8064 5.07533 1.6407 4.44602 90.7485 102.069 102.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1650 0.000256 4096 190 840 73192 13.977 227.478 419.086 660.584 660.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 15 370 3.2e-05 512 102 180 180224 65.051 13.3445 38.933 418.057 535.632 535.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 6.4e-05 512 60 300 304640 10.4228 6.71443 57.1019 209.757 284.125 284.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 6.4e-05 2048 70 825 307200 28.4125 481.531 838.683 1348.69 1348.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 0.000512 1024 95 1110 21504 3.31638 1.6647 28.5566 92.5833 126.25 126.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 0.000256 1024 410 720 61440 5.81661 3.40666 53.988 104.687 168.043 168.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 3.2e-05 1024 165 390 237568 118.357 26.8217 201.586 835.784 1182.8 1182.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 3.2e-05 1024 500 1200 487424 66.2494 26.8221 765.424 835.744 1694.45 1694.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 3.2e-05 1024 120 555 587776 46.6701 26.8834 404.802 838.681 1317.2 1317.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.000512 1024 82 405 8192 5.11286 1.66912 4.64784 92.3888 103.971 104.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1650 0.000256 4096 190 840 73152 13.9694 232.477 419.34 665.83 665.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 15 370 3.2e-05 512 102 180 175104 64.8026 13.231 42.7164 414.673 535.671 535.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 6.4e-05 512 60 300 304128 10.4504 6.73107 64.4424 209.699 291.445 291.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 6.4e-05 2048 70 825 307224 28.4365 541.304 838.864 1408.67 1408.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 0.000512 1024 95 1110 20736 3.33232 1.6425 31.9452 90.4792 127.529 127.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 0.000256 1024 410 720 61632 5.81482 3.41152 61.9955 104.618 175.987 176.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 3.2e-05 1024 165 390 230400 118.035 26.6024 142.517 829.378 1116.77 1116.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 3.2e-05 1024 500 1200 488448 66.1176 26.8648 882.703 835.162 1811.06 1811.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 3.2e-05 1024 120 555 587520 46.7778 26.9396 457.43 838.847 1370.16 1370.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.000512 1024 82 405 6912 5.0959 1.61178 4.48224 90.0041 101.344 101.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1650 0.000256 4096 190 840 73152 13.9756 263.866 419.433 697.319 697.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 15 370 3.2e-05 512 102 180 174080 65.8304 13.3906 38.1901 418.989 536.654 536.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 6.4e-05 512 60 300 304640 10.4271 6.72358 63.1762 209.544 290.003 290.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 6.4e-05 2048 70 825 307200 28.3836 529.828 837.819 1396.08 1396.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 0.000512 1024 95 1110 20480 3.31805 1.62838 30.9067 90.0917 126.077 126.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 0.000256 1024 410 720 60800 5.80432 3.39763 59.7987 104.077 173.209 173.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 3.2e-05 1024 165 390 235520 118.964 26.919 142.549 837.974 1126.66 1126.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 3.2e-05 1024 500 1200 491520 66.0304 26.9316 867.313 837.615 1798.12 1798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 3.2e-05 1024 120 555 587520 46.6061 26.9225 446.065 837.783 1357.54 1357.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.000512 1024 82 405 7680 5.0809 1.63008 4.84886 81.3267 93.0419 93.1823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1650 0.000256 4096 190 840 73120 13.97 256.723 418.837 689.576 689.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 3.2e-05 512 102 180 172032 64.5117 13.1383 40.7591 412.699 531.355 531.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 6.4e-05 512 60 300 304128 10.3787 6.71949 67.2034 209.463 293.892 294.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 6.4e-05 2048 70 825 307200 28.3904 565.256 838.871 1432.56 1432.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 0.000512 1024 95 1110 20736 3.30291 1.63459 33.5346 90.6139 129.212 129.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 0.000256 1024 410 720 61440 5.78122 3.40218 64.9463 104.399 178.657 178.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 3.2e-05 1024 165 390 233472 116.61 26.4371 152.007 824.977 1120.27 1120.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 3.2e-05 1024 500 1200 485376 65.8642 26.7484 915.043 833.153 1841.03 1841.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 3.2e-05 1024 120 555 586752 46.5964 26.8612 477.123 837.314 1388.06 1388.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 0.000512 1024 82 405 7680 5.07587 1.63226 5.14195 90.4824 102.489 102.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1650 0.000256 4096 190 840 73152 13.9737 274.677 419.551 708.245 708.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 3.2e-05 512 102 180 166400 65.2676 13.1873 38.7653 412.153 529.619 529.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 6.4e-05 512 60 300 304000 10.453 6.73482 67.0866 209.342 293.746 293.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 6.4e-05 2048 70 825 307200 28.4588 558.464 837.9 1424.86 1424.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 0.000512 1024 95 1110 20800 3.3199 1.63354 33.2102 90.0705 128.362 128.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 0.000256 1024 410 720 60800 5.85011 3.41206 63.3302 104.319 177.042 177.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 3.2e-05 1024 165 390 230400 117.151 26.5172 148.076 824.296 1116.28 1116.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 3.2e-05 1024 500 1200 486400 66.0077 26.8145 908.535 832.511 1834.08 1834.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 3.2e-05 1024 120 555 587200 46.8268 26.9539 471.443 836.967 1382.34 1382.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.000512 1024 82 405 8000 5.07968 1.63155 5.31606 90.4581 102.637 102.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1650 0.000256 4096 190 840 73100 13.981 271.52 418.729 704.272 704.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 3.2e-05 512 102 180 172032 64.9732 13.1994 38.0442 413.684 530.143 530.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 6.4e-05 512 60 300 303744 10.4084 6.72691 67.3761 209.301 293.94 294.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 6.4e-05 2048 70 825 307104 28.3817 563.903 837.985 1430.31 1430.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 0.000512 1024 95 1110 20608 3.32458 1.64662 33.0474 91.1816 129.331 129.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 0.000256 1024 410 720 61824 5.81603 3.41606 64.8698 104.847 179.078 179.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 3.2e-05 1024 165 390 229376 117.925 26.548 148.003 827.023 1119.74 1119.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 3.2e-05 1024 500 1200 487424 66.3218 26.9771 916.297 836.599 1846.41 1846.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 3.2e-05 1024 120 555 585984 46.6339 26.8902 474.241 836.768 1384.7 1384.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.000512 1024 82 405 7168 5.0192 1.58541 4.92269 90.4939 102.18 102.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1650 0.000256 4096 190 840 73136 13.9897 273.768 419.249 707.051 707.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 3.2e-05 512 102 180 168960 65.0589 13.1714 35.9568 412.648 527.079 527.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 6.4e-05 512 60 300 304320 10.4315 6.73354 66.2414 209.605 293.139 293.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 6.4e-05 2048 70 825 307080 28.4119 553.333 838.619 1420.41 1420.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 0.000512 1024 95 1110 20160 3.33994 1.63402 31.806 91.2147 128.121 128.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 0.000256 1024 410 720 61440 5.82579 3.41338 63.1109 104.685 177.161 177.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 3.2e-05 1024 165 390 230400 117.186 26.4958 145.839 825.423 1115.18 1115.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 3.2e-05 1024 500 1200 483840 66.664 26.8717 893.156 835.23 1822.14 1822.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 3.2e-05 1024 120 555 587520 46.8002 26.9303 466.18 838.032 1378.1 1378.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 0.000512 1024 82 405 7680 5.08941 1.62877 5.21184 91.5819 103.666 103.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1650 0.000256 4096 190 840 73080 13.9756 269.873 419.292 703.184 703.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 3.2e-05 512 102 180 180224 65.0471 13.3455 25.9364 417.814 522.387 522.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 6.4e-05 512 60 300 304128 10.4348 6.71811 62.8801 209.656 289.821 289.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 6.4e-05 2048 70 825 307072 28.4116 529.521 837.937 1395.92 1395.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 0.000512 1024 95 1110 21504 3.33094 1.67315 32.5362 90.8497 128.522 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 0.000256 1024 410 720 61440 5.81805 3.41088 60.635 104.698 174.692 174.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 3.2e-05 1024 165 390 229376 119.686 26.8372 139.52 835.364 1121.66 1121.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 3.2e-05 1024 500 1200 483328 66.5996 26.8275 854.862 835.459 1783.97 1784.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 3.2e-05 1024 120 555 587776 46.5717 26.8837 447.323 838.159 1359.1 1359.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.000512 1024 82 405 8192 5.12416 1.66941 5.3183 91.2516 103.523 103.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1650 0.000256 4096 190 840 73088 13.9725 259.48 419.033 692.529 692.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 3.2e-05 512 102 180 172032 64.5488 13.1438 29.238 412.646 519.816 520.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 6.4e-05 512 60 300 304128 10.4217 6.7113 74.3084 209.496 301.07 301.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 6.4e-05 2048 70 825 307008 28.3805 619.483 838.521 1486.43 1486.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 0.000512 1024 95 1110 19968 3.3521 1.64429 35.5003 90.1061 130.73 130.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 0.000256 1024 410 720 59904 5.77629 3.37338 69.4355 103.484 182.201 182.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 3.2e-05 1024 165 390 221184 119.015 26.4331 157.54 824.947 1128.18 1128.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 3.2e-05 1024 500 1200 479232 65.5378 26.4396 991.775 824.934 1908.91 1909.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 3.2e-05 1024 120 555 586752 46.6681 27.0909 522.445 837.464 1433.83 1433.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.000512 1024 82 405 6144 5.00534 1.56016 4.77254 88.5779 100.069 100.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1650 0.000256 4096 190 840 72960 13.9721 301.711 418.919 734.65 734.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 3.2e-05 512 102 180 153600 66.2237 13.1748 26.3295 412.266 518.244 518.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 6.4e-05 512 60 300 304000 10.4459 6.7264 74.5468 209.44 301.294 301.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 6.4e-05 2048 70 825 307000 28.4681 621.113 837.734 1487.36 1487.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 0.000512 1024 95 1110 20800 3.32032 1.64387 37.3837 90.7211 133.202 133.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 0.000256 1024 410 720 59200 5.83059 3.37933 69.074 103.395 181.805 181.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 3.2e-05 1024 165 390 230400 117.303 26.5025 165.421 824.275 1133.75 1133.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 3.2e-05 1024 500 1200 473600 66.3816 26.5041 985.602 824.567 1903.28 1903.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 3.2e-05 1024 120 555 585600 46.7699 26.9435 522.179 837.02 1433.08 1433.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.000512 1024 82 405 6400 5.2169 1.64045 4.9769 90.5801 102.57 102.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1650 0.000256 4096 190 840 73000 13.9776 301.535 418.787 734.343 734.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 3.2e-05 512 102 180 163840 66.3445 13.3509 25.7279 417.761 523.432 523.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 6.4e-05 512 60 300 303104 10.402 6.70736 67.4502 208.984 293.675 293.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 6.4e-05 2048 70 825 306944 28.414 569.442 837.672 1435.57 1435.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 0.000512 1024 95 1110 18432 3.26621 1.56067 30.1195 89.8101 124.888 124.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 0.000256 1024 410 720 61440 5.8295 3.41005 65.4028 104.835 179.604 179.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 3.2e-05 1024 165 390 229376 119.742 26.8271 150.859 835.246 1132.92 1133.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 3.2e-05 1024 500 1200 475136 67.9085 26.8227 901.917 835.306 1832.17 1832.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 3.2e-05 1024 120 555 585728 46.6074 26.824 479.333 835.207 1388.13 1388.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 0.000512 1024 82 405 4096 5.17546 1.56374 3.40109 89.5567 99.8554 99.9913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1650 0.000256 4096 190 840 72960 13.9741 277.678 418.908 710.604 710.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 370 3.2e-05 512 102 180 176128 65.3738 13.3453 43.4308 417.647 540.046 540.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 6.4e-05 512 60 300 304128 10.4579 6.7201 94.4748 209.535 321.319 321.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 6.4e-05 2048 70 840 307168 28.4916 440.551 837.985 1307.08 1307.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 440 0.000512 1024 95 1120 21248 3.32694 1.66912 25.4933 91.5171 122.135 122.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 0.000256 1024 410 720 62464 5.78442 3.45469 49.1781 104.888 163.43 163.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 500 3.2e-05 1024 165 400 225280 120.676 26.9107 210.887 835.005 1193.72 1193.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 3.2e-05 1024 500 1200 489472 66.2379 26.8902 700.92 837.663 1631.92 1632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1350 3.2e-05 1024 120 560 587776 46.7701 26.8796 454.053 837.74 1365.6 1365.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.000512 1024 82 400 9216 5.02662 1.66547 7.98224 92.4948 107.325 107.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1650 0.000256 4096 190 840 73216 13.9834 209.553 419.043 642.622 642.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 370 3.2e-05 512 102 180 174080 65.8603 13.4014 44.6921 418.975 543.179 543.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 6.4e-05 512 60 300 304000 10.4719 6.73098 57.1421 209.53 284.002 284.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 6.4e-05 2048 70 840 307160 28.4018 490.706 837.901 1357.05 1357.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 440 0.000512 1024 95 1120 20800 3.3417 1.64816 28.5125 91.308 124.937 125.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 0.000256 1024 410 720 62400 5.82083 3.44515 55.9717 104.883 170.251 170.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 500 3.2e-05 1024 165 400 230400 120.316 26.9538 219.924 837.617 1205.06 1205.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 3.2e-05 1024 500 1200 488960 66.4508 26.9435 790.679 837.601 1721.89 1722.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1350 3.2e-05 1024 120 560 587520 46.8219 26.9395 470.747 837.667 1382.34 1382.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.000512 1024 82 400 8960 4.9919 1.63126 9.00301 90.6595 106.437 106.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1650 0.000256 4096 190 840 73200 13.986 235.392 419.034 668.473 668.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 370 3.2e-05 512 102 180 172032 65.399 13.3125 38.9214 416.392 534.274 534.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 6.4e-05 512 60 300 303744 10.4448 6.72176 53.5186 209.527 280.341 280.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 6.4e-05 2048 70 840 307152 28.3979 459.674 838.216 1326.33 1326.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 0.000512 1024 95 1120 21120 3.32224 1.65274 26.8531 91.2329 123.189 123.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 0.000256 1024 410 720 62208 5.79645 3.4304 51.641 104.765 165.761 165.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 3.2e-05 1024 165 400 221184 121.1 26.7547 187.372 832.45 1167.92 1168.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 3.2e-05 1024 500 1200 488448 66.311 26.8964 733.569 836.605 1663.59 1663.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1350 3.2e-05 1024 120 560 587520 46.7707 26.9172 385.565 837.744 1297.16 1297.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.000512 1024 82 400 8448 5.01629 1.63203 7.50634 92.0539 106.367 106.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1650 0.000256 4096 190 840 73200 13.9842 219.353 419.257 652.655 652.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 370 3.2e-05 512 102 180 172032 65.9996 13.3857 42.0941 418.737 540.464 540.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 6.4e-05 512 60 300 303744 10.4766 6.73232 54.8694 209.706 281.914 282.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 6.4e-05 2048 70 840 307160 28.5043 467.745 838.821 1335.12 1335.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 0.000512 1024 95 1120 21056 3.36294 1.66912 27.6192 90.6643 123.442 123.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 0.000256 1024 410 720 62272 5.81206 3.4369 53.3245 104.847 167.55 167.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 3.2e-05 1024 165 400 229376 120.399 26.9304 206.586 837.142 1191.3 1191.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 3.2e-05 1024 500 1200 487424 66.5132 26.92 744.533 837.126 1675.31 1675.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 20 1350 3.2e-05 1024 120 560 587776 46.8509 26.9514 394.083 839.708 1307.75 1307.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.000512 1024 82 400 8960 5.00755 1.64045 4.90141 90.6843 102.386 102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1650 0.000256 4096 190 840 73192 13.9837 223.263 419.433 656.725 656.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 20 370 3.2e-05 512 102 180 172032 65.707 13.3406 35.9263 418.116 533.335 533.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 6.4e-05 512 60 300 304128 10.4404 6.71504 55.79 209.786 282.863 282.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 6.4e-05 2048 70 840 307136 28.4306 474.685 838.883 1342.06 1342.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 0.000512 1024 95 1120 20992 3.34195 1.66912 27.2883 91.1773 123.603 123.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 0.000256 1024 410 720 61952 5.79485 3.40755 53.2163 104.86 167.424 167.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 3.2e-05 1024 165 400 221184 121.257 26.8289 120.373 835.89 1104.59 1104.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 3.2e-05 1024 500 1200 487424 66.1968 26.8268 738.456 836.449 1668.15 1668.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1350 3.2e-05 1024 120 560 587776 46.6588 26.8836 397.221 838.744 1309.67 1309.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.000512 1024 82 400 9216 5.03251 1.66522 5.05658 91.4061 103.312 103.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1650 0.000256 4096 190 840 73152 13.9732 225.969 419.565 659.549 659.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 20 370 3.2e-05 512 102 180 165888 65.6209 13.23 41.1463 414.668 534.909 535.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 6.4e-05 512 60 300 303552 10.4702 6.73226 67.9792 209.7 295.009 295.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 6.4e-05 2048 70 840 307080 28.3704 579.735 838.722 1446.88 1446.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 0.000512 1024 95 1120 20736 3.33322 1.64262 34.2455 90.7533 130.108 130.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 0.000256 1024 410 720 61632 5.81674 3.40947 66.0882 104.624 180.069 180.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 3.2e-05 1024 165 400 221184 120.092 26.9373 149.095 829.052 1125.43 1125.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 3.2e-05 1024 500 1200 483840 66.6232 26.8759 921.958 835.171 1850.84 1851.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 3.2e-05 1024 120 560 587520 46.7755 26.941 487.293 838.334 1399.96 1400.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.000512 1024 82 400 8064 5.01098 1.60832 5.33091 89.9485 102.053 102.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1650 0.000256 4096 190 840 73152 13.9732 277.162 419.406 710.586 710.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 370 3.2e-05 512 102 180 147456 65.9145 13.058 40.4092 408.491 528.128 528.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 6.4e-05 512 60 300 302976 10.4492 6.72563 47.6829 209.723 274.712 274.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 6.4e-05 2048 70 840 307008 28.4262 402.556 838.838 1269.86 1269.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 0.000512 1024 95 1120 19584 3.32576 1.61382 22.6855 89.6036 117.357 117.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 0.000256 1024 410 720 61056 5.76192 3.40646 45.8062 103.933 159.036 159.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 3.2e-05 1024 165 400 202752 121.12 26.252 193.204 816.635 1157.45 1157.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 3.2e-05 1024 500 1200 479232 66.133 26.5808 636.101 828.979 1558.01 1558.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 1350 3.2e-05 1024 120 560 587520 46.622 26.9189 340.995 838.289 1252.99 1253.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.000512 1024 82 400 6912 4.93901 1.55648 3.54272 88.028 98.2189 98.3519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1650 0.000256 4096 190 840 73008 13.9686 192.392 418.914 625.317 625.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 20 370 3.2e-05 512 102 180 174080 65.8178 13.391 40.2988 419.16 538.911 539.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 6.4e-05 512 60 300 304000 10.425 6.72512 65.2545 209.62 292.151 292.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 6.4e-05 2048 70 840 307120 28.4382 557.113 838.179 1423.78 1423.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 0.000512 1024 95 1120 20480 3.3168 1.63174 32.3957 90.5424 128.014 128.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 0.000256 1024 410 720 61440 5.76672 3.38944 63.2215 104.118 176.626 176.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 3.2e-05 1024 165 400 225280 121.007 26.9195 145.862 838.017 1132.06 1132.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 3.2e-05 1024 500 1200 486400 66.5786 26.923 890.108 837.941 1821.77 1821.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 3.2e-05 1024 120 560 587520 46.612 26.9213 468.217 838.683 1380.59 1380.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.000512 1024 82 400 8960 4.99178 1.63254 5.68602 90.5345 103.001 103.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1650 0.000256 4096 190 840 73120 13.9699 267.063 418.945 700.021 700.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 20 370 3.2e-05 512 102 180 163840 65.3827 13.148 38.3446 412.627 529.75 529.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 6.4e-05 512 60 300 303360 10.4428 6.71542 46.1388 209.82 273.246 273.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 6.4e-05 2048 70 840 307040 28.5044 388.778 838.769 1256.12 1256.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 0.000512 1024 95 1120 20480 3.32112 1.64227 22.9175 90.1634 118.175 118.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 0.000256 1024 410 720 60160 5.75024 3.37072 43.5748 103.436 156.275 156.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 3.2e-05 1024 165 400 204800 122.427 26.4356 181.399 824.905 1155.41 1155.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 3.2e-05 1024 500 1200 481280 67.1357 26.8846 617.833 838.619 1550.69 1550.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 3.2e-05 1024 120 560 586240 46.5396 26.8838 327.527 838.665 1239.78 1239.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 0.000512 1024 82 400 7680 5.084 1.64125 3.78784 90.1956 100.865 100.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1650 0.000256 4096 190 840 72960 13.9756 186.455 418.808 619.28 619.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 3.2e-05 512 102 180 159744 65.7686 13.1456 31.622 412.235 523.018 523.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 6.4e-05 512 60 300 303360 10.4072 6.71686 61.033 209.255 287.54 287.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 6.4e-05 2048 70 840 307104 28.4369 522.736 838.059 1389.28 1389.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 0.000512 1024 95 1120 20736 3.30218 1.63635 30.5585 90.0399 125.664 125.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 0.000256 1024 410 720 61440 5.77811 3.40157 58.6925 104.294 172.293 172.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 3.2e-05 1024 165 400 208896 121.262 26.4335 125.881 824.191 1098.01 1098.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 3.2e-05 1024 500 1200 485376 65.8725 26.7219 831.197 832.339 1756.34 1756.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 3.2e-05 1024 120 560 586752 46.6157 26.8616 437.208 836.557 1347.41 1347.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 0.000512 1024 82 400 7680 5.0751 1.63853 4.80634 90.4612 102.135 102.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1650 0.000256 4096 190 840 73152 13.9807 249.709 419.183 682.916 682.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 20 370 3.2e-05 512 102 180 147456 66.6918 13.1441 29.112 412.336 521.536 521.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 6.4e-05 512 60 300 302592 10.4364 6.71712 44.0377 209.337 270.659 270.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 6.4e-05 2048 70 840 307008 28.4242 372.65 838.127 1239.25 1239.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 0.000512 1024 95 1120 19968 3.35085 1.64454 21.4772 90.1533 116.756 116.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 0.000256 1024 410 720 59904 5.77997 3.36691 41.7091 103.4 154.385 154.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 3.2e-05 1024 165 400 196608 123.747 26.4499 85.9051 824.321 1060.67 1060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 3.2e-05 1024 500 1200 479232 65.5101 26.4418 589.173 824.29 1505.64 1505.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 3.2e-05 1024 120 560 586752 46.6364 26.8791 313.942 836.694 1224.32 1224.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 0.000512 1024 82 400 6144 5.01011 1.55917 3.10016 88.0411 97.868 97.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1650 0.000256 4096 190 840 72960 13.9715 178.745 418.603 611.364 611.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 3.2e-05 512 102 180 166400 65.3877 13.1813 33.2086 412.551 524.572 524.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 6.4e-05 512 60 300 303200 10.4797 6.73405 64.4178 209.54 291.306 291.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 6.4e-05 2048 70 840 307100 28.4339 544.66 838.679 1411.82 1411.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 0.000512 1024 95 1120 20000 3.35437 1.63226 30.9492 91.0274 127.089 127.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 0.000256 1024 410 720 61600 5.81341 3.4121 61.8325 104.416 175.606 175.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 3.2e-05 1024 165 400 217600 119.924 26.5147 137.325 824.737 1108.75 1108.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 3.2e-05 1024 500 1200 486400 66.0089 26.8129 871.013 833.306 1797.36 1797.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 3.2e-05 1024 120 560 587200 46.8179 26.9536 456.943 838.714 1369.59 1369.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.000512 1024 82 400 8000 5.08368 1.63453 5.17875 91.5048 103.554 103.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1650 0.000256 4096 190 840 73100 13.9717 262.038 419.199 695.254 695.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 20 370 3.2e-05 512 102 180 153600 66.2456 13.1727 30.3228 412.695 522.685 522.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 6.4e-05 512 60 300 302400 10.4929 6.72947 45.632 209.656 272.636 272.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 6.4e-05 2048 70 840 307000 28.3853 385.08 838.85 1252.36 1252.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 0.000512 1024 95 1120 19200 3.40096 1.64138 21.2062 90.1145 116.492 116.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 0.000256 1024 410 720 60800 5.75686 3.37866 43.5171 103.5 156.276 156.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 3.2e-05 1024 165 400 204800 122.515 26.5011 91.8233 825.039 1066.12 1066.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 3.2e-05 1024 500 1200 473600 66.4099 26.5011 598.34 825.548 1517.02 1517.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 3.2e-05 1024 120 560 585600 46.7291 26.9332 321.626 837.976 1233.43 1233.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.000512 1024 82 400 6400 5.21568 1.64336 3.33341 90.2043 100.552 100.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1650 0.000256 4096 190 840 73000 13.9716 183.734 419.272 617.023 617.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 3.2e-05 512 102 180 157696 66.1094 13.2014 46.8546 413.517 539.927 540.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 6.4e-05 512 60 300 302848 10.433 6.72352 81.9997 209.216 308.497 308.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 6.4e-05 2048 70 840 307104 28.4705 697.451 837.897 1563.86 1563.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 0.000512 1024 95 1120 20608 3.32803 1.64253 40.8048 90.2372 136.14 136.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 0.000256 1024 410 720 61824 5.81021 3.40992 79.4871 104.806 193.642 193.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 3.2e-05 1024 165 400 215040 120.809 26.5441 173.344 827.014 1147.96 1148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 3.2e-05 1024 500 1200 487424 66.3036 26.8964 1109.88 836.285 2039.57 2039.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 3.2e-05 1024 120 560 585984 46.5931 26.8964 581.01 836.265 1490.92 1491.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.000512 1024 82 400 7168 5.01309 1.58685 5.78003 88.8409 101.372 101.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1650 0.000256 4096 190 840 73136 13.9831 331.993 420.384 766.402 766.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 28 20 370 3.2e-05 512 102 180 143360 65.6518 13.0541 39.2073 404.132 522.289 522.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 6.4e-05 512 60 300 302848 10.429 6.71482 53.968 209.532 280.771 280.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 6.4e-05 2048 70 840 306880 28.4692 452.246 837.921 1318.68 1318.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 0.000512 1024 95 1120 19712 3.28262 1.59334 25.5662 89.0861 119.657 119.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 0.000256 1024 410 720 60928 5.75498 3.3833 51.1511 103.794 164.206 164.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 3.2e-05 1024 165 400 200704 119.825 26.6062 106.556 807.928 1061.15 1061.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1470 3.2e-05 1024 500 1200 473088 66.5613 26.5158 705.068 827.148 1625.5 1625.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 3.2e-05 1024 120 560 584192 46.6083 26.8636 379.208 836.862 1289.7 1289.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 0.000512 1024 82 400 3584 5.04768 1.51034 2.34096 86.6851 95.7414 95.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1650 0.000256 4096 190 840 73024 13.9796 217.625 419.135 650.783 650.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 3.2e-05 512 102 180 153600 66.1585 13.1679 28.0327 412.315 519.923 520.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 6.4e-05 512 60 300 303360 10.4703 6.73075 78.8917 209.435 305.659 305.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 6.4e-05 2048 70 840 307080 28.3934 665.707 838.192 1532.34 1532.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 0.000512 1024 95 1120 20160 3.34067 1.63043 38.1673 88.9138 132.182 132.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 0.000256 1024 410 720 61440 5.83363 3.41402 75.3564 104.602 189.335 189.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 3.2e-05 1024 165 400 215040 120.451 26.5427 165.904 824.286 1137.43 1137.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 3.2e-05 1024 500 1200 483840 66.6253 26.8657 1055.72 834.579 1984.01 1984.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 3.2e-05 1024 120 560 585600 46.7312 26.9298 556.21 837.822 1467.85 1467.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.000512 1024 82 400 7680 5.08861 1.63072 5.90102 89.9007 102.674 102.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1650 0.000256 4096 190 840 73080 13.9813 318.835 418.886 751.745 751.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 3.2e-05 512 102 180 153600 66.1361 13.1625 40.2729 412.681 532.501 532.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 6.4e-05 512 60 300 301440 10.4255 6.71133 53.2341 209.016 279.513 279.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 6.4e-05 2048 70 840 306960 28.3918 451.181 838.763 1318.38 1318.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 0.000512 1024 95 1120 19200 3.38742 1.6425 24.9708 91.2203 121.347 121.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 0.000256 1024 410 720 59520 5.80019 3.37702 49.8894 103.546 162.742 162.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 3.2e-05 1024 165 400 215040 120.31 26.4768 113.403 825.005 1085.44 1085.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 3.2e-05 1024 500 1200 476160 65.9828 26.4732 704.836 824.992 1622.5 1622.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 3.2e-05 1024 120 560 583680 46.5905 26.8436 375.675 835.33 1284.61 1284.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 0.000512 1024 82 400 7680 5.10538 1.64454 4.44336 91.028 102.374 102.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1650 0.000256 4096 190 840 72960 13.9713 216.408 419.248 649.673 649.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 3.2e-05 512 102 180 163840 66.3091 13.345 28.955 417.748 526.601 526.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 6.4e-05 512 60 300 304128 10.4371 6.7161 76.5345 209.622 303.439 303.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 6.4e-05 2048 70 840 307072 28.4856 645.99 838.068 1512.59 1512.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 0.000512 1024 95 1120 20480 3.37891 1.66934 37.6008 81.2351 124.012 124.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 0.000256 1024 410 720 61440 5.82102 3.40787 73.0442 104.681 187.083 187.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 3.2e-05 1024 165 400 212992 122.719 26.8302 159.408 839.342 1148.55 1148.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 3.2e-05 1024 500 1200 483328 66.5646 26.8273 1020.06 835.14 1948.81 1948.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 3.2e-05 1024 120 560 587776 46.5279 26.8861 539.82 842.602 1455.99 1456.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.000512 1024 82 400 8192 5.11462 1.66886 6.09376 90.695 103.729 103.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1650 0.000256 4096 190 840 73088 13.9756 309.987 429.056 753.063 753.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 3.2e-05 512 102 180 163840 66.3546 13.3556 40.5457 417.75 538.251 538.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 6.4e-05 512 60 300 303104 10.4064 6.71152 51.6583 208.979 277.887 278.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 6.4e-05 2048 70 840 306944 28.3956 435.405 837.881 1301.73 1301.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 0.000512 1024 95 1120 18432 3.2649 1.56234 23.218 88.0878 116.26 116.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 0.000256 1024 410 720 61440 5.82832 3.4048 49.7627 104.83 163.956 164.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 3.2e-05 1024 165 400 196608 126.068 26.9895 100.028 835.147 1088.48 1088.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1470 3.2e-05 1024 500 1200 475136 67.9141 26.8329 676.768 835.118 1606.85 1607.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 3.2e-05 1024 120 560 585728 46.5773 26.8295 363.357 835.107 1272.04 1272.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 0.000512 1024 82 400 4096 5.18166 1.56403 2.5495 88.3226 97.7717 97.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1650 0.000256 4096 190 840 72960 13.9735 209.578 418.816 642.411 642.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 3.2e-05 512 102 180 147456 66.6642 13.1447 23.0736 412.197 515.325 515.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 6.4e-05 512 60 300 302592 10.4496 6.71907 66.1605 209.27 292.728 292.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 6.4e-05 2048 70 840 307008 28.3774 567.46 837.872 1433.76 1433.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 0.000512 1024 95 1120 19968 3.35066 1.64864 32.0484 91.1008 128.28 128.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 0.000256 1024 410 720 59904 5.77501 3.36845 62.3721 103.367 175.016 175.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 3.2e-05 1024 165 400 196608 123.685 26.439 128.385 824.061 1102.81 1103.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 3.2e-05 1024 500 1200 479232 65.5454 26.4324 884.593 824.111 1800.89 1801.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 3.2e-05 1024 120 560 586752 46.6426 26.9421 470.027 836.487 1380.26 1380.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 0.000512 1024 82 400 6144 5.00621 1.56246 4.52006 74.9096 86.1554 86.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1650 0.000256 4096 190 840 72960 13.9699 270 418.566 702.58 702.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 3.2e-05 512 102 180 98304 68.0463 13.5739 11.2694 396.329 489.467 489.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 6.4e-05 512 60 300 301056 10.4204 6.69184 46.79 208.619 272.652 272.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 6.4e-05 2048 70 840 306816 28.3831 397.642 838.862 1264.93 1264.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 0.000512 1024 95 1120 18432 3.28003 1.57043 21.0332 88.31 114.317 114.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 0.000256 1024 410 720 58368 5.87261 3.37818 43.444 103.75 156.567 156.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 3.2e-05 1024 165 400 147456 127.31 25.8383 68.8396 792.309 1014.54 1014.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 3.2e-05 1024 500 1200 466944 67.2444 26.4356 609.075 825.28 1528.25 1528.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 3.2e-05 1024 120 560 583680 46.3933 26.7384 331.667 833.54 1238.5 1238.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 320 0.000512 1024 82 400 6144 5.03094 1.57005 3.48067 87.9876 98.2192 98.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1650 0.000256 4096 190 840 72576 13.9472 188.438 417.934 620.362 620.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 3.2e-05 512 102 180 153600 66.1932 13.1742 24.9443 412.617 517.174 517.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 6.4e-05 512 60 300 302400 10.4931 6.73069 68.905 209.613 295.87 295.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 6.4e-05 2048 70 840 307000 28.404 585.112 838.703 1452.27 1452.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 0.000512 1024 95 1120 19200 3.39923 1.64045 32.1607 90.1034 127.429 127.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 0.000256 1024 410 720 60800 5.75869 3.37706 65.8809 103.481 178.626 178.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 3.2e-05 1024 165 400 204800 122.49 26.5007 139.466 824.884 1113.58 1113.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 3.2e-05 1024 500 1200 473600 66.3595 26.4991 913.517 824.864 1831.46 1831.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 3.2e-05 1024 120 560 585600 46.7432 26.9302 488.944 839.176 1401.95 1402.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.000512 1024 82 400 6400 5.22122 1.64 4.89274 90.6627 102.57 102.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1650 0.000256 4096 190 840 73000 13.9757 278.399 419.137 711.557 711.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 3.2e-05 512 102 180 153600 66.1157 13.1588 18.2428 412.507 510.269 510.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 6.4e-05 512 60 300 300800 10.4335 6.70531 48.7452 208.555 274.569 274.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 6.4e-05 2048 70 840 306800 28.4177 414.685 838.205 1281.35 1281.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 0.000512 1024 95 1120 19200 3.40554 1.6488 23.1724 91.3921 119.747 119.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 0.000256 1024 410 720 60800 5.76634 3.38125 47.1187 103.687 160.082 160.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 3.2e-05 1024 165 400 204800 122.366 26.4735 99.989 824.667 1073.74 1073.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 3.2e-05 1024 500 1200 460800 68.2938 26.4783 637.544 825.156 1557.69 1557.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 3.2e-05 1024 120 560 582400 46.5502 26.8472 345.949 833.267 1252.78 1252.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 320 0.000512 1024 82 400 6400 5.23926 1.64746 3.82163 91.1554 102.014 102.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1650 0.000256 4096 190 840 72800 13.9772 197.011 419.106 630.137 630.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 370 3.2e-05 512 102 168 139264 68.3324 13.3407 31.0872 417.747 530.751 530.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 6.4e-05 512 60 312 303616 10.4697 6.71789 89.1267 209.594 316.042 316.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 6.4e-05 2048 70 840 307168 28.4053 435.347 838.199 1302 1302.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 440 0.000512 1024 95 1128 21504 3.3096 1.66298 25.7549 92.4422 123.298 123.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 0.000256 1024 410 720 61184 5.84896 3.43635 48.0932 104.934 162.448 162.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 500 3.2e-05 1024 165 408 237568 118.297 26.8144 216.952 835.22 1197.54 1197.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 3.2e-05 1024 500 1200 489472 66.2367 26.9251 693.381 837.884 1624.66 1624.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1350 3.2e-05 1024 120 552 585216 46.7969 26.882 434.397 837.941 1346.18 1346.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.000512 1024 82 408 7168 5.19578 1.66278 6.35795 93.8602 107.233 107.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1650 0.000256 4096 190 840 73216 13.9796 206.815 419.319 640.16 640.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 370 3.2e-05 512 102 168 138240 68.8104 13.3996 29.2868 418.998 530.739 530.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 6.4e-05 512 60 312 303680 10.4919 6.73062 55.1781 209.534 282.065 282.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 6.4e-05 2048 70 840 307160 28.4611 456.665 838.019 1323.19 1323.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 440 0.000512 1024 95 1128 21120 3.32867 1.64544 26.9622 91.5193 123.582 123.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 0.000256 1024 410 720 61120 5.8737 3.44118 51.2219 104.889 165.553 165.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 500 3.2e-05 1024 165 408 240640 118.507 26.944 209.661 837.657 1193.02 1193.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 3.2e-05 1024 500 1200 488960 66.4826 26.9435 734.151 837.641 1665.44 1665.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1350 3.2e-05 1024 120 552 584960 47.0209 26.9476 421.429 837.687 1333.24 1333.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.000512 1024 82 408 6400 5.18886 1.62931 5.84182 90.4378 103.252 103.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1650 0.000256 4096 190 840 73200 14.0112 218.235 418.984 651.29 651.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 370 3.2e-05 512 102 168 135168 68.4769 13.3137 29.8814 416.33 528.243 528.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 6.4e-05 512 60 312 303360 10.4427 6.7289 54.3762 209.492 281.164 281.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 6.4e-05 2048 70 840 307152 28.459 452.067 838.095 1318.67 1318.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 0.000512 1024 95 1128 21120 3.32387 1.65014 27.0549 92.5594 124.718 124.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 0.000256 1024 410 720 61056 5.84467 3.4345 50.9281 104.75 165.084 165.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 3.2e-05 1024 165 408 233472 118.522 26.794 205.393 832.318 1183.28 1183.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 3.2e-05 1024 500 1200 488448 66.2784 26.8968 724.283 836.411 1654.09 1654.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1350 3.2e-05 1024 120 552 584448 46.8257 26.9179 372.409 837.552 1283.86 1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.000512 1024 82 408 6912 5.14381 1.63341 6.55376 91.7463 105.231 105.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1650 0.000256 4096 190 840 73200 13.9818 216.11 419.09 649.243 649.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 370 3.2e-05 512 102 168 122880 68.8252 13.144 27.2015 412.552 521.971 522.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 6.4e-05 512 60 312 302592 10.4332 6.71744 35.3978 209.42 262.097 262.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 6.4e-05 2048 70 840 307104 28.4416 289.595 838.699 1156.78 1156.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 440 0.000512 1024 95 1128 20736 3.30547 1.63725 17.3794 90.2236 112.679 112.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 0.000256 1024 410 720 60672 5.81642 3.42749 32.7107 104.377 146.461 146.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 500 3.2e-05 1024 165 408 221184 119.195 27.0832 184.743 824.753 1156.03 1156.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 3.2e-05 1024 500 1200 485376 65.8721 26.7263 464.865 833.447 1391.13 1391.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1350 3.2e-05 1024 120 552 583680 46.7052 26.9558 305.139 837.126 1216.09 1216.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 0.000512 1024 82 408 6144 5.20733 1.6359 5.82173 90.449 103.267 103.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1650 0.000256 4096 190 840 73152 14.0001 139.018 419.4 572.464 572.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 24 370 3.2e-05 512 102 168 136192 68.9212 13.3996 33.5109 418.368 534.444 534.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 6.4e-05 512 60 312 303296 10.4716 6.73357 63.5306 209.519 290.384 290.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 6.4e-05 2048 70 840 307160 28.3823 521.422 838.06 1387.92 1387.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 0.000512 1024 95 1128 21504 3.33901 1.66922 32.0096 90.833 127.979 128.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 0.000256 1024 410 720 60928 5.86944 3.41606 58.79 104.751 172.971 173.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 3.2e-05 1024 165 408 236544 118.872 26.9271 242.636 836.469 1225.15 1225.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 3.2e-05 1024 500 1200 487424 66.4273 26.929 833.179 836.438 1763.19 1763.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 3.2e-05 1024 120 552 585088 46.8216 26.9496 429.259 837.6 1340.79 1340.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.000512 1024 82 408 6272 5.22912 1.63862 3.91571 90.1324 101.072 101.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1650 0.000256 4096 190 840 73192 13.9886 251.354 419.066 684.456 684.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 370 3.2e-05 512 102 168 129024 68.5477 13.2035 34.1447 413.886 530.037 530.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 6.4e-05 512 60 312 302848 10.4415 6.7241 40.8063 209.404 267.507 267.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 6.4e-05 2048 70 840 307104 28.4192 332.904 838.661 1200.04 1200.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 440 0.000512 1024 95 1128 20608 3.32998 1.6425 19.6956 90.169 114.967 115.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 0.000256 1024 410 720 60928 5.85341 3.4361 37.3984 104.901 151.717 151.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 3.2e-05 1024 165 408 229376 118.038 27.4555 220.53 827.431 1193.7 1193.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 3.2e-05 1024 500 1200 487424 66.3236 26.8958 528.575 837.03 1459.04 1459.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1350 3.2e-05 1024 120 552 584192 46.6634 26.9012 276.52 837.158 1187.4 1187.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.000512 1024 82 408 5376 5.16794 1.58656 6.01811 87.8391 100.765 100.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1650 0.000256 4096 190 840 73136 13.9891 157.613 419.411 591.073 591.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 24 370 3.2e-05 512 102 168 139264 68.3812 13.357 31.0708 417.769 530.83 531.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 6.4e-05 512 60 312 303616 10.4195 6.71661 61.7209 209.614 288.595 288.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 6.4e-05 2048 70 840 307136 28.3941 511.125 838.17 1377.76 1377.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 0.000512 1024 95 1128 21504 3.31421 1.6671 30.4629 90.8288 126.4 126.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 0.000256 1024 410 720 60928 5.83456 3.4088 57.203 104.612 171.206 171.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 3.2e-05 1024 165 408 237568 118.078 26.8209 142.407 835.228 1122.78 1122.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 3.2e-05 1024 500 1200 487424 66.1088 26.8156 790.004 835.155 1718.3 1718.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 3.2e-05 1024 120 552 584704 46.7526 26.8902 416.73 837.95 1328.48 1328.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.000512 1024 82 408 7168 5.19779 1.66723 4.33011 91.6859 103.035 103.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1650 0.000256 4096 190 840 73152 13.9735 242.796 419.028 675.841 675.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 370 3.2e-05 512 102 168 131072 69.2869 13.353 31.1572 418.098 532.137 532.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 6.4e-05 512 60 312 303104 10.4547 6.71712 41.8086 209.796 268.899 269.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 6.4e-05 2048 70 840 307072 28.4101 342.061 838.76 1209.28 1209.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 0.000512 1024 95 1128 21504 3.33178 1.67123 20.434 90.6884 116.249 116.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 0.000256 1024 410 720 60416 5.85754 3.5673 37.6926 104.767 152.013 152.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 3.2e-05 1024 165 408 229376 119.823 26.8268 199.52 836.544 1182.96 1183.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 3.2e-05 1024 500 1200 483328 66.6349 26.8281 517.949 835.824 1447.44 1447.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1350 3.2e-05 1024 120 552 583680 46.7575 26.882 281.894 838.737 1194.43 1194.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.000512 1024 82 408 6144 5.29728 1.66774 2.84083 90.7365 100.694 100.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1650 0.000256 4096 190 840 73088 13.9776 160.622 419.266 593.907 593.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 24 370 3.2e-05 512 102 168 129024 68.695 13.2321 26.8697 414.288 523.334 523.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 6.4e-05 512 60 312 303552 10.4655 6.72992 67.1061 209.502 293.933 294.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 6.4e-05 2048 70 840 307080 28.3757 552.602 837.95 1418.98 1419.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 0.000512 1024 95 1128 20736 3.33485 1.64086 32.9891 90.267 128.358 128.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 0.000256 1024 410 720 61056 5.83994 3.41197 62.8387 104.521 176.737 176.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 3.2e-05 1024 165 408 230400 118.054 26.6049 150.657 828.29 1123.85 1124.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 3.2e-05 1024 500 1200 483840 66.6683 26.8714 882.721 834.384 1810.86 1811.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 3.2e-05 1024 120 552 584064 46.9308 26.9402 453.327 837.547 1364.9 1365.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.000512 1024 82 408 5760 5.19994 1.61178 4.05952 89.4804 100.51 100.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1650 0.000256 4096 190 840 73152 13.9666 264.706 418.969 697.687 697.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 24 370 3.2e-05 512 102 168 110592 69.5017 13.0678 23.1811 408.492 514.485 514.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 6.4e-05 512 60 312 302976 10.462 6.72685 47.1938 209.726 274.232 274.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 6.4e-05 2048 70 840 307008 28.3967 387.773 838.644 1254.87 1254.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 0.000512 1024 95 1128 19584 3.32346 1.61382 21.9472 89.5209 116.532 116.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 0.000256 1024 410 720 59904 5.81738 3.38605 43.3437 103.933 156.628 156.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 3.2e-05 1024 165 408 221184 117.505 26.2476 192.282 816.633 1152.91 1153.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 3.2e-05 1024 500 1200 479232 66.1017 26.5826 611.982 828.989 1533.87 1534.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 3.2e-05 1024 120 552 582912 46.8903 26.9148 317.541 838.474 1229.98 1230.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 0.000512 1024 82 408 4608 5.11382 1.55443 2.48938 88.1135 97.4261 97.5573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1650 0.000256 4096 190 840 73008 13.9776 185.279 419.636 618.935 618.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 24 370 3.2e-05 512 102 168 133120 69.3408 13.3861 25.5579 419.244 527.777 527.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 6.4e-05 512 60 312 303360 10.452 6.72563 63.5666 209.622 290.497 290.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 6.4e-05 2048 70 840 307120 28.6307 525.007 838.188 1391.87 1391.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 0.000512 1024 95 1128 20480 3.31485 1.63254 30.7225 91.22 127.02 127.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 0.000256 1024 410 720 60160 5.83421 3.39386 58.749 104.116 172.228 172.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 3.2e-05 1024 165 408 235520 118.999 26.9219 145.892 838.05 1130.11 1130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 3.2e-05 1024 500 1200 486400 66.6222 26.9206 842.324 837.945 1774.03 1774.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 3.2e-05 1024 120 552 584960 46.7311 26.9167 432.507 839.222 1345.54 1345.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.000512 1024 82 408 6400 5.19117 1.63091 4.27446 91.1094 102.362 102.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1650 0.000256 4096 190 840 73120 13.9769 252.064 418.969 685.052 685.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 24 370 3.2e-05 512 102 168 122880 68.8179 13.1474 23.6433 412.29 518.144 518.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 6.4e-05 512 60 312 303360 10.4386 6.85843 45.9909 209.654 273.071 273.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 6.4e-05 2048 70 840 307040 28.4261 376.507 838.095 1243.09 1243.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 0.000512 1024 95 1128 20480 3.32134 1.64454 22.3203 90.0865 117.503 117.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 0.000256 1024 410 720 58880 5.80822 3.36883 41.7078 103.354 154.387 154.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 3.2e-05 1024 165 408 225280 118.135 26.4335 100.775 824.24 1069.83 1070.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 3.2e-05 1024 500 1200 481280 67.1717 26.8882 598.408 837.949 1530.64 1530.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 3.2e-05 1024 120 552 583680 46.7263 26.8854 309.714 837.994 1221.48 1221.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 0.000512 1024 82 408 5120 5.30077 1.6425 2.64563 90.127 99.8712 100.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1650 0.000256 4096 190 840 72960 13.966 180.541 418.409 612.962 613.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 3.2e-05 512 102 168 122880 68.8374 13.1494 32.6416 412.628 527.501 527.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 6.4e-05 512 60 312 302592 10.4263 6.71408 82.0955 209.457 308.823 308.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 6.4e-05 2048 70 840 307104 28.3914 675.681 838.84 1542.96 1543.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 0.000512 1024 95 1128 20736 3.30416 1.63546 40.2615 90.1306 135.46 135.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 0.000256 1024 410 720 60672 5.82237 3.40026 76.2768 104.394 190.017 190.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 3.2e-05 1024 165 408 221184 118.912 26.4358 176.923 824.956 1147.47 1147.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 3.2e-05 1024 500 1200 485376 65.8355 26.7264 1078.51 833.474 2004.76 2004.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 3.2e-05 1024 120 552 583680 46.6138 26.8636 553.617 837.23 1464.49 1464.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 0.000512 1024 82 408 6144 5.20365 1.63651 4.94742 89.9033 101.848 101.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1650 0.000256 4096 190 840 73152 13.9871 321.34 419.482 754.852 754.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 24 370 3.2e-05 512 102 168 122880 68.8825 13.1463 33.0724 412.644 527.985 528.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 6.4e-05 512 60 312 302592 10.4396 6.71539 53.2412 209.494 280.018 280.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 6.4e-05 2048 70 840 307008 28.3935 429.422 838.768 1296.63 1296.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 0.000512 1024 95 1128 19968 3.35629 1.65088 24.6515 90.1004 119.888 120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 0.000256 1024 410 720 59904 5.77814 3.37235 48.4434 103.479 161.199 161.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 3.2e-05 1024 165 408 221184 119.026 26.4417 113.624 824.951 1084.29 1084.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 3.2e-05 1024 500 1200 479232 65.4966 26.482 680.365 824.916 1597.48 1597.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 3.2e-05 1024 120 552 583680 46.6939 26.8616 354.643 839.118 1267.47 1267.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 0.000512 1024 82 408 3072 5.24659 1.56058 2.07645 87.9829 97.0215 97.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1650 0.000256 4096 190 840 72960 13.9723 206.907 418.917 639.842 639.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 3.2e-05 512 102 168 128000 68.462 13.183 33.604 412.242 527.743 527.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 6.4e-05 512 60 312 303200 10.4749 6.73382 81.12 209.395 307.849 307.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 6.4e-05 2048 70 840 307100 28.4836 662.2 838.076 1528.8 1528.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 0.000512 1024 95 1128 20800 3.31658 1.63334 39.5074 89.9297 134.515 134.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 0.000256 1024 410 720 60800 5.85485 3.4137 75.0172 104.347 188.762 188.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 3.2e-05 1024 165 408 230400 117.167 26.5112 180.036 824.149 1148.11 1148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 3.2e-05 1024 500 1200 486400 65.953 26.8323 1056.9 832.71 1982.61 1982.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 3.2e-05 1024 120 552 584000 46.8924 26.9517 541.916 837.82 1453.74 1453.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.000512 1024 82 408 6400 5.20579 1.63226 5.06506 89.8639 101.919 102.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1650 0.000256 4096 190 840 73100 13.9763 316.449 418.835 749.306 749.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 24 370 3.2e-05 512 102 168 128000 68.5343 13.1727 34.1763 412.61 528.74 528.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 6.4e-05 512 60 312 302400 10.4822 6.72934 54.8187 209.611 281.767 281.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 6.4e-05 2048 70 840 307000 28.3931 449.366 838.687 1316.5 1316.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 0.000512 1024 95 1128 20800 3.32742 1.64035 26.8372 90.1037 122.035 122.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 0.000256 1024 410 720 59200 5.83232 3.3776 50.1341 103.48 162.95 163.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 3.2e-05 1024 165 408 230400 117.194 26.5125 122.891 824.882 1091.72 1091.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 3.2e-05 1024 500 1200 473600 66.3686 26.502 698.775 824.926 1616.79 1616.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 3.2e-05 1024 120 552 582400 46.961 26.9323 367.144 842.33 1283.53 1283.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.000512 1024 82 408 6400 5.21837 1.64077 3.63238 90.0669 100.713 100.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1650 0.000256 4096 190 840 73000 13.976 215.027 419.136 648.184 648.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 3.2e-05 512 102 168 129024 68.5064 13.2053 21.7932 413.964 517.711 517.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 6.4e-05 512 60 312 302848 10.4545 6.71949 78.9224 209.445 305.67 305.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 6.4e-05 2048 70 840 307104 28.4183 650.771 838.812 1518.05 1518.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 0.000512 1024 95 1128 20608 3.32458 1.64502 38.5882 90.1592 133.846 133.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 0.000256 1024 410 720 60928 5.85802 3.41462 73.6299 104.926 187.955 188.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 3.2e-05 1024 165 408 229376 117.92 26.5506 175.637 827.592 1147.94 1148.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 3.2e-05 1024 500 1200 487424 66.3039 26.8988 1036.26 837.534 1967.22 1967.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 3.2e-05 1024 120 552 584192 46.6616 26.8954 530.951 837.242 1441.91 1442.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.000512 1024 82 408 5376 5.16755 1.58301 4.3721 88.8953 100.172 100.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1650 0.000256 4096 190 840 73136 13.9893 310.44 419.436 743.907 743.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 3.2e-05 512 102 168 114688 68.0485 13.0421 25.8816 404.463 511.692 511.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 6.4e-05 512 60 312 302848 10.4304 6.71968 52.4892 209.542 279.313 279.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 6.4e-05 2048 70 840 306880 28.3812 429.275 838.605 1296.31 1296.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 0.000512 1024 95 1128 19712 3.28259 1.59674 24.3867 89.1226 118.516 118.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 0.000256 1024 410 720 59136 5.84701 3.38125 47.6119 103.879 160.849 160.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 3.2e-05 1024 165 408 200704 119.812 26.2206 102.996 808.594 1057.87 1058.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 3.2e-05 1024 500 1200 473088 66.5467 26.5136 669.061 827.796 1590.14 1590.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 3.2e-05 1024 120 552 584192 46.619 26.8692 353.216 837.465 1264.33 1264.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 0.000512 1024 82 408 3584 5.05763 1.51213 2.36608 86.695 95.7901 95.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1650 0.000256 4096 190 840 73024 13.9899 205.544 420.52 640.097 640.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 3.2e-05 512 102 168 122880 68.915 13.1748 20.1722 412.551 515.057 515.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 6.4e-05 512 60 312 303360 10.4715 6.7319 76.9432 209.553 303.83 303.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 6.4e-05 2048 70 840 307080 28.3917 631.455 838.679 1498.57 1498.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 0.000512 1024 95 1128 20160 3.34669 1.6343 36.5774 89.9926 131.678 131.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 0.000256 1024 410 720 60480 5.87472 3.41402 71.1967 104.661 185.27 185.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 3.2e-05 1024 165 408 230400 117.201 26.4909 171.781 824.753 1140.47 1140.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 3.2e-05 1024 500 1200 483840 66.6483 26.8754 1007.57 835.045 1936.37 1936.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 3.2e-05 1024 120 552 583680 46.8856 26.9365 518.387 837.756 1430.13 1430.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 0.000512 1024 82 408 5760 5.26621 1.63802 4.58234 90.4746 102.119 102.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1650 0.000256 4096 190 840 73080 13.978 302.225 419.183 735.434 735.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 3.2e-05 512 102 168 122880 68.8835 13.1652 26.4907 412.337 521.122 521.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 6.4e-05 512 60 312 301440 10.4228 6.70995 50.1306 208.841 276.233 276.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 6.4e-05 2048 70 840 306960 28.4053 407.878 838.248 1274.57 1274.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 0.000512 1024 95 1128 19200 3.38829 1.64323 22.9357 90.1152 118.214 118.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 0.000256 1024 410 720 59520 5.80896 3.37357 45.4508 103.459 158.221 158.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 3.2e-05 1024 165 408 215040 120.311 26.4789 104.76 824.324 1076.11 1076.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 3.2e-05 1024 500 1200 476160 65.9776 26.6465 639.667 824.308 1556.82 1556.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 3.2e-05 1024 120 552 579840 46.8432 26.8433 332.684 834.696 1241.22 1241.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 0.000512 1024 82 408 3840 5.43011 1.64442 2.43562 89.8578 99.5233 99.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1650 0.000256 4096 190 840 72960 13.9756 193.91 418.825 626.755 626.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 3.2e-05 512 102 168 131072 69.2425 13.3495 20.5443 418.05 521.443 521.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 6.4e-05 512 60 312 303104 10.4675 6.71334 74.0029 209.849 301.16 301.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 6.4e-05 2048 70 840 307072 28.3937 603.555 838.655 1470.65 1470.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 0.000512 1024 95 1128 21504 3.33334 1.6791 37.4456 90.7821 133.369 133.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 0.000256 1024 410 720 60416 5.85741 3.40765 68.0574 104.756 182.208 182.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 3.2e-05 1024 165 408 229376 119.675 27.0725 164.277 835.755 1147.03 1147.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 3.2e-05 1024 500 1200 483328 66.5698 26.8209 959.34 835.729 1888.69 1888.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 3.2e-05 1024 120 552 583680 46.7828 26.9046 495.189 838.542 1407.58 1407.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.000512 1024 82 408 6144 5.29456 1.67312 4.66698 90.7316 102.525 102.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1650 0.000256 4096 190 840 73088 13.9776 287.585 419.205 720.81 720.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 3.2e-05 512 102 168 131072 69.2752 13.3438 26.7532 418.236 527.847 528.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 6.4e-05 512 60 312 301056 10.458 6.71034 49.5372 209.226 276.061 276.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 6.4e-05 2048 70 840 306944 28.4343 404.527 838.855 1271.86 1271.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 0.000512 1024 95 1128 18432 3.26326 1.56032 21.7159 88.1404 114.804 114.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 0.000256 1024 410 720 59392 5.92579 3.40915 45.3269 104.953 159.744 159.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 3.2e-05 1024 165 408 229376 119.677 26.8227 111.228 836.135 1094.11 1094.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 3.2e-05 1024 500 1200 475136 67.9036 26.8269 635.995 836.205 1567.14 1567.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 3.2e-05 1024 120 552 581632 46.7503 26.9459 332.861 836.167 1242.88 1243.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 0.000512 1024 82 408 4096 5.1768 1.56672 2.53491 88.0184 97.4536 97.5863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1650 0.000256 4096 190 840 72960 13.9694 194.089 419.314 627.413 627.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 370 3.2e-05 512 102 175 118784 70.4589 13.3444 29.7353 417.597 531.382 531.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 6.4e-05 512 60 300 304896 10.4192 6.71306 92.8188 209.517 319.601 319.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 6.4e-05 2048 70 825 307264 28.414 485.241 837.896 1351.6 1351.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 440 0.000512 1024 95 1125 20992 3.3417 1.66429 28.6154 91.1304 124.889 125.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 0.000256 1024 410 725 61440 5.8328 3.43859 54.9957 104.877 169.277 169.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 500 3.2e-05 1024 165 400 233472 119.027 26.8188 225.221 834.933 1206.25 1206.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 3.2e-05 1024 500 1200 487424 66.4505 26.882 779.853 837.585 1711 1711.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1350 3.2e-05 1024 120 550 585216 46.7975 26.8901 495.602 837.743 1407.2 1407.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.000512 1024 82 400 7168 5.19018 1.66502 7.11283 92.3574 106.482 106.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1650 0.000256 4096 190 850 73152 13.982 237.07 419.047 670.147 670.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 370 3.2e-05 512 102 175 117760 71.0048 13.4042 25.1644 418.987 528.807 529.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 6.4e-05 512 60 300 304960 10.461 6.73024 51.0901 209.522 277.934 278.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 6.4e-05 2048 70 825 307240 28.5203 431.599 837.848 1298.01 1298.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 440 0.000512 1024 95 1125 20800 3.34278 1.64483 25.6037 91.8448 122.568 122.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 0.000256 1024 410 725 61440 5.86829 3.44525 49.4608 104.89 163.794 163.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 500 3.2e-05 1024 165 400 235520 119.504 26.9429 191.661 837.604 1175.97 1176.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 3.2e-05 1024 500 1200 488960 66.5387 26.9432 703.518 837.755 1634.98 1635.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1350 3.2e-05 1024 120 550 584960 47.0725 26.9441 406.694 837.622 1318.5 1318.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.000512 1024 82 400 6400 5.19286 1.63382 5.58496 90.5568 103.123 103.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1650 0.000256 4096 190 850 73120 13.9858 212.36 418.919 645.326 645.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 370 3.2e-05 512 102 175 112640 71.3845 13.3881 24.114 419.351 528.488 528.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 6.4e-05 512 60 300 304640 10.4318 6.72179 33.338 209.72 260.34 260.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 6.4e-05 2048 70 825 307200 28.3953 278.961 838.552 1145.96 1146.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 440 0.000512 1024 95 1125 20480 3.31715 1.63341 16.6343 90.2997 112.01 112.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 0.000256 1024 410 725 60800 5.80029 3.41261 31.8853 104.172 145.397 145.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 500 3.2e-05 1024 165 400 235520 119.5 26.9169 188.724 838.358 1173.75 1173.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 3.2e-05 1024 500 1200 486400 66.6517 26.9208 453.535 838.34 1385.67 1385.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1350 3.2e-05 1024 120 550 584960 46.9169 26.9232 338.622 838.388 1251.02 1251.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.000512 1024 82 400 6400 5.19005 1.63373 5.62854 80.2264 92.8327 92.9659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1650 0.000256 4096 190 850 73040 13.9758 136.957 419.039 570.017 570.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 370 3.2e-05 512 102 175 116736 70.4284 13.3152 26.5228 416.327 526.841 527.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 6.4e-05 512 60 300 304512 10.4246 6.72032 54.391 209.48 281.146 281.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 6.4e-05 2048 70 825 307248 28.414 458.646 838.067 1325.17 1325.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 0.000512 1024 95 1125 20736 3.34259 1.64864 27.2642 91.3488 123.729 123.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 0.000256 1024 410 725 61056 5.84771 3.43882 52.3794 104.744 166.538 166.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 3.2e-05 1024 165 400 227328 119.859 26.7631 193.978 832.638 1173.48 1173.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 3.2e-05 1024 500 1200 485376 66.6965 26.8943 745.094 836.401 1675.3 1675.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1350 3.2e-05 1024 120 550 584448 46.8379 26.9165 387.036 837.475 1298.43 1298.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.000512 1024 82 400 6912 5.15062 1.62979 3.90672 91.1691 102.006 102.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1650 0.000256 4096 190 850 73104 13.981 226.134 418.937 659.095 659.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 370 3.2e-05 512 102 175 110592 70.2897 13.1525 25.1644 412.198 521.056 521.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 6.4e-05 512 60 300 304128 10.4024 6.71626 35.082 209.238 261.567 261.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 6.4e-05 2048 70 825 307200 28.4468 297.16 837.985 1163.64 1163.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 440 0.000512 1024 95 1125 19968 3.33408 1.6384 17.2067 90.3908 112.699 112.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 0.000256 1024 410 725 60672 5.82115 3.42224 33.7918 104.285 147.45 147.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 500 3.2e-05 1024 165 400 221184 119.277 26.4276 174.839 824.042 1144.84 1145.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 3.2e-05 1024 500 1200 479232 66.6152 26.7244 475.167 832.259 1400.99 1401.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1350 3.2e-05 1024 120 550 583680 46.7795 26.8616 317.606 836.542 1227.96 1228.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.000512 1024 82 400 6144 5.20512 1.6343 5.72502 74.1838 86.9042 87.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1650 0.000256 4096 190 850 73056 13.9769 145.871 419.03 578.941 578.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 25 370 3.2e-05 512 102 175 114688 71.2314 13.388 28.3105 418.383 531.559 531.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 6.4e-05 512 60 300 304640 10.4421 6.7327 59.1164 209.532 285.953 286.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 6.4e-05 2048 70 825 307216 28.3835 496.65 838.024 1363.12 1363.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 0.000512 1024 95 1125 21056 3.35635 1.66707 29.9844 90.8694 126.008 126.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 0.000256 1024 410 725 60928 5.87616 3.41958 56.2732 104.765 170.481 170.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 3.2e-05 1024 165 400 229376 120.254 26.922 220.546 836.493 1204.46 1204.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 3.2e-05 1024 500 1200 487424 66.466 26.9236 798.743 836.422 1728.78 1728.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 3.2e-05 1024 120 550 585088 46.8056 26.9431 412.584 837.642 1324.14 1324.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.000512 1024 82 400 6272 5.2263 1.63798 3.80346 90.2106 101.031 101.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1650 0.000256 4096 190 850 73136 13.9793 244.04 419.152 677.213 677.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 370 3.2e-05 512 102 175 100352 71.4486 13.2036 26.662 413.974 525.538 525.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 6.4e-05 512 60 300 303744 10.4165 6.72336 37.8754 209.447 264.591 264.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 6.4e-05 2048 70 825 307104 28.4081 314.533 838.579 1181.57 1181.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 0.000512 1024 95 1125 20608 3.32752 1.6431 18.9951 90.8092 114.904 115.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 0.000256 1024 410 725 60928 5.86122 3.43366 36.0417 104.923 150.387 150.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 3.2e-05 1024 165 400 215040 120.936 26.5502 193.321 827.732 1168.78 1168.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 3.2e-05 1024 500 1200 487424 66.3612 26.8936 509.099 837.192 1439.76 1439.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1350 3.2e-05 1024 120 550 584192 46.716 27.7882 269.702 837.874 1182.24 1182.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.000512 1024 82 400 5376 5.16371 1.58864 5.7545 88.4813 101.141 101.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1650 0.000256 4096 190 850 73024 13.9878 154.698 419.215 587.96 588.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 25 370 3.2e-05 512 102 175 114688 70.8725 13.3405 26.2723 418.01 528.743 528.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 6.4e-05 512 60 300 304640 10.4029 6.71744 61.3173 209.728 288.293 288.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 6.4e-05 2048 70 825 307200 28.383 515.22 838.586 1382.26 1382.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 0.000512 1024 95 1125 20992 3.34416 1.66749 31.1241 91.8252 128.088 128.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 0.000256 1024 410 725 60928 5.83427 3.40723 58.8817 104.669 172.94 173.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 3.2e-05 1024 165 400 229376 119.688 26.8227 136.727 835.746 1119.23 1119.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 3.2e-05 1024 500 1200 483328 66.5964 26.8335 823.223 835.645 1752.53 1752.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 3.2e-05 1024 120 550 584704 46.7695 26.8813 432.039 838.451 1344.3 1344.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.000512 1024 82 400 7168 5.19718 1.66554 4.46928 91.8628 103.352 103.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1650 0.000256 4096 190 850 73088 13.9772 252.647 419.243 685.909 685.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 370 3.2e-05 512 102 175 114688 70.899 13.3448 27.83 417.815 530.133 530.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 6.4e-05 512 60 300 304128 10.4274 6.71651 41.365 209.625 268.258 268.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 6.4e-05 2048 70 825 307072 28.3996 343.943 837.818 1210.2 1210.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 0.000512 1024 95 1125 20480 3.37824 1.67638 20.161 90.722 116.063 116.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 0.000256 1024 410 725 60416 5.86246 3.4304 38.9437 104.68 153.043 153.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 3.2e-05 1024 165 400 229376 119.921 26.8174 193.15 835.146 1175.28 1175.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 3.2e-05 1024 500 1200 483328 66.5947 26.8207 537.949 835.517 1467.09 1467.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 1350 3.2e-05 1024 120 550 583680 46.774 26.8823 291.434 837.901 1203.15 1203.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.000512 1024 82 400 6144 5.29846 1.67219 3.04522 90.7844 100.952 101.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1650 0.000256 4096 190 850 72960 13.9753 168.063 418.525 600.608 600.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 25 370 3.2e-05 512 102 175 110592 70.7014 13.2314 23.4572 414.181 521.818 522.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 6.4e-05 512 60 300 304704 10.4499 6.72762 64.4224 209.452 291.177 291.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 6.4e-05 2048 70 825 307224 28.5553 541.774 837.877 1408.26 1408.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 0.000512 1024 95 1125 20736 3.33642 1.6439 32.7856 90.4423 128.34 128.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 0.000256 1024 410 725 61056 5.83914 3.40944 62.3916 104.501 176.267 176.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 3.2e-05 1024 165 400 221184 120.042 26.8264 138.848 828.333 1114.29 1114.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 3.2e-05 1024 500 1200 483840 66.6512 26.8698 880.911 834.165 1808.82 1808.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 3.2e-05 1024 120 550 584064 46.913 27.4975 454.953 837.319 1366.85 1366.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.000512 1024 82 400 5760 5.20102 1.61168 4.07888 89.4522 100.497 100.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1650 0.000256 4096 190 850 73080 13.9767 267.471 420.352 701.844 701.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 25 370 3.2e-05 512 102 175 92160 71.1725 13.061 19.6937 408.145 512.315 512.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 6.4e-05 512 60 300 304128 10.4227 6.72208 46.504 209.55 273.326 273.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 6.4e-05 2048 70 825 307152 28.4355 390.081 838.067 1256.65 1256.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 0.000512 1024 95 1125 19584 3.32582 1.6137 22.4733 89.4763 117.015 117.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 0.000256 1024 410 725 59904 5.81946 3.38339 44.2307 103.842 157.423 157.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 3.2e-05 1024 165 400 202752 121.242 26.2528 167.934 815.954 1131.62 1131.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 3.2e-05 1024 500 1200 479232 66.1494 26.5789 625.762 828.271 1546.98 1547.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 3.2e-05 1024 120 550 582912 46.8888 26.9087 325.648 837.588 1237.19 1237.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 0.000512 1024 82 400 4608 5.11747 1.55603 2.60362 88.0658 97.498 97.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1650 0.000256 4096 190 850 73008 13.9776 191.679 418.931 624.631 624.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 25 370 3.2e-05 512 102 175 112640 71.3617 13.3914 22.4163 419.15 526.571 526.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 6.4e-05 512 60 300 304640 10.4259 6.728 62.7182 209.624 289.623 289.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 6.4e-05 2048 70 825 307200 28.3812 527.931 838.156 1394.52 1394.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 0.000512 1024 95 1125 20480 3.31866 1.63021 31.4908 90.0226 126.585 126.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 0.000256 1024 410 725 60800 5.80285 3.38944 60.6898 104.29 174.299 174.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 3.2e-05 1024 165 400 235520 118.986 26.9196 144.138 838.261 1128.55 1128.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 3.2e-05 1024 500 1200 486400 66.5792 26.9281 858.27 837.934 1789.93 1790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 3.2e-05 1024 120 550 584960 46.6966 26.9141 442.618 837.985 1354.37 1354.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.000512 1024 82 400 6400 5.19171 1.6321 4.37245 90.0448 101.392 101.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1650 0.000256 4096 190 850 73040 13.9794 260.294 420.714 695.035 695.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 25 370 3.2e-05 512 102 175 102400 71.0461 13.1475 20.353 412.34 517.135 517.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 6.4e-05 512 60 300 304640 10.406 6.71334 44.5855 209.677 271.509 271.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 6.4e-05 2048 70 825 307040 28.4404 372.566 838.018 1239.09 1239.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 0.000512 1024 95 1125 20480 3.32138 1.64371 22.3255 90.022 117.439 117.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 0.000256 1024 410 725 60160 5.7567 3.36896 42.5023 103.368 155.142 155.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 3.2e-05 1024 165 400 225280 118.085 26.4351 97.0101 824.335 1066.11 1066.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 3.2e-05 1024 500 1200 481280 67.1469 26.8855 597.907 838.047 1530.21 1530.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 3.2e-05 1024 120 550 583680 46.7118 26.8841 311.301 838.083 1223.14 1223.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.000512 1024 82 400 5120 5.29632 1.6417 2.73514 90.071 99.8962 100.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1650 0.000256 4096 190 850 72960 13.9796 182.569 418.771 615.365 615.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 3.2e-05 512 102 175 110592 70.2168 13.1419 29.7716 412.301 525.673 525.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 6.4e-05 512 60 300 304128 10.3856 6.71693 77.2431 209.291 303.763 303.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 6.4e-05 2048 70 825 307200 28.418 643.693 838.189 1510.34 1510.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 0.000512 1024 95 1125 19968 3.33674 1.6343 37.482 90.058 132.64 132.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 0.000256 1024 410 725 60672 5.8152 3.40173 73.6601 104.308 187.314 187.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 3.2e-05 1024 165 400 221184 118.875 26.4274 165.184 824.317 1135.04 1135.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 3.2e-05 1024 500 1200 479232 66.5358 26.7227 1028.38 832.473 1954.34 1954.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 3.2e-05 1024 120 550 583680 46.6492 26.8657 538.258 836.572 1448.5 1448.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.000512 1024 82 400 6144 5.21005 1.63424 5.01459 89.8673 101.88 102.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1650 0.000256 4096 190 850 73056 13.9798 316.487 418.938 749.449 749.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 25 370 3.2e-05 512 102 175 98304 71.3292 13.1395 26.8659 412.605 524.184 524.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 6.4e-05 512 60 300 304128 10.4027 6.71203 51.7944 209.477 278.514 278.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 6.4e-05 2048 70 825 307008 28.3955 430.84 838.445 1297.72 1297.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 0.000512 1024 95 1125 19968 3.35437 1.64659 24.9809 90.0956 120.207 120.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 0.000256 1024 410 725 59904 5.77718 3.37088 49.1279 103.474 161.877 161.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 3.2e-05 1024 165 400 221184 119.006 26.6113 111.056 824.887 1081.81 1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 3.2e-05 1024 500 1200 466944 67.1769 26.4294 671.636 824.844 1590.3 1590.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 3.2e-05 1024 120 550 583680 46.7132 26.9025 360.578 837.255 1271.6 1271.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 0.000512 1024 82 400 3072 5.24918 1.56403 2.14458 87.9744 97.0893 97.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1650 0.000256 4096 190 850 72960 13.9708 212.422 420.686 647.125 647.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 3.2e-05 512 102 175 102400 71.1668 13.1804 27.3969 412.538 524.525 524.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 6.4e-05 512 60 300 304000 10.4483 6.73178 77.1544 209.537 303.996 304.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 6.4e-05 2048 70 825 307200 28.4099 643 838.685 1510.14 1510.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 0.000512 1024 95 1125 20000 3.35462 1.63379 37.6448 90.11 132.869 132.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 0.000256 1024 410 725 60800 5.85117 3.41197 73.6848 104.416 187.491 187.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 3.2e-05 1024 165 400 217600 119.975 26.5132 162.345 824.795 1133.87 1134.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 3.2e-05 1024 500 1200 480000 66.796 26.8104 1027.18 833.311 1954.33 1954.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 3.2e-05 1024 120 550 584000 46.9115 26.9569 536.584 837.636 1448.24 1448.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.000512 1024 82 400 6400 5.20288 1.63043 5.1959 89.8998 102.083 102.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1650 0.000256 4096 190 850 73000 13.9739 316.33 418.902 749.25 749.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 25 25 370 3.2e-05 512 102 175 102400 71.217 13.1728 25.5348 412.367 522.53 522.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 6.4e-05 512 60 300 304000 10.4567 6.72963 52.0382 209.493 278.844 278.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 6.4e-05 2048 70 825 307000 28.3875 433.455 837.942 1299.83 1299.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 0.000512 1024 95 1125 19200 3.39357 1.63949 24.4389 90.0743 119.674 119.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 0.000256 1024 410 725 59200 5.83088 3.38099 48.9864 103.42 161.742 161.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 3.2e-05 1024 165 400 204800 122.494 26.5032 103.309 824.394 1076.94 1077.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 3.2e-05 1024 500 1200 473600 66.3419 26.5042 680.632 824.782 1598.48 1598.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 3.2e-05 1024 120 550 582400 46.9807 26.9366 359.712 837.279 1271.07 1271.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 0.000512 1024 82 400 6400 5.97222 1.64115 3.7505 90.1594 101.834 101.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1650 0.000256 4096 190 850 72800 13.9874 213.73 418.19 645.951 646.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 3.2e-05 512 102 175 100352 71.4279 13.2055 17.5 413.626 516.008 516.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 6.4e-05 512 60 300 303744 10.4192 6.71923 74.1082 209.274 300.649 300.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 6.4e-05 2048 70 825 307104 28.3749 624.705 837.85 1490.97 1491.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 0.000512 1024 95 1125 20608 3.32784 1.6425 37.6969 90.1186 132.913 133.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 0.000256 1024 410 725 60928 5.85776 3.41402 71.7426 104.828 185.969 186.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 3.2e-05 1024 165 400 215040 120.796 26.5458 155.778 826.888 1130.25 1130.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 3.2e-05 1024 500 1200 487424 66.3065 26.906 1020.65 836.52 1950.59 1950.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 3.2e-05 1024 120 550 584192 46.6885 26.9025 525.052 836.902 1435.71 1435.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.000512 1024 82 400 5376 5.16256 1.58656 4.42531 88.8549 100.185 100.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1650 0.000256 4096 190 850 73024 13.9778 307.018 418.861 739.899 739.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 3.2e-05 512 102 175 86016 70.856 13.0518 19.5946 404.087 507.838 508.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 6.4e-05 512 60 300 302848 10.4268 6.71379 49.2009 209.347 275.818 275.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 6.4e-05 2048 70 825 306880 28.3748 411.077 837.554 1277.05 1277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 0.000512 1024 95 1125 19712 3.28506 1.5943 23.7778 88.9924 117.777 117.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 0.000256 1024 410 725 59136 5.84422 3.3807 46.1512 103.78 159.284 159.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 3.2e-05 1024 165 400 200704 119.816 26.2144 96.0144 807.825 1050.11 1050.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 3.2e-05 1024 500 1200 473088 66.5625 26.516 649.485 827.583 1570.36 1570.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 3.2e-05 1024 120 550 584192 46.596 26.8676 344.372 836.675 1254.67 1254.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 0.000512 1024 82 400 3584 5.05226 1.51101 2.41187 86.8216 95.9535 96.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1650 0.000256 4096 190 850 72800 13.9737 201.026 418.252 633.296 633.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 3.2e-05 512 102 175 107520 70.5991 13.1728 18.1278 412.572 514.713 514.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 6.4e-05 512 60 300 304320 10.4465 6.72733 72.838 209.562 299.698 299.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 6.4e-05 2048 70 825 307080 28.4063 606.144 838.451 1473.05 1473.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 0.000512 1024 95 1125 20160 3.34307 1.63514 35.6598 89.9977 130.765 130.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 0.000256 1024 410 725 60480 5.87846 3.41683 69.17 104.661 183.253 183.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 3.2e-05 1024 165 400 215040 120.46 26.5177 150.891 824.782 1122.9 1123.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 3.2e-05 1024 500 1200 483840 66.687 26.8683 981.758 835.072 1910.6 1910.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 3.2e-05 1024 120 550 583680 46.9003 26.9332 507.204 838.083 1419.28 1419.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.000512 1024 82 400 5760 5.25923 1.63021 4.65546 90.5856 102.281 102.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1650 0.000256 4096 190 850 72960 13.9774 296.979 418.873 729.874 729.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 3.2e-05 512 102 175 92160 71.9378 13.1632 20.17 412.309 517.823 518.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 6.4e-05 512 60 300 303360 10.3885 6.71539 48.1983 208.825 274.252 274.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 6.4e-05 2048 70 825 306960 28.3826 399.424 837.766 1265.62 1265.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 0.000512 1024 95 1125 19200 3.3879 1.64714 22.6728 90.1141 117.95 118.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 0.000256 1024 410 725 59520 5.80406 3.37702 45.3741 103.455 158.139 158.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 3.2e-05 1024 165 400 215040 120.328 26.4677 100.773 824.267 1072.08 1072.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 3.2e-05 1024 500 1200 476160 66.0095 26.4721 639.915 824.258 1556.87 1557.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 3.2e-05 1024 120 550 579840 46.8672 26.8683 334.702 834.679 1243.27 1243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 0.000512 1024 82 400 3840 5.43546 1.6471 2.5064 89.942 99.6834 99.8173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1650 0.000256 4096 190 850 72720 13.965 196.256 417.821 628.084 628.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 3.2e-05 512 102 175 114688 70.8387 13.3436 18.563 418.065 521.059 521.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 6.4e-05 512 60 300 304128 10.4215 6.71949 69.5693 209.782 296.621 296.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 6.4e-05 2048 70 825 307072 28.4044 578.766 838.435 1445.65 1445.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 0.000512 1024 95 1125 20480 3.37933 1.6711 34.5237 90.6966 130.396 130.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 0.000256 1024 410 725 60416 5.86048 3.40691 66.2008 104.758 180.358 180.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 3.2e-05 1024 165 400 229376 119.684 26.8288 153.847 835.772 1136.37 1136.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 3.2e-05 1024 500 1200 483328 66.6041 26.8322 932.833 836.146 1862.63 1862.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 3.2e-05 1024 120 550 583680 46.7898 26.8832 483.515 838.551 1395.89 1396.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.000512 1024 82 400 6144 5.29859 1.66739 4.75168 90.7372 102.608 102.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1650 0.000256 4096 190 850 72960 13.9744 283.598 418.899 716.517 716.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 3.2e-05 512 102 175 98304 72.4536 13.3407 20.5536 417.837 524.439 524.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 6.4e-05 512 60 300 303104 10.4004 6.70925 48.908 209.024 275.169 275.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 6.4e-05 2048 70 825 306944 28.423 407.797 837.833 1274.1 1274.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 0.000512 1024 95 1125 18432 3.26586 1.56288 21.9673 88.0944 115.018 115.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 0.000256 1024 410 725 59392 5.92038 3.41082 46.0371 104.852 160.344 160.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 3.2e-05 1024 165 400 229376 119.633 26.8268 108.913 835.348 1090.96 1091.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 3.2e-05 1024 500 1200 475136 67.8948 26.8247 647.943 835.325 1578.21 1578.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 3.2e-05 1024 120 550 581632 46.7201 26.8225 340.826 835.375 1249.9 1250.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 0.000512 1024 82 400 4096 5.18048 1.56058 2.68534 87.9583 97.5396 97.6731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1650 0.000256 4096 190 850 72704 13.9718 202.471 419.409 635.896 635.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 370 3.2e-05 512 102 192 122880 70.0374 13.341 29.5197 418.081 531.225 531.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 6.4e-05 512 60 320 304384 10.4171 6.71354 53.3781 209.757 280.399 280.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 6.4e-05 2048 70 832 307232 28.4274 427.341 838.9 1294.71 1294.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 440 0.000512 1024 95 1120 20480 3.36749 1.66317 24.4075 92.2291 121.796 121.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 0.000256 1024 410 736 60928 5.86323 3.43859 48.7284 105 163.158 163.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 500 3.2e-05 1024 165 416 225280 120.815 26.8124 191.798 835.858 1175.53 1175.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 3.2e-05 1024 500 1216 489472 66.188 27.105 696.024 838.55 1628.08 1628.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1350 3.2e-05 1024 120 544 585216 46.8342 26.9005 425.187 839.294 1338.38 1338.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.000512 1024 82 416 9728 4.99411 1.66458 8.15187 92.8978 107.862 107.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1650 0.000256 4096 190 832 73248 13.9875 202.686 419.406 636.122 636.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 370 3.2e-05 512 102 192 122880 70.1181 13.3407 29.2337 418.024 530.967 531.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 6.4e-05 512 60 320 304128 10.4345 6.71728 86.3951 209.739 313.414 313.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1880 6.4e-05 2048 70 832 307200 28.3996 780.064 838.736 1647.25 1647.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 440 0.000512 1024 95 1120 20480 3.37421 1.66707 16.2383 96.8579 118.264 118.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1390 0.000256 1024 410 736 60416 5.8569 3.41402 32.3431 104.673 146.414 146.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 500 3.2e-05 1024 165 416 221184 121.91 26.8218 206.172 835.813 1190.98 1191.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 3.2e-05 1024 500 1216 487424 66.2219 26.9609 447.474 835.684 1376.56 1376.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1350 3.2e-05 1024 120 544 584704 47.2371 26.881 640.377 839.356 1554.02 1554.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 320 0.000512 1024 82 416 9216 5.0336 1.66717 7.73267 93.1572 107.753 107.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1650 0.000256 4096 190 832 73216 13.9842 130.966 419.401 564.397 564.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 370 3.2e-05 512 102 192 122880 70.4685 13.4023 28.8836 419.061 532.062 532.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 6.4e-05 512 60 320 304320 10.4652 6.73347 54.0999 209.57 280.999 281.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 6.4e-05 2048 70 832 307200 28.4474 433.797 838.036 1300.33 1300.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 440 0.000512 1024 95 1120 20160 3.37085 1.64819 24.7684 91.4993 121.413 121.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 0.000256 1024 410 736 61120 5.87981 3.44474 50.3804 104.906 164.744 164.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 500 3.2e-05 1024 165 416 225280 121.425 26.9414 190.262 837.795 1176.68 1176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 3.2e-05 1024 500 1216 488960 66.4597 26.9472 712.776 837.738 1644.14 1644.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1350 3.2e-05 1024 120 544 585600 46.9045 26.9476 404.268 837.812 1316.1 1316.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.000512 1024 82 416 8960 4.98784 1.62816 7.89408 90.1766 104.846 104.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1650 0.000256 4096 190 832 73240 13.9897 207.914 419.009 640.977 641.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 370 3.2e-05 512 102 192 122880 70.482 13.3891 28.9295 419.443 532.489 532.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 6.4e-05 512 60 320 304000 10.4429 6.72358 34.904 209.767 261.963 262.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 6.4e-05 2048 70 832 307120 28.3935 278.128 838.719 1145.28 1145.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 440 0.000512 1024 95 1120 19840 3.34694 1.62998 15.9197 90.2613 111.282 111.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 0.000256 1024 410 736 60160 5.83638 3.41197 31.9721 104.189 145.535 145.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 500 3.2e-05 1024 165 416 225280 121.36 26.9288 186.651 838.551 1173.74 1173.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 3.2e-05 1024 500 1216 486400 66.631 26.9276 456.147 838.522 1388.44 1388.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1350 3.2e-05 1024 120 544 584960 46.7861 26.9169 309.119 838.579 1221.56 1221.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.000512 1024 82 416 8960 4.98634 1.62477 7.92995 91.4596 106.155 106.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1650 0.000256 4096 190 832 73200 13.9916 132.658 419.434 566.131 566.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 370 3.2e-05 512 102 192 116736 70.4077 13.3079 31.2748 416.628 531.864 532.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 6.4e-05 512 60 320 304128 10.4245 6.72659 58.5869 209.632 285.498 285.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 6.4e-05 2048 70 832 307200 28.4036 470.759 838.668 1337.87 1337.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 0.000512 1024 95 1120 20352 3.35898 1.64992 27.4326 89.6026 122.165 122.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 0.000256 1024 410 736 60672 5.86301 3.43088 54.4036 104.824 168.65 168.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 3.2e-05 1024 165 416 221184 120.926 26.8759 205.191 832.908 1186.14 1186.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 3.2e-05 1024 500 1216 488448 66.194 26.8899 770.239 837.012 1700.56 1700.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1350 3.2e-05 1024 120 544 585216 46.6987 26.9172 387.69 838.091 1299.55 1299.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.000512 1024 82 416 9216 4.95526 1.63021 5.29709 90.2063 102.244 102.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1650 0.000256 4096 190 832 73248 13.9874 225.089 419.476 658.595 658.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 370 3.2e-05 512 102 192 110592 70.2306 13.1505 29.4996 412.134 525.259 525.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 6.4e-05 512 60 320 303360 10.4086 6.71475 38.093 209.207 264.552 264.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 6.4e-05 2048 70 832 307104 28.4279 302.039 837.723 1168.24 1168.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 440 0.000512 1024 95 1120 19968 3.34058 1.63402 17.6157 89.9219 112.64 112.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 0.000256 1024 410 736 59904 5.84592 3.42858 34.9692 104.268 148.64 148.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 500 3.2e-05 1024 165 416 208896 121.485 26.4294 176.782 823.934 1148.87 1149.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 3.2e-05 1024 500 1216 485376 65.8286 26.7271 492.528 832.136 1417.44 1417.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1350 3.2e-05 1024 120 544 583680 46.6867 26.8612 320.466 836.429 1230.6 1230.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.000512 1024 82 416 9216 4.96102 1.63478 8.90221 78.0103 93.6638 93.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1650 0.000256 4096 190 832 73152 13.9879 144.042 418.793 576.884 576.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 32 370 3.2e-05 512 102 192 121856 70.4778 13.3908 27.8974 418.707 530.721 530.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 6.4e-05 512 60 320 304192 10.4587 6.72579 58.0566 209.69 285.056 285.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 6.4e-05 2048 70 832 307160 28.4017 465.134 838.601 1332.2 1332.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 0.000512 1024 95 1120 20608 3.3833 1.66768 27.4565 89.7928 122.427 122.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 0.000256 1024 410 736 60928 5.86829 3.41811 53.9144 104.848 168.186 168.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 3.2e-05 1024 165 416 222208 121.901 26.9271 195.203 837.06 1181.33 1181.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 3.2e-05 1024 500 1216 487424 66.4678 26.9277 759.997 837.039 1690.65 1690.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 3.2e-05 1024 120 544 585088 46.9173 26.9844 385.436 838.273 1297.77 1297.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.000512 1024 82 416 8960 5.01104 1.64202 5.00771 90.3144 102.132 102.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1650 0.000256 4096 190 832 73192 13.9898 221.557 419.206 654.8 654.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 370 3.2e-05 512 102 192 114688 70.117 13.1996 28.1795 413.619 525.361 525.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 6.4e-05 512 60 320 303744 10.4249 6.72598 37.4896 209.268 264.039 264.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 6.4e-05 2048 70 832 307104 28.4084 298.879 837.979 1165.31 1165.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 0.000512 1024 95 1120 19712 3.36832 1.64547 16.9612 90.1218 112.224 112.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 0.000256 1024 410 736 60928 5.85565 3.43469 34.56 104.831 148.811 148.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 3.2e-05 1024 165 416 215040 121.056 26.5398 174.501 826.899 1149.25 1149.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 3.2e-05 1024 500 1216 487424 66.2937 26.9046 484.649 836.47 1414.53 1414.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1350 3.2e-05 1024 120 544 584192 46.6634 26.902 250.178 836.522 1160.42 1160.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.000512 1024 82 416 7168 5.02051 1.58515 3.16509 88.9718 98.893 99.0298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1650 0.000256 4096 190 832 73136 13.9858 141.902 419.018 574.95 575.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 370 3.2e-05 512 102 192 107520 71.7299 13.3892 26.5195 418.536 530.421 530.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 6.4e-05 512 60 320 303744 10.4577 6.732 31.3859 209.335 258.042 258.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 6.4e-05 2048 70 832 306936 28.3996 247.344 837.79 1113.58 1113.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 440 0.000512 1024 95 1120 18816 3.32976 1.58534 13.444 89.0064 107.494 107.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 0.000256 1024 410 736 60480 5.89619 3.44355 28.403 104.924 142.796 142.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 500 3.2e-05 1024 165 416 215040 123.005 26.926 172.801 836.766 1159.75 1159.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 3.2e-05 1024 500 1216 483840 66.8489 26.9271 395.52 836.68 1326.2 1326.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1350 3.2e-05 1024 120 544 583296 47.0135 26.9327 275.91 836.709 1186.73 1186.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.000512 1024 82 416 8064 4.97069 1.58573 7.54906 89.8355 104.093 104.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1650 0.000256 4096 190 832 73080 13.9797 117.377 418.979 550.396 550.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 32 370 3.2e-05 512 102 192 122880 70.1121 13.3427 26.143 417.767 527.606 527.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 6.4e-05 512 60 320 304128 10.4319 6.71802 59.2909 209.613 286.184 286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 6.4e-05 2048 70 832 307200 28.4105 474.651 838.224 1341.35 1341.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 0.000512 1024 95 1120 20480 3.37242 1.66768 27.3473 90.7883 123.309 123.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 0.000256 1024 410 736 60416 5.8561 3.41171 54.2181 104.609 168.241 168.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 3.2e-05 1024 165 416 221184 121.225 26.8182 124.551 835.165 1108.01 1108.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 3.2e-05 1024 500 1216 487424 66.1403 26.8216 759.226 835.169 1687.58 1687.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 3.2e-05 1024 120 544 584704 46.7532 26.8865 391.884 838.471 1304.16 1304.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.000512 1024 82 416 9216 5.03126 1.66982 5.43827 90.7225 103.017 103.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1650 0.000256 4096 190 832 73216 13.9899 225.573 419.072 658.679 658.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 32 370 3.2e-05 512 102 192 114688 70.8668 13.3524 23.6236 417.808 525.895 526.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 6.4e-05 512 60 320 304128 10.4236 6.71578 40.4207 209.657 267.348 267.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 6.4e-05 2048 70 832 307072 28.3936 322.099 838.05 1188.61 1188.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 0.000512 1024 95 1120 20480 3.37654 1.67488 18.5434 90.655 114.374 114.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 0.000256 1024 410 736 60416 5.86269 3.40778 36.6367 104.701 150.753 150.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 3.2e-05 1024 165 416 212992 123.106 26.8233 161.7 835.285 1147.16 1147.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 3.2e-05 1024 500 1216 483328 66.5927 26.8274 498.332 835.26 1427.23 1427.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 3.2e-05 1024 120 544 583680 46.7705 26.9024 264.626 838.777 1177.23 1177.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.000512 1024 82 416 8192 5.12458 1.67267 3.67347 90.7038 101.327 101.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1650 0.000256 4096 190 832 73088 13.9734 151.826 418.728 584.572 584.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 370 3.2e-05 512 102 192 98304 71.3339 13.1426 22.2767 412.61 519.611 519.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 6.4e-05 512 60 320 302592 10.4544 6.71744 33.6993 209.48 260.478 260.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 6.4e-05 2048 70 832 307008 28.4266 268.196 838.559 1135.23 1135.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 0.000512 1024 95 1120 19968 3.36032 1.64454 15.2168 90.0983 110.444 110.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 0.000256 1024 410 736 58368 5.85222 3.39149 29.7325 103.475 142.581 142.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 3.2e-05 1024 165 416 196608 124.137 26.442 146.196 824.87 1121.9 1122.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 3.2e-05 1024 500 1216 479232 65.509 26.4418 412.431 824.859 1329.46 1329.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1350 3.2e-05 1024 120 544 583680 46.698 26.8658 222.861 837.722 1134.3 1134.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 0.000512 1024 82 416 6144 5.01075 1.56038 5.48915 88.1196 100.335 100.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1650 0.000256 4096 190 832 72960 13.9735 126.579 418.696 559.309 559.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 32 370 3.2e-05 512 102 192 110592 70.6773 13.2301 35.9662 414.171 534.293 534.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 6.4e-05 512 60 320 304128 10.4463 6.72998 83.3538 209.446 310.104 310.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 6.4e-05 2048 70 832 307152 28.4324 670.957 837.779 1537.21 1537.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 0.000512 1024 95 1120 20160 3.35997 1.63955 39.0343 90.1432 134.303 134.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 0.000256 1024 410 736 60480 5.86794 3.4144 77.6795 104.493 191.586 191.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 3.2e-05 1024 165 416 211968 121.665 26.9066 169.019 827.996 1145.84 1146.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 3.2e-05 1024 500 1216 483840 66.5854 26.8724 1090.49 834.778 2018.96 2019.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 3.2e-05 1024 120 544 585216 46.7532 26.943 555.17 837.229 1466.26 1466.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.000512 1024 82 416 8064 5.00598 1.60826 6.75792 89.3408 102.869 103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1650 0.000256 4096 190 832 73224 13.9878 319.189 418.982 752.204 752.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 32 370 3.2e-05 512 102 192 92160 71.1168 13.0703 30.0704 408.447 522.953 523.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 6.4e-05 512 60 320 304128 10.4385 6.7225 53.8969 209.702 280.89 281.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 6.4e-05 2048 70 832 307008 28.4052 419.128 838.406 1286 1286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 0.000512 1024 95 1120 19584 3.32765 1.61501 23.9597 89.5162 118.543 118.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 0.000256 1024 410 736 59904 5.8216 3.38544 48.8596 103.924 162.135 162.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 3.2e-05 1024 165 416 202752 120.986 26.2586 102.581 816.553 1066.63 1066.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 3.2e-05 1024 500 1216 479232 66.1286 26.5787 681.338 828.969 1603.25 1603.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 3.2e-05 1024 120 544 585216 46.6706 26.9196 349.148 838.191 1261.1 1261.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.000512 1024 82 416 6912 4.93958 1.55443 4.11043 87.9509 98.7087 98.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1650 0.000256 4096 190 832 73152 13.9883 201.298 419.387 634.717 634.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 370 3.2e-05 512 102 192 82944 72.2301 13.0703 29.412 408.589 523.552 523.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 6.4e-05 512 60 320 302400 10.4528 6.71594 44.3496 209.022 270.673 270.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 6.4e-05 2048 70 832 306936 28.418 344.603 838.607 1211.68 1211.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 0.000512 1024 95 1120 19008 3.37581 1.61098 19.6455 89.7253 114.486 114.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 0.000256 1024 410 736 60480 5.8808 3.43584 41.1232 104.815 155.38 155.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 3.2e-05 1024 165 416 193536 123.069 26.282 214.49 816.824 1180.92 1181.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 3.2e-05 1024 500 1216 483840 66.6352 26.863 571.732 835.372 1500.82 1501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 32 1350 3.2e-05 1024 120 544 580608 46.8778 26.8698 291.603 835.4 1200.91 1201.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 0.000512 1024 82 416 6912 5.1239 1.61338 3.8151 89.4696 100.17 100.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1650 0.000256 4096 190 832 73008 13.9795 165.954 419.106 599.084 599.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 32 370 3.2e-05 512 102 192 122880 70.4676 13.3878 34.7671 419.492 538.363 538.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 6.4e-05 512 60 320 304000 10.4323 6.72118 78.4865 209.789 305.558 305.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 6.4e-05 2048 70 832 307120 28.393 624.06 838.728 1491.23 1491.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 0.000512 1024 95 1120 19840 3.34637 1.63008 35.6502 90.0777 130.833 130.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 0.000256 1024 410 736 60160 5.82621 3.38774 71.8607 104.197 185.401 185.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 3.2e-05 1024 165 416 225280 120.94 26.9135 167.026 838.703 1153.83 1154.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 3.2e-05 1024 500 1216 486400 66.5711 26.921 1015.54 839.229 1948.47 1948.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 3.2e-05 1024 120 544 584960 46.6522 26.9197 514.319 838.602 1426.65 1426.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.000512 1024 82 416 8960 4.98429 1.63037 7.03149 89.998 103.798 103.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1650 0.000256 4096 190 832 73200 13.9894 298.475 419.404 731.909 731.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 32 370 3.2e-05 512 102 192 102400 71.0599 13.1458 28.8553 412.248 525.563 525.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 6.4e-05 512 60 320 303360 10.4386 6.71498 52.8798 209.633 279.797 279.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 6.4e-05 2048 70 832 307040 28.4923 421.1 837.872 1287.51 1287.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 0.000512 1024 95 1120 19200 3.37491 1.64016 23.5883 90.0132 118.744 118.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 0.000256 1024 410 736 58880 5.80669 3.36829 47.9135 103.34 160.563 160.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 3.2e-05 1024 165 416 204800 122.186 26.4378 102.632 824.159 1075.67 1075.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 3.2e-05 1024 500 1216 481280 67.1465 26.8895 674.079 837.867 1606.21 1606.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 3.2e-05 1024 120 544 583680 46.7148 26.8847 344.722 837.903 1256.39 1256.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.000512 1024 82 416 7680 5.08419 1.6384 4.47696 90.0518 101.412 101.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1650 0.000256 4096 190 832 73120 13.9878 201.446 418.982 634.459 634.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 32 370 3.2e-05 512 102 192 92160 71.88 13.1636 27.172 412.39 524.855 525.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 6.4e-05 512 60 320 301440 10.4189 6.71213 44.2141 208.867 270.34 270.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 6.4e-05 2048 70 832 306960 28.399 351.111 838.035 1217.61 1217.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 0.000512 1024 95 1120 19200 3.39034 1.64454 19.8343 90.2544 115.253 115.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 0.000256 1024 410 736 59520 5.80371 3.37306 40.7352 103.475 153.53 153.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 3.2e-05 1024 165 416 215040 120.315 26.4727 223.617 824.423 1195.07 1195.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 3.2e-05 1024 500 1216 476160 65.9605 26.4744 560.425 824.425 1477.5 1477.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 3.2e-05 1024 120 544 579840 46.8481 26.8461 288.035 834.684 1196.58 1196.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.000512 1024 82 416 7680 5.1016 1.6432 4.08118 89.8706 100.85 100.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1650 0.000256 4096 190 832 72960 13.979 169.192 418.773 601.988 602.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 3.2e-05 512 102 192 110592 70.2278 13.1441 27.7951 412.298 523.716 523.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 6.4e-05 512 60 320 303360 10.3965 6.71539 74.5145 209.291 301.051 301.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 6.4e-05 2048 70 832 307104 28.5717 592.548 838.064 1459.23 1459.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 0.000512 1024 95 1120 19968 3.33942 1.63645 34.2697 90.0267 129.405 129.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 0.000256 1024 410 736 59904 5.84339 3.40787 68.1755 104.306 181.864 181.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 3.2e-05 1024 165 416 208896 121.241 26.4295 147.265 824.251 1119.44 1119.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 3.2e-05 1024 500 1216 485376 65.8431 26.724 967.542 832.484 1892.82 1893.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 3.2e-05 1024 120 544 583680 46.6543 26.9124 490.486 836.665 1400.88 1401.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.000512 1024 82 416 9216 4.97594 1.63549 6.77869 89.865 103.408 103.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1650 0.000256 4096 190 832 73152 13.9884 281.87 418.897 714.804 714.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 24 32 370 3.2e-05 512 102 192 98304 71.3153 13.1455 22.5336 412.65 519.891 520.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 6.4e-05 512 60 320 302592 10.4658 6.71744 48.4285 209.498 275.237 275.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 6.4e-05 2048 70 832 307008 28.3777 382.858 838.632 1249.92 1249.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 0.000512 1024 95 1120 19968 3.35718 1.6425 22.4204 90.1055 117.656 117.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 0.000256 1024 410 736 58368 5.84554 3.36662 43.6382 103.478 156.456 156.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 3.2e-05 1024 165 416 196608 123.675 26.5804 91.2391 824.948 1066.69 1066.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 3.2e-05 1024 500 1216 479232 65.49 26.4356 620.494 824.923 1537.56 1537.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 3.2e-05 1024 120 544 583680 46.6972 26.8677 318.948 837.335 1230.01 1230.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 0.000512 1024 82 416 6144 5.00544 1.56061 3.71779 88.0705 98.5095 98.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1650 0.000256 4096 190 832 72960 13.9769 182.638 418.675 615.331 615.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 32 370 3.2e-05 512 102 192 73728 70.2166 12.8248 18.2091 395.945 497.439 497.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 6.4e-05 512 60 320 301824 10.413 6.70931 42.0616 208.905 268.216 268.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 6.4e-05 2048 70 832 306720 28.3895 335.247 837.53 1201.21 1201.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 0.000512 1024 95 1120 18432 3.26541 1.56458 18.3915 88.064 111.413 111.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 0.000256 1024 410 736 57600 5.81219 3.33962 37.7846 102.512 149.577 149.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 3.2e-05 1024 165 416 184320 119.341 26.2072 74.8472 791.548 1012.19 1012.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 3.2e-05 1024 500 1216 460800 66.7428 26.2805 519.088 816.242 1428.57 1428.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 3.2e-05 1024 120 544 580608 46.6966 26.8124 275.396 834.817 1183.88 1184.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 320 0.000512 1024 82 416 4608 5.13501 1.56326 3.06883 87.8815 97.8001 97.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1650 0.000256 4096 190 832 72864 13.9735 159.32 418.416 591.753 591.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 3.2e-05 512 102 192 102400 71.1718 13.1842 25.5162 412.243 522.362 522.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 6.4e-05 512 60 320 304000 10.4615 6.73037 73.5396 209.387 300.247 300.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 6.4e-05 2048 70 832 307100 28.43 583.954 837.922 1450.35 1450.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 0.000512 1024 95 1120 20000 3.35386 1.63043 33.9883 88.9466 128.048 128.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 0.000256 1024 410 736 60000 5.89018 3.40992 67.3564 104.343 181.127 181.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 3.2e-05 1024 165 416 217600 119.92 26.5134 151.014 824.135 1121.83 1122.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 3.2e-05 1024 500 1216 480000 66.7711 26.8197 939.844 832.691 1866.34 1866.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 3.2e-05 1024 120 544 584000 46.9116 26.9569 481.571 837.667 1393.26 1393.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.000512 1024 82 416 8000 5.07834 1.63357 5.77427 89.8626 102.502 102.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1650 0.000256 4096 190 832 73200 13.989 278.721 419.11 711.865 711.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 3.2e-05 512 102 192 102400 71.2021 13.1804 23.5927 412.693 520.913 521.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 6.4e-05 512 60 320 304000 10.4452 6.72272 51.1708 209.652 278.12 278.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 6.4e-05 2048 70 832 307000 28.3799 403.083 838.712 1270.22 1270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 0.000512 1024 95 1120 19200 3.3983 1.6425 22.6912 90.1172 117.979 118.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 0.000256 1024 410 736 59200 5.82464 3.3792 46.2031 103.5 159.037 159.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 3.2e-05 1024 165 416 204800 122.527 26.6208 99.702 825.037 1074.12 1074.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 3.2e-05 1024 500 1216 473600 66.3725 26.5071 644.106 825.023 1562.22 1562.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 3.2e-05 1024 120 544 582400 46.99 26.9317 333.357 837.877 1245.32 1245.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.000512 1024 82 416 6400 5.2169 1.63878 3.99382 90.0844 101.085 101.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1650 0.000256 4096 190 832 73000 13.9775 193.964 418.971 626.956 627.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 25 32 370 3.2e-05 512 102 192 76800 73.643 13.1841 18.7004 412.719 518.498 518.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 6.4e-05 512 60 320 302400 10.5199 6.73584 42.4015 209.696 269.487 269.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 6.4e-05 2048 70 832 306900 28.459 335.178 838.638 1202.32 1202.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 0.000512 1024 95 1120 19200 3.41107 1.64589 19.2926 90.3741 114.852 114.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 0.000256 1024 410 736 57600 5.92989 3.38125 38.0605 103.625 151.124 151.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 3.2e-05 1024 165 416 192000 125.058 26.5103 78.5025 825.098 1055.41 1055.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 3.2e-05 1024 500 1216 460800 68.4293 26.5627 522.668 825.051 1442.93 1443.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 3.2e-05 1024 120 544 580800 47.1857 26.9624 277.996 837.994 1190.29 1190.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 0.000512 1024 82 416 4800 5.37245 1.64173 3.27248 82.9337 93.3747 93.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1650 0.000256 4096 190 832 72900 13.9776 161.094 418.928 594.043 594.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 3.2e-05 512 102 192 114688 70.0727 13.2036 19.5355 413.727 516.791 516.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 6.4e-05 512 60 320 303744 10.426 6.72403 70.6249 209.273 297.179 297.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 6.4e-05 2048 70 832 307104 28.3822 567.468 838 1433.9 1433.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 0.000512 1024 95 1120 19712 3.36768 1.64557 32.098 90.1201 127.361 127.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 0.000256 1024 410 736 60928 5.85795 3.41146 65.7971 104.833 180.026 180.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 3.2e-05 1024 165 416 215040 120.789 26.5462 144.532 826.921 1119.03 1119.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 3.2e-05 1024 500 1216 487424 66.3441 26.9 928.694 837.024 1859.18 1859.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 3.2e-05 1024 120 544 584192 46.6759 26.8964 467.474 836.601 1377.81 1377.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.000512 1024 82 416 7168 5.02099 1.58851 5.42288 89.4346 101.616 101.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1650 0.000256 4096 190 832 73136 13.9873 272.026 418.903 704.959 705.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 3.2e-05 512 102 192 86016 70.9711 13.0603 18.7391 404.474 507.487 507.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 6.4e-05 512 60 320 302848 10.442 6.71418 49.2531 209.54 276.079 276.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 6.4e-05 2048 70 832 306880 28.424 395.403 838.482 1262.35 1262.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 0.000512 1024 95 1120 17920 3.35981 1.59539 20.766 89.1222 114.972 115.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 0.000256 1024 410 736 59136 5.8383 3.38045 44.9867 103.876 158.209 158.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 3.2e-05 1024 165 416 200704 119.823 26.2212 94.5763 808.593 1049.45 1049.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 3.2e-05 1024 500 1216 473088 66.5604 26.5196 626.637 827.837 1547.77 1547.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 3.2e-05 1024 120 544 584192 46.5966 26.8677 326.908 837.477 1238.01 1238.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 0.000512 1024 82 416 3584 5.05194 1.51152 2.79581 86.798 96.3152 96.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1650 0.000256 4096 190 832 73024 13.9787 190.589 419.289 623.904 623.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 28 32 370 3.2e-05 512 102 192 86016 71.035 13.0619 18.0461 404.102 506.497 506.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 6.4e-05 512 60 320 303744 10.4294 6.72202 41.2256 209.39 267.895 268.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 6.4e-05 2048 70 832 306768 28.3873 325.817 837.566 1191.82 1191.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 0.000512 1024 95 1120 18816 3.33808 1.60042 18.1771 89.211 112.458 112.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 0.000256 1024 410 736 56448 5.79232 3.30803 36.0868 101.517 146.832 146.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 3.2e-05 1024 165 416 172032 125.776 26.2652 68.4095 807.859 1028.55 1028.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 3.2e-05 1024 500 1216 473088 68.3715 26.9026 518.347 836.67 1450.5 1450.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 3.2e-05 1024 120 544 580608 47.0388 26.9025 269.19 836.709 1180 1180.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 0.000512 1024 82 416 5376 5.19866 1.59597 3.50483 89.1443 99.5969 99.7301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1650 0.000256 4096 190 832 72912 13.9799 155.354 418.783 588.162 588.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 3.2e-05 512 102 192 107520 70.5868 13.1717 18.1419 412.562 514.706 514.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 6.4e-05 512 60 320 303360 10.4718 6.72947 69.0662 209.559 295.953 296.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 6.4e-05 2048 70 832 307080 28.3762 556.028 838.567 1423.02 1423.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 0.000512 1024 95 1120 19200 3.38106 1.63133 30.7166 89.9969 125.852 125.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 0.000256 1024 410 736 60480 5.87712 3.41043 63.7522 104.663 177.836 177.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 3.2e-05 1024 165 416 215040 120.507 26.4943 140.857 824.781 1112.88 1113.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 3.2e-05 1024 500 1216 483840 66.6682 26.866 892.379 835.062 1821.2 1821.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 3.2e-05 1024 120 544 583680 46.8928 26.9329 451.934 837.858 1363.79 1363.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.000512 1024 82 416 7680 5.0928 1.63363 5.71594 90.6119 103.208 103.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1650 0.000256 4096 190 832 73080 13.9735 267.341 419.004 700.364 700.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 3.2e-05 512 102 192 92160 71.9519 13.1611 19.4346 412.332 517.125 517.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 6.4e-05 512 60 320 301440 10.4302 6.71168 49.6978 208.841 275.808 275.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 6.4e-05 2048 70 832 306960 28.5266 397.897 837.945 1264.41 1264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 0.000512 1024 95 1120 19200 3.38909 1.64864 22.6633 89.0755 116.908 117.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 0.000256 1024 410 736 59520 5.80739 3.37715 46.0913 103.46 158.861 158.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 3.2e-05 1024 165 416 215040 120.329 26.4731 102.707 824.343 1074.09 1074.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 3.2e-05 1024 500 1216 476160 65.9936 26.4724 637.183 824.316 1554.18 1554.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 3.2e-05 1024 120 544 579840 46.8722 26.8452 327.242 834.671 1235.79 1235.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.000512 1024 82 416 7680 5.10285 1.64624 4.63558 88.898 100.435 100.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1650 0.000256 4096 190 832 72960 13.9824 190.591 418.593 623.214 623.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 3.2e-05 512 102 192 92160 70.2764 13.0603 18.9452 402.503 505.032 505.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 6.4e-05 512 60 320 302400 10.4477 6.7255 41.4088 209.124 267.832 267.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 6.4e-05 2048 70 832 306720 28.4026 328.923 838.416 1195.79 1195.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 0.000512 1024 95 1120 17280 3.40848 1.58573 17.1082 88.9693 111.195 111.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 0.000256 1024 410 736 60480 5.89728 3.42598 38.9334 105.016 153.398 153.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 3.2e-05 1024 165 416 184320 122.503 26.2549 73.8746 804.666 1027.54 1027.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 3.2e-05 1024 500 1216 483840 66.6834 26.878 535.211 835.557 1464.54 1464.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 3.2e-05 1024 120 544 581760 46.7808 26.9476 271.643 835.589 1181.13 1181.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 320 0.000512 1024 82 416 0 1.46301 0.004576 84.8998 86.4526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1650 0.000256 4096 190 832 72720 15.4302 156.79 503.242 675.591 589.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 3.2e-05 512 102 192 114688 70.8584 13.3485 19.392 417.817 521.661 521.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 6.4e-05 512 60 320 304128 10.4308 6.71872 70.2071 209.657 297.146 297.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 6.4e-05 2048 70 832 307072 28.4179 559.161 838.069 1425.7 1425.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 0.000512 1024 95 1120 20480 3.37686 1.67325 33.2788 91.7134 130.169 130.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 0.000256 1024 410 736 60416 5.86106 3.40662 65.0832 104.698 179.178 179.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 3.2e-05 1024 165 416 212992 122.695 26.8247 141.873 835.283 1126.92 1127.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 3.2e-05 1024 500 1216 483328 66.5737 26.8283 908.338 835.268 1837.22 1837.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 3.2e-05 1024 120 544 583680 46.7748 26.8848 462.19 838.07 1374.08 1374.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.000512 1024 82 416 8192 5.12288 1.67005 6.04422 91.8529 104.85 104.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1650 0.000256 4096 190 832 73088 13.9886 267.162 422.924 704.122 704.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 3.2e-05 512 102 192 98304 72.4291 13.3418 11.755 417.733 515.506 515.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 6.4e-05 512 60 320 303104 10.4143 6.71357 47.7786 208.972 274.011 274.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 6.4e-05 2048 70 832 306944 28.5343 379.467 837.724 1245.77 1245.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 0.000512 1024 95 1120 18432 3.26704 1.56266 20.5537 89.1369 114.655 114.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 0.000256 1024 410 736 59392 5.93046 3.4153 43.7823 104.823 158.085 158.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 3.2e-05 1024 165 416 196608 126.075 26.8308 89.5048 835.113 1077.78 1078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 3.2e-05 1024 500 1216 475136 67.9077 26.8268 605.337 835.092 1535.39 1535.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 3.2e-05 1024 120 544 581632 46.7032 26.8223 313.247 835.133 1222.07 1222.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 0.000512 1024 82 416 4096 5.18282 1.56618 3.09808 88.9479 98.9512 99.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1650 0.000256 4096 190 832 72960 13.9796 179.63 418.559 612.213 612.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 3.2e-05 512 102 192 49152 72.954 12.8372 10.0956 395.98 492.112 492.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 6.4e-05 512 60 320 301056 10.4157 6.69408 42.6036 208.439 268.283 268.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 6.4e-05 2048 70 832 306816 28.4441 342.891 837.996 1209.37 1209.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 0.000512 1024 95 1120 18432 3.28262 1.56957 18.5935 88.2602 111.834 111.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 0.000256 1024 410 736 58368 5.86877 3.37488 38.6076 103.659 151.64 151.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 3.2e-05 1024 165 416 147456 127.329 25.8128 61.3844 791.607 1006.38 1006.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 3.2e-05 1024 500 1216 466944 67.2247 26.4425 533.681 824.554 1452.11 1452.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 3.2e-05 1024 120 544 577536 46.7124 26.7389 278.643 833.174 1185.43 1185.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 320 0.000512 1024 82 416 6144 5.02173 1.57024 3.88317 86.8021 97.4317 97.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1650 0.000256 4096 190 832 72576 13.9614 164.886 417.322 596.216 596.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 370 3.2e-05 512 102 200 172032 65.6868 13.3448 41.4791 418.082 538.833 539.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 6.4e-05 512 60 320 303616 10.4287 6.72285 54.7127 209.761 281.75 281.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 6.4e-05 2048 70 840 307168 28.5635 438.473 838.866 1305.95 1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 440 0.000512 1024 95 1120 20992 3.33834 1.66259 25.8775 91.4679 122.472 122.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 0.000256 1024 410 720 61952 5.81242 3.44122 49.5985 104.995 163.974 164.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 500 3.2e-05 1024 165 400 212992 123.022 26.8186 183.833 835.822 1169.74 1169.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 3.2e-05 1024 500 1200 487424 66.509 26.8784 700.239 838.555 1632.4 1632.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1350 3.2e-05 1024 120 560 583168 46.991 26.8758 444.159 838.534 1356.72 1356.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.000512 1024 82 400 8704 5.06122 1.66298 7.29789 92.3928 106.567 106.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1650 0.000256 4096 190 840 73216 13.9912 208.177 419.486 641.697 641.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 370 3.2e-05 512 102 200 172032 65.728 13.3474 41.274 417.951 538.547 538.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 6.4e-05 512 60 320 303616 10.4868 6.71421 92.089 209.585 319.007 319.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 6.4e-05 2048 70 840 307136 28.4017 284.529 838.052 1151.03 1151.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 440 0.000512 1024 95 1120 20992 3.34794 1.66864 16.9716 90.9168 113.035 113.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 0.000256 1024 410 720 61440 5.82256 3.4304 31.8564 104.597 145.833 145.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 500 3.2e-05 1024 165 400 212992 123.255 26.8247 204.237 835.065 1189.62 1189.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 3.2e-05 1024 500 1200 483328 66.6376 26.8245 447.471 835.561 1376.72 1376.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1350 3.2e-05 1024 120 560 582656 47.0195 26.8895 339.952 837.825 1251.85 1251.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.000512 1024 82 400 8192 5.10845 1.66707 6.92864 92.4082 106.269 106.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1650 0.000256 4096 190 840 73152 13.9776 134.304 418.909 567.234 567.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 370 3.2e-05 512 102 200 174080 65.8312 13.4024 44.7983 419.453 543.733 543.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 6.4e-05 512 60 320 303360 10.4702 6.72614 61.5484 209.769 288.641 288.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 6.4e-05 2048 70 840 307160 28.4388 493.139 838.863 1360.49 1360.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 440 0.000512 1024 95 1120 20800 3.34576 1.64454 29.4293 90.525 125.072 125.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 0.000256 1024 410 720 62080 5.83136 3.44269 56.8388 105.004 171.244 171.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 500 3.2e-05 1024 165 400 215040 123.095 26.9394 201.025 838.642 1189.95 1190.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 3.2e-05 1024 500 1200 486400 66.6892 26.9494 787.616 838.556 1720.03 1720.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1350 3.2e-05 1024 120 560 583040 47.0802 26.9431 463.673 838.625 1376.49 1376.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.000512 1024 82 400 7680 5.0833 1.63293 7.39891 90.188 104.458 104.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1650 0.000256 4096 190 840 73200 13.976 237.801 419.516 671.355 671.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 370 3.2e-05 512 102 200 174080 65.776 13.3878 45.3195 419.091 543.822 544.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 6.4e-05 512 60 320 303360 10.4495 6.7289 39.9137 209.594 266.812 266.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 6.4e-05 2048 70 840 307120 28.4713 313.948 838.087 1180.55 1180.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 440 0.000512 1024 95 1120 20480 3.31654 1.63034 18.8915 91.6315 115.599 115.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 0.000256 1024 410 720 61440 5.77603 3.41402 36.4467 104.109 149.872 149.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 500 3.2e-05 1024 165 400 215040 123.15 26.9244 188.866 837.848 1177.04 1177.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 3.2e-05 1024 500 1200 486400 66.6258 26.9228 510.005 837.836 1441.61 1441.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1350 3.2e-05 1024 120 560 582400 47.0151 26.9223 339.364 838.612 1252.07 1252.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.000512 1024 82 400 7680 5.07843 1.6313 7.41869 91.6802 105.962 106.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1650 0.000256 4096 190 840 73120 13.9907 151.256 418.832 584.123 584.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 370 3.2e-05 512 102 200 153600 66.2128 13.167 39.3772 412.146 531.152 531.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 6.4e-05 512 60 320 302400 10.4877 6.72822 33.0338 209.347 259.724 259.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 6.4e-05 2048 70 840 307080 28.4283 257.208 837.842 1123.52 1123.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 440 0.000512 1024 95 1120 20160 3.34906 1.63213 15.4166 89.1499 109.678 109.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 0.000256 1024 410 720 61440 5.83507 3.4384 30.0179 104.561 143.977 144.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 500 3.2e-05 1024 165 400 199680 123.695 26.4929 180.391 823.936 1154.76 1154.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 3.2e-05 1024 500 1200 483840 66.6558 26.8718 415.223 834.508 1343.48 1343.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1350 3.2e-05 1024 120 560 581760 47.1761 26.9293 342.633 836.833 1253.73 1253.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 0.000512 1024 82 400 7680 5.09216 1.63082 7.42778 93.6247 107.934 108.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1650 0.000256 4096 190 840 73080 13.9699 123.687 418.795 556.494 556.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 370 3.2e-05 512 102 200 172032 65.399 13.3127 40.3908 416.311 535.664 535.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 6.4e-05 512 60 320 303360 10.4329 6.71958 56.587 209.48 283.346 283.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 6.4e-05 2048 70 840 307152 28.4385 455.504 838.027 1322.02 1322.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 0.000512 1024 95 1120 20736 3.33648 1.65136 26.8622 81.4176 113.398 113.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 0.000256 1024 410 720 61824 5.81267 3.43734 52.0417 104.746 166.169 166.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 3.2e-05 1024 165 400 208896 123.406 26.7578 174.311 832.263 1156.99 1157.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 3.2e-05 1024 500 1200 485376 66.6752 26.9045 731.802 836.716 1662.32 1662.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1350 3.2e-05 1024 120 560 582912 46.9236 26.9194 384.957 837.448 1296.41 1296.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.000512 1024 82 400 7680 5.07302 1.63021 4.3007 90.0925 101.249 101.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1650 0.000256 4096 190 840 73200 13.9871 218.283 419.141 651.456 651.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 370 3.2e-05 512 102 200 159744 65.6601 13.1461 37.4082 412.255 528.718 528.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 6.4e-05 512 60 320 302592 10.4305 6.71949 37.2975 209.231 263.817 263.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 6.4e-05 2048 70 840 307104 28.4078 298.375 837.949 1164.78 1164.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 0.000512 1024 95 1120 19968 3.34112 1.63699 17.4118 90.5893 113.104 113.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 0.000256 1024 410 720 61440 5.78614 3.42221 34.414 104.28 148.035 148.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 3.2e-05 1024 165 400 196608 123.965 26.4274 149.86 824.137 1124.65 1124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 3.2e-05 1024 500 1200 479232 66.5977 26.7268 473.115 832.23 1398.89 1399.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1350 3.2e-05 1024 120 560 582144 46.8083 27.2753 254.474 836.389 1165.1 1165.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 0.000512 1024 82 400 7680 5.0753 1.6384 6.52336 90.3978 103.79 103.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1650 0.000256 4096 190 840 73152 13.9892 143.643 419.034 576.73 576.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 370 3.2e-05 512 102 200 147456 66.2898 13.0662 35.233 408.101 522.942 523.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 6.4e-05 512 60 320 302976 10.4642 6.72563 31.0597 209.522 257.898 258.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 6.4e-05 2048 70 840 307008 28.4385 245.894 837.833 1112.21 1112.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 440 0.000512 1024 95 1120 19584 3.3273 1.61587 14.0712 89.4764 108.619 108.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 0.000256 1024 410 720 61056 5.76474 3.40365 28.1694 103.828 141.294 141.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 500 3.2e-05 1024 165 400 184320 125.133 26.2808 138.56 815.905 1106.12 1106.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 3.2e-05 1024 500 1200 479232 66.131 26.5871 390.082 828.181 1311.2 1311.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1350 3.2e-05 1024 120 560 582912 46.9777 26.921 276.66 837.488 1188.2 1188.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 0.000512 1024 82 400 4608 5.11622 1.55648 4.27885 88.4594 99.5641 99.6946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1650 0.000256 4096 190 840 73008 13.9664 117.139 418.521 549.681 549.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 40 370 3.2e-05 512 102 200 172032 65.9737 13.3878 57.9555 418.788 556.349 556.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 6.4e-05 512 60 320 303296 10.472 6.73286 81.2873 209.723 308.344 308.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 6.4e-05 2048 70 840 307160 28.4004 659.399 838.909 1526.77 1526.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 0.000512 1024 95 1120 21056 3.35558 1.66928 39.7697 90.6864 135.613 135.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 0.000256 1024 410 720 61824 5.82646 3.41402 75.6425 104.852 189.882 189.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 3.2e-05 1024 165 400 215040 122.818 26.9226 263.691 837.206 1250.89 1251.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 3.2e-05 1024 500 1200 483840 66.8757 26.9233 1056.94 837.267 1988.22 1988.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 3.2e-05 1024 120 560 583296 46.9608 26.9578 557.485 838.367 1469.93 1470.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.000512 1024 82 400 8064 5.07456 1.63683 6.49066 90.0497 103.404 103.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1650 0.000256 4096 190 840 73192 13.9817 310.882 419.481 744.389 744.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 370 3.2e-05 512 102 200 157696 66.0955 13.1946 57.0531 413.973 550.567 550.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 6.4e-05 512 60 320 302848 10.443 6.72563 52.3131 209.45 279.061 279.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 6.4e-05 2048 70 840 307104 28.4146 413.392 838.813 1280.67 1280.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 0.000512 1024 95 1120 20608 3.32618 1.64602 24.4574 90.1626 119.723 119.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 0.000256 1024 410 720 61824 5.81338 3.42928 47.9048 104.92 162.195 162.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 3.2e-05 1024 165 400 200704 123.608 26.5819 224.593 827.592 1202.62 1202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 3.2e-05 1024 500 1200 480256 67.267 26.8943 655.733 837.194 1587.31 1587.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 40 1350 3.2e-05 1024 120 560 582400 46.8045 26.8922 352.488 837.231 1263.57 1263.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 0.000512 1024 82 400 7168 5.01453 1.58515 3.94992 88.8962 99.5977 99.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1650 0.000256 4096 190 840 73136 13.9858 196.632 419.438 630.1 630.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 370 3.2e-05 512 102 200 172032 65.9475 13.3939 63.0772 418.468 561.14 561.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 6.4e-05 512 60 320 302400 10.4736 6.72973 42.9854 209.467 269.779 269.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 6.4e-05 2048 70 840 306936 28.402 336.784 837.824 1203.06 1203.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 0.000512 1024 95 1120 18816 3.33043 1.58688 18.7148 90.1695 113.928 114.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 0.000256 1024 410 720 61824 5.84195 3.44493 38.8604 104.909 153.183 153.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 3.2e-05 1024 165 400 215040 122.741 26.9327 238.645 836.594 1225.16 1225.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 3.2e-05 1024 500 1200 483840 66.8699 26.923 538.26 836.567 1468.84 1469.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1350 3.2e-05 1024 120 560 580608 47.0918 26.9207 289.291 836.683 1200.14 1200.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 0.000512 1024 82 400 5376 5.18557 1.5872 7.41162 89.9782 104.318 104.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1650 0.000256 4096 190 840 73080 13.9824 160.401 419.085 593.529 593.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 40 370 3.2e-05 512 102 200 172032 65.7292 13.3448 52.3539 418.061 549.735 549.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 6.4e-05 512 60 320 303616 10.4297 6.71984 76.2854 209.757 303.315 303.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 6.4e-05 2048 70 840 307136 28.4434 613.081 838.853 1480.44 1480.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 0.000512 1024 95 1120 20992 3.34198 1.66678 37.1645 76.0055 118.304 118.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 0.000256 1024 410 720 61440 5.8144 3.40432 70.2064 104.687 184.257 184.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 3.2e-05 1024 165 400 212992 122.686 26.8208 157.295 835.837 1142.88 1143.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 3.2e-05 1024 500 1200 483328 66.5605 26.8165 977.459 835.767 1906.82 1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1350 3.2e-05 1024 120 560 582656 46.8624 26.8862 516.396 838.487 1428.79 1428.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.000512 1024 82 400 8192 5.10275 1.66778 5.87267 90.6556 103.458 103.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1650 0.000256 4096 190 840 73152 13.9775 289.575 419.267 722.866 722.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 40 370 3.2e-05 512 102 200 163840 66.3339 13.3427 48.4281 418.054 546.401 546.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 6.4e-05 512 60 320 303104 10.4468 6.71523 50.2398 209.774 277.301 277.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 6.4e-05 2048 70 840 307072 28.3911 393.272 838.663 1260.39 1260.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 0.000512 1024 95 1120 20480 3.38058 1.66835 22.7466 91.7506 119.675 119.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 0.000256 1024 410 720 61440 5.82067 3.41043 44.621 104.755 158.752 158.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 3.2e-05 1024 165 400 212992 122.782 26.8186 207.422 835.77 1193.04 1193.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 3.2e-05 1024 500 1200 483328 66.5877 26.821 611.196 835.729 1540.55 1540.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 3.2e-05 1024 120 560 581632 46.942 26.8809 328.335 838.521 1240.83 1240.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.000512 1024 82 400 8192 5.11866 1.67104 4.24502 91.788 102.975 103.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1650 0.000256 4096 190 840 73088 13.9796 185.662 419.217 618.902 618.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 370 3.2e-05 512 102 200 147456 66.7096 13.1498 47.5221 412.354 539.983 540.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 6.4e-05 512 60 320 302592 10.4489 6.70992 40.6508 209.356 267.293 267.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 6.4e-05 2048 70 840 307008 28.5381 316.309 838.196 1183.18 1183.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 0.000512 1024 95 1120 19968 3.35648 1.64454 18.471 90.1369 113.736 113.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 0.000256 1024 410 720 59904 5.77654 3.3889 35.846 103.411 148.548 148.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 3.2e-05 1024 165 400 196608 123.772 26.4387 185.587 824.388 1160.44 1160.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 3.2e-05 1024 500 1200 466944 67.186 26.4387 481.702 824.37 1399.91 1400.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 40 1350 3.2e-05 1024 120 560 580608 46.9847 26.8657 270.189 836.711 1180.91 1181.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 0.000512 1024 82 400 6144 5.00995 1.56259 2.9231 87.9471 97.5975 97.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1650 0.000256 4096 190 840 72960 13.9737 150.004 418.631 582.652 582.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 40 370 3.2e-05 512 102 200 165888 65.639 13.2291 46.2408 414.177 539.535 539.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 6.4e-05 512 60 320 302976 10.4747 6.72611 78.1311 209.445 304.909 305.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 6.4e-05 2048 70 840 307080 28.3689 624.613 837.736 1490.76 1490.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 0.000512 1024 95 1120 20736 3.3383 1.64429 37.2928 90.1396 132.546 132.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 0.000256 1024 410 720 61632 5.81002 3.41398 71.7146 104.496 185.564 185.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 3.2e-05 1024 165 400 202752 123.508 26.6072 152.357 828.018 1130.74 1130.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 3.2e-05 1024 500 1200 483840 66.5979 26.8716 1002.46 834.163 1930.31 1930.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 3.2e-05 1024 120 560 582912 46.9774 26.9435 525.384 837.231 1436.7 1436.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.000512 1024 82 400 6912 5.09302 1.60906 5.22778 87.2353 99.3163 99.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1650 0.000256 4096 190 840 73152 13.9792 295.758 418.852 728.632 728.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 40 370 3.2e-05 512 102 200 147456 65.9416 13.0642 41.2101 408.501 528.958 529.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 6.4e-05 512 60 320 302976 10.4462 6.73174 51.2801 209.732 278.321 278.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 6.4e-05 2048 70 840 307008 28.4123 407.206 838.945 1274.63 1274.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 0.000512 1024 95 1120 19584 3.32717 1.61178 23.0275 90.578 118.671 118.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 0.000256 1024 410 720 61056 5.7607 3.38602 46.4198 103.932 159.646 159.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 3.2e-05 1024 165 400 184320 124.687 26.3398 90.6167 816.648 1058.53 1058.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 3.2e-05 1024 500 1200 479232 66.149 26.5799 643.995 828.981 1565.93 1566.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 3.2e-05 1024 120 560 582912 46.8818 26.9169 341.879 838.304 1254.14 1254.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 0.000512 1024 82 400 4608 5.11126 1.55418 2.7737 89.0076 98.6021 98.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1650 0.000256 4096 190 840 73008 13.9753 193.807 419.083 626.908 626.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 40 370 3.2e-05 512 102 200 138240 66.8769 13.0756 38.0227 408.097 526.322 526.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 6.4e-05 512 60 320 300672 10.492 6.71872 44.7368 208.773 270.848 270.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 6.4e-05 2048 70 840 306936 28.5057 357.547 837.722 1223.84 1223.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 0.000512 1024 95 1120 19008 3.37645 1.61178 20.2886 89.6678 115.07 115.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 0.000256 1024 410 720 60480 5.88541 3.4208 41.2078 104.69 155.352 155.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 3.2e-05 1024 165 400 193536 123.113 26.3261 184.344 815.856 1149.88 1150.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 3.2e-05 1024 500 1200 483840 66.6403 26.8752 572.301 835.03 1501.07 1501.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 3.2e-05 1024 120 560 580608 46.8976 26.8744 299.093 834.323 1207.35 1207.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 0.000512 1024 82 400 6912 5.12685 1.6104 3.57104 89.3075 99.7683 99.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1650 0.000256 4096 190 840 73008 13.9737 171.278 418.856 604.15 604.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 370 3.2e-05 512 102 200 110592 66.6078 12.8307 33.103 395.902 508.694 508.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 6.4e-05 512 60 320 301824 10.4101 6.70925 40.1575 208.877 266.286 266.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 6.4e-05 2048 70 840 306720 28.3959 318.173 837.559 1184.18 1184.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 0.000512 1024 95 1120 18432 3.26358 1.56262 17.9276 88.062 110.946 111.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 0.000256 1024 410 720 59904 5.70368 3.36077 36.269 102.496 147.96 148.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 3.2e-05 1024 165 400 147456 127.37 25.8165 132.795 791.445 1077.68 1077.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 3.2e-05 1024 500 1200 460800 66.7223 26.3991 486.93 816.147 1396.42 1396.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1350 3.2e-05 1024 120 560 580608 46.7097 26.8103 270.737 834.657 1179.07 1179.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 320 0.000512 1024 82 400 4608 5.14214 1.56672 3.0936 87.8757 97.8333 97.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1650 0.000256 4096 190 840 72864 13.9708 151.934 418.584 584.53 584.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 20 40 370 3.2e-05 512 102 200 174080 65.8334 13.3849 43.0811 419.441 541.982 542.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 6.4e-05 512 60 320 303360 10.4537 6.72608 73.7454 209.767 300.821 300.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 6.4e-05 2048 70 840 307120 28.4081 586.891 838.768 1454.11 1454.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 0.000512 1024 95 1120 20480 3.31626 1.63021 34.5348 90.061 129.667 129.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 0.000256 1024 410 720 61440 5.77437 3.388 66.8909 104.193 180.373 180.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 3.2e-05 1024 165 400 215040 122.776 26.9148 151.415 838.942 1140.29 1140.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 3.2e-05 1024 500 1200 486400 66.5426 27.2619 940.566 838.529 1873.12 1873.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 3.2e-05 1024 120 560 582400 46.9397 26.9209 491.651 838.583 1404.25 1404.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.000512 1024 82 400 7680 5.07453 1.63376 5.48784 89.9924 102.345 102.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1650 0.000256 4096 190 840 73120 13.9683 279.986 419.174 713.174 713.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 40 370 3.2e-05 512 102 200 163840 65.4154 13.1461 40.3358 412.668 531.81 531.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 6.4e-05 512 60 320 303360 10.4417 6.71386 50.5038 209.85 277.64 277.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 6.4e-05 2048 70 840 307040 28.3836 397.588 838.861 1264.87 1264.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 0.000512 1024 95 1120 20480 3.3249 1.64851 23.8682 90.069 119.035 119.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 0.000256 1024 410 720 60160 5.76013 3.36794 45.0732 103.448 157.778 157.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 3.2e-05 1024 165 400 204800 122.197 26.4311 98.6289 824.991 1072.49 1072.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 3.2e-05 1024 500 1200 481280 67.1299 26.8881 633.489 838.717 1566.43 1566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 3.2e-05 1024 120 560 581120 46.9347 26.8934 333.863 838.759 1246.61 1246.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 0.000512 1024 82 400 7680 5.09104 1.6425 4.2825 90.1064 101.275 101.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1650 0.000256 4096 190 840 72960 13.9735 190.483 418.799 623.298 623.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 40 370 3.2e-05 512 102 200 153600 66.1102 13.1618 39.5359 412.591 531.647 531.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 6.4e-05 512 60 320 301440 10.4323 6.71539 42.2077 208.976 268.455 268.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 6.4e-05 2048 70 840 306960 28.5573 332.666 838.593 1199.88 1199.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 0.000512 1024 95 1120 19200 3.39264 1.64403 19.088 90.2636 114.517 114.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 0.000256 1024 410 720 59520 5.8176 3.38035 37.4107 103.527 150.276 150.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 3.2e-05 1024 165 400 184320 126.416 26.4692 75.1647 824.842 1053.13 1053.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 3.2e-05 1024 500 1200 476160 65.9884 26.4781 527.289 824.822 1444.8 1444.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 3.2e-05 1024 120 560 579840 46.8332 26.8438 280.298 835.163 1189.3 1189.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 0.000512 1024 82 400 7680 5.10499 1.64426 3.80045 89.887 100.591 100.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1650 0.000256 4096 190 840 72960 13.9776 159.391 419.09 592.501 592.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 40 370 3.2e-05 512 102 200 163840 65.443 13.1504 41.9297 412.294 533.064 533.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 6.4e-05 512 60 320 299520 10.4061 6.67216 40.3549 207.99 265.551 265.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 6.4e-05 2048 70 840 306880 28.4368 327.845 837.951 1194.3 1194.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 0.000512 1024 95 1120 20480 3.34189 1.65267 20.0319 91.3973 116.552 116.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 0.000256 1024 410 720 58880 5.84266 3.37405 36.379 103.543 149.282 149.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 3.2e-05 1024 165 400 204800 122.44 26.4377 176.155 824.243 1149.52 1149.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 3.2e-05 1024 500 1200 471040 66.4662 26.4341 503.94 824.219 1421.28 1421.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1350 3.2e-05 1024 120 560 578560 47.269 26.8884 270.668 837.923 1182.91 1183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 320 0.000512 1024 82 400 5120 4.95402 1.51962 3.35581 87.8996 97.8818 98.0132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1650 0.000256 4096 190 840 72640 13.9469 160.954 417.45 592.395 592.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 3.2e-05 512 102 200 159744 65.7726 13.1498 35.9914 412.239 527.397 527.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 6.4e-05 512 60 320 302592 10.4268 6.71709 69.2991 209.259 295.829 295.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 6.4e-05 2048 70 840 307104 28.409 552.761 838.072 1419.29 1419.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 0.000512 1024 95 1120 19968 3.33757 1.6384 31.6069 89.9292 126.637 126.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 0.000256 1024 410 720 61440 5.77638 3.40266 62.6208 104.295 176.224 176.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 3.2e-05 1024 165 400 196608 123.587 26.4368 129.989 824.58 1104.83 1105.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 3.2e-05 1024 500 1200 479232 66.5844 26.8081 865.062 832.353 1791.02 1791.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 3.2e-05 1024 120 560 582144 46.8084 26.9863 459.091 836.565 1369.6 1369.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 0.000512 1024 82 400 7680 5.07917 1.63635 5.39405 89.4783 101.741 101.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1650 0.000256 4096 190 840 73152 13.9831 266.14 419.258 699.427 699.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 3.2e-05 512 102 200 147456 66.6946 13.1425 30.979 412.297 523.355 523.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 6.4e-05 512 60 320 302592 10.455 6.71744 49.2386 209.323 275.866 275.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 6.4e-05 2048 70 840 307008 28.3955 392.595 838.054 1259.09 1259.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 0.000512 1024 95 1120 19968 3.35267 1.64454 22.9724 90.0606 118.157 118.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 0.000256 1024 410 720 59904 5.77821 3.37059 44.4401 103.391 157.109 157.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 3.2e-05 1024 165 400 196608 123.688 26.4372 93.6279 824.248 1068.25 1068.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 3.2e-05 1024 500 1200 466944 67.198 26.4394 604.444 824.239 1522.54 1522.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 3.2e-05 1024 120 560 580608 46.9579 26.8628 328.609 836.568 1239.16 1239.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 0.000512 1024 82 400 6144 5.01053 1.56256 3.48141 87.941 98.1488 98.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1650 0.000256 4096 190 840 72960 13.9754 187.472 419.334 620.826 620.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 24 40 370 3.2e-05 512 102 200 110592 66.7097 12.8271 24.4804 395.886 500.148 500.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 6.4e-05 512 60 320 301824 10.4218 6.71296 40.9472 208.87 267.079 267.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 6.4e-05 2048 70 840 306720 28.3651 324.687 837.547 1190.64 1190.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 0.000512 1024 95 1120 18432 3.26768 1.5641 18.1085 89.1224 112.186 112.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 0.000256 1024 410 720 59904 5.70461 3.33779 36.8889 102.496 148.556 148.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 3.2e-05 1024 165 400 147456 127.22 25.8171 58.9579 791.427 1003.67 1003.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 3.2e-05 1024 500 1200 460800 66.7211 26.2349 494.827 816.118 1404.12 1404.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 3.2e-05 1024 120 560 580608 46.721 26.8092 272.528 836.472 1182.69 1182.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 320 0.000512 1024 82 400 4608 5.13507 1.56262 3.11168 88.929 98.8963 99.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1650 0.000256 4096 190 840 72864 13.9715 154.419 418.574 587.008 587.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 24 40 370 3.2e-05 512 102 200 98304 68.0623 12.8305 22.4894 396.145 499.779 499.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 6.4e-05 512 60 320 301056 10.42 6.69696 38.7718 208.424 264.444 264.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 6.4e-05 2048 70 840 306816 28.4556 305.38 838.059 1171.96 1172.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 0.000512 1024 95 1120 18432 3.28368 1.5679 16.6079 88.2694 109.858 109.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 0.000256 1024 410 720 58368 5.8759 3.37715 33.9589 103.655 147.017 147.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 3.2e-05 1024 165 400 147456 127.351 25.8231 55.9948 791.569 1000.98 1001.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 3.2e-05 1024 500 1200 466944 67.2635 26.4493 471.846 825.05 1390.83 1391.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 3.2e-05 1024 120 560 577536 46.7198 26.7368 254.338 832.713 1160.67 1160.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 320 0.000512 1024 82 400 6144 5.02557 1.56678 3.89338 87.8472 98.4877 98.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1650 0.000256 4096 190 840 72576 13.9448 145.59 417.547 577.127 577.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 3.2e-05 512 102 200 153600 66.1772 13.1811 34.2692 412.294 526.175 526.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 6.4e-05 512 60 320 303200 10.4911 6.73792 72.5554 209.415 299.332 299.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 6.4e-05 2048 70 840 307100 28.443 573.25 838.279 1440.02 1440.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 0.000512 1024 95 1120 20000 3.35568 1.6319 33.1965 90.9928 129.303 129.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 0.000256 1024 410 720 61600 5.80909 3.40992 65.8808 104.357 179.582 179.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 3.2e-05 1024 165 400 204800 122.395 26.6588 141.104 824.248 1114.65 1114.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 3.2e-05 1024 500 1200 480000 66.8034 26.819 910.418 833.119 1837.38 1837.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 3.2e-05 1024 120 560 582400 47.0005 26.9533 481.514 837.268 1392.9 1393.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 0.000512 1024 82 400 8000 5.07446 1.63171 5.78781 91.5055 104.154 104.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1650 0.000256 4096 190 840 73100 13.9785 272.972 418.917 705.913 705.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 3.2e-05 512 102 200 153600 66.3299 13.1819 32.0321 412.301 524.094 524.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 6.4e-05 512 60 320 302400 10.496 6.72886 49.2885 209.456 276.098 276.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 6.4e-05 2048 70 840 307000 28.3867 390.99 838.061 1257.48 1257.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 0.000512 1024 95 1120 19200 3.40026 1.63677 21.8534 90.0887 117.109 117.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 0.000256 1024 410 720 60800 5.75539 3.37946 44.5484 103.403 157.215 157.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 3.2e-05 1024 165 400 204800 122.534 26.5008 97.0829 824.267 1070.62 1070.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 3.2e-05 1024 500 1200 473600 66.3682 26.494 611.546 824.264 1528.89 1529.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 3.2e-05 1024 120 560 582400 46.9775 26.9335 328.237 837.155 1239.46 1239.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 0.000512 1024 82 400 6400 5.21946 1.64045 3.6535 90.1073 100.774 100.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1650 0.000256 4096 190 840 73000 13.9756 186.04 418.884 618.942 619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 25 40 370 3.2e-05 512 102 200 153600 66.2304 13.1871 30.709 412.432 522.809 522.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 6.4e-05 512 60 320 302400 10.515 6.73523 42.9541 209.554 269.887 270
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 6.4e-05 2048 70 840 306900 28.459 338.019 838.18 1204.7 1204.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 0.000512 1024 95 1120 19200 3.40739 1.64576 19.6319 90.2083 115.021 115.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 0.000256 1024 410 720 60000 5.81379 3.3833 38.0891 103.553 150.966 151.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 3.2e-05 1024 165 400 192000 125.038 26.5196 79.0972 824.512 1055.41 1055.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 3.2e-05 1024 500 1200 460800 68.3935 26.5175 513.923 824.507 1433.55 1433.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 3.2e-05 1024 120 560 580800 47.1969 26.9599 282.697 837.349 1194.36 1194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 320 0.000512 1024 82 400 4800 5.37168 1.64362 3.35952 90.1745 100.698 100.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1650 0.000256 4096 190 840 72900 13.9719 162.257 418.881 595.151 595.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 25 40 370 3.2e-05 512 102 200 153600 66.1879 13.1632 33.0974 412.445 525.154 525.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 6.4e-05 512 60 320 300800 10.4324 6.7072 39.6238 208.516 265.408 265.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 6.4e-05 2048 70 840 306800 28.4104 311.286 838.08 1177.83 1177.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 0.000512 1024 95 1120 19200 3.41165 1.64656 17.768 90.332 113.287 113.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 0.000256 1024 410 720 60800 5.76179 3.38125 36.1908 103.677 149.14 149.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 3.2e-05 1024 165 400 204800 122.347 26.4726 78.7868 824.54 1052.39 1052.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 3.2e-05 1024 500 1200 460800 68.297 26.4786 474.005 824.531 1393.53 1393.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 3.2e-05 1024 120 560 576000 46.9872 26.7877 258.93 833.082 1165.95 1166.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 320 0.000512 1024 82 400 6400 5.23334 1.6472 4.08573 89.9584 101.078 101.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1650 0.000256 4096 190 840 72800 13.9709 149.051 418.837 581.903 581.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 370 3.2e-05 512 102 192 90112 73.3205 13.3413 23.9436 417.825 528.677 528.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 6.4e-05 512 60 336 303104 10.4527 6.7137 62.4612 209.591 289.35 289.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 6.4e-05 2048 70 864 307008 28.3946 488.327 838.171 1354.94 1354.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 440 0.000512 1024 95 1152 20480 3.36634 1.66355 27.8837 90.739 123.783 123.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 0.000256 1024 410 720 60928 5.86378 3.44064 53.2745 104.914 167.629 167.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 500 3.2e-05 1024 165 432 208896 123.661 26.812 203.183 835.191 1189.1 1189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 3.2e-05 1024 500 1200 487424 66.3666 26.88 752.852 838.077 1684.39 1684.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1350 3.2e-05 1024 120 576 578048 47.3848 26.8808 486.72 837.915 1399.06 1399.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.000512 1024 82 432 5120 5.36691 1.6687 5.25629 90.4576 102.908 103.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1650 0.000256 4096 190 864 73056 13.9812 231.178 419.113 664.317 664.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 370 3.2e-05 512 102 192 90112 73.3904 13.3446 23.8668 418.481 529.328 529.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 6.4e-05 512 60 336 303104 10.4539 6.7167 103.667 209.777 330.743 330.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 6.4e-05 2048 70 864 306944 28.3926 315.05 838.746 1182.24 1182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 440 0.000512 1024 95 1152 20480 3.37043 1.66691 18.3807 90.6041 114.153 114.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 0.000256 1024 410 720 60416 5.8647 3.42992 34.6858 104.702 148.813 148.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 500 3.2e-05 1024 165 432 204800 124.522 26.8165 190.224 835.865 1177.67 1177.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 3.2e-05 1024 500 1200 483328 66.5772 26.8177 484.448 835.836 1413.9 1414.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1350 3.2e-05 1024 120 576 577536 47.4105 27.0342 374.364 838.632 1287.6 1287.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.000512 1024 82 432 5120 5.37472 1.66928 5.26947 91.6645 104.136 104.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1650 0.000256 4096 190 864 73024 13.9783 148.57 419.531 582.124 582.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 370 3.2e-05 512 102 192 73728 73.8291 13.1428 19.5018 412.621 519.34 519.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 6.4e-05 512 60 336 302592 10.4183 6.71552 103.963 209.455 330.68 330.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1880 6.4e-05 2048 70 864 306912 28.395 930.687 838.741 1797.87 1797.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 440 0.000512 1024 95 1152 19968 3.3383 1.63248 14.8962 91.6913 111.687 111.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1390 0.000256 1024 410 720 59904 5.84842 3.40314 29.2792 104.401 143.059 143.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 500 3.2e-05 1024 165 432 196608 123.986 26.4277 213.534 824.968 1189.17 1189.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 3.2e-05 1024 500 1200 479232 66.5484 26.7203 397.17 833.133 1323.78 1323.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1350 3.2e-05 1024 120 576 576000 47.6422 26.8595 723.342 837.288 1635.3 1635.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 320 0.000512 1024 82 432 4608 5.33155 1.64045 4.75818 91.2683 103.158 103.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1650 0.000256 4096 190 864 72960 13.9935 123.348 419.313 556.697 556.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 370 3.2e-05 512 102 192 92160 73.4738 13.4046 22.2934 419.064 528.488 528.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 6.4e-05 512 60 336 303040 10.4944 6.73344 59.8066 209.564 286.731 286.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 6.4e-05 2048 70 864 307000 28.3912 467.71 838.038 1334.19 1334.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 440 0.000512 1024 95 1152 20160 3.36995 1.64864 26.5508 77.9415 109.639 109.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 0.000256 1024 410 720 60800 5.88781 3.44883 51.7173 104.91 166.09 166.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 500 3.2e-05 1024 165 432 209920 124.234 26.9439 189.493 837.779 1178.69 1178.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 3.2e-05 1024 500 1200 488960 66.4081 26.9439 737.722 837.743 1669.03 1669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1350 3.2e-05 1024 120 576 577920 47.5933 26.9499 429.796 837.815 1342.32 1342.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.000512 1024 82 432 4480 5.35174 1.63347 4.35494 91.2479 102.745 102.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1650 0.000256 4096 190 864 73040 13.9836 223.564 418.929 656.534 656.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 370 3.2e-05 512 102 192 92160 73.4534 13.39 22.302 419.045 528.434 528.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 6.4e-05 512 60 336 302720 10.4945 6.7232 39.5274 209.571 266.446 266.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 6.4e-05 2048 70 864 306960 28.4439 306.254 837.94 1172.69 1172.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 440 0.000512 1024 95 1152 19840 3.35126 1.6312 17.6759 90.5142 113.297 113.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 0.000256 1024 410 720 60160 5.8319 3.41197 34.0241 104.094 147.491 147.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 500 3.2e-05 1024 165 432 204800 125.326 26.9182 170.344 837.744 1160.58 1160.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 3.2e-05 1024 500 1200 486400 66.6296 26.9189 481.769 837.722 1413.26 1413.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1350 3.2e-05 1024 120 576 577280 47.5468 26.9394 314.292 837.758 1226.69 1226.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 0.000512 1024 82 432 3840 5.40378 1.63226 3.86467 90.7781 101.833 101.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1650 0.000256 4096 190 864 72960 13.9776 147.352 418.748 580.137 580.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 370 3.2e-05 512 102 192 76800 73.6895 13.1721 18.5777 412.324 518.011 518.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 6.4e-05 512 60 336 302400 10.4869 6.73088 32.9041 209.433 259.683 259.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 6.4e-05 2048 70 864 306840 28.3855 251.074 837.965 1117.47 1117.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 440 0.000512 1024 95 1152 19200 3.38643 1.6328 14.1389 91.0088 110.295 110.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 0.000256 1024 410 720 60480 5.88419 3.43194 28.0168 104.602 142.066 142.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 500 3.2e-05 1024 165 432 199680 123.753 26.4966 174.435 824.643 1149.58 1149.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 3.2e-05 1024 500 1200 483840 66.6635 26.8665 392.917 834.573 1321.24 1321.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1350 3.2e-05 1024 120 576 576000 47.7418 26.9319 288.679 837.185 1200.7 1200.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 0.000512 1024 82 432 3840 5.43126 1.63181 3.84458 84.6964 95.7593 95.8997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1650 0.000256 4096 190 864 72960 13.9881 119.952 419.086 553.07 553.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 370 3.2e-05 512 102 192 86016 73.3948 13.314 31.3371 416.723 535.016 535.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 6.4e-05 512 60 336 302976 10.4465 6.72771 82.636 209.678 309.615 309.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 6.4e-05 2048 70 864 307008 28.4266 655.134 838.949 1522.56 1522.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 0.000512 1024 95 1152 20352 3.35606 1.652 38.2722 90.4131 133.823 133.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 0.000256 1024 410 720 60672 5.85933 3.43408 72.8271 104.85 187.099 187.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 3.2e-05 1024 165 432 202752 124.087 26.76 253.926 833.092 1238.11 1238.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 3.2e-05 1024 500 1200 485376 66.5449 26.8943 1034.06 838.517 1966.23 1966.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1350 3.2e-05 1024 120 576 577536 47.3746 27.1052 550.339 838.209 1463.19 1463.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.000512 1024 82 432 4608 5.32813 1.63226 3.96595 89.8812 100.963 101.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1650 0.000256 4096 190 864 73056 13.9879 308.777 419.454 742.263 742.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 370 3.2e-05 512 102 192 73728 73.7637 13.1447 26.4368 412.622 526.216 526.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 6.4e-05 512 60 336 302592 10.4254 6.71581 53.6489 209.461 280.381 280.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 6.4e-05 2048 70 864 306912 28.4058 411.353 838.748 1278.55 1278.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 0.000512 1024 95 1152 19968 3.33981 1.6343 23.4652 89.9676 118.532 118.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 0.000256 1024 410 720 59904 5.8519 3.42214 45.4344 104.392 159.227 159.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 3.2e-05 1024 165 432 196608 123.651 26.4249 217.829 824.913 1193.07 1193.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 3.2e-05 1024 500 1200 479232 66.5559 26.7257 636.941 833.132 1563.57 1563.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1350 3.2e-05 1024 120 576 576000 47.3521 26.8636 346.124 837.292 1257.79 1257.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 0.000512 1024 82 432 4608 5.32886 1.6361 6.21622 90.0208 103.356 103.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1650 0.000256 4096 190 864 72960 13.9899 195.81 420.845 630.706 630.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 370 3.2e-05 512 102 192 73728 73.0356 13.0718 27.1815 408.454 521.989 522.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 6.4e-05 512 60 336 302976 10.4542 6.72154 43.8139 209.701 270.824 270.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 6.4e-05 2048 70 864 306864 28.3983 330.932 838.564 1197.94 1197.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 440 0.000512 1024 95 1152 19584 3.33114 1.61382 18.7329 89.6452 113.45 113.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 0.000256 1024 410 720 59904 5.81366 3.40714 36.793 103.924 150.064 150.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 500 3.2e-05 1024 165 432 184320 124.712 26.2536 207.837 816.542 1175.6 1175.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 3.2e-05 1024 500 1200 479232 66.1319 26.5812 516.806 828.912 1438.64 1438.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1350 3.2e-05 1024 120 576 576000 47.5276 26.9674 375.496 839.539 1289.69 1289.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 0.000512 1024 82 432 2304 5.31882 1.55648 3.41027 86.2572 96.6976 96.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1650 0.000256 4096 190 864 72864 14.0007 158.04 418.917 591.003 591.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 370 3.2e-05 512 102 192 73728 73.8673 13.146 26.5244 412.369 526.15 526.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 6.4e-05 512 60 336 302592 10.4534 6.7113 36.9387 209.357 263.59 263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 6.4e-05 2048 70 864 306816 28.3935 279.512 838.089 1146.04 1146.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 440 0.000512 1024 95 1152 19968 3.35888 1.64045 16.4541 87.05 108.632 108.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 0.000256 1024 410 720 58368 5.85053 3.39149 30.6863 103.412 143.465 143.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 500 3.2e-05 1024 165 432 196608 123.74 26.4397 214.913 824.391 1189.73 1189.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 3.2e-05 1024 500 1200 466944 67.1789 26.4888 425.714 824.373 1343.98 1344.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1350 3.2e-05 1024 120 576 574464 47.554 26.8623 327.316 837.337 1239.23 1239.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 0.000512 1024 82 432 3072 5.25558 1.55946 4.42442 89.201 100.605 100.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1650 0.000256 4096 190 864 72768 13.9998 133.183 418.354 565.582 565.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 48 370 3.2e-05 512 102 192 86016 74.0048 13.389 25.7169 418.401 531.757 531.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 6.4e-05 512 60 336 302848 10.5021 6.72979 77.6604 209.541 304.563 304.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 6.4e-05 2048 70 864 306992 28.3877 606.435 838.398 1473.29 1473.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 0.000512 1024 95 1152 20608 3.37824 1.66707 35.9306 90.7655 131.874 131.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 0.000256 1024 410 720 60480 5.88106 3.41738 67.1452 104.755 181.344 181.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 3.2e-05 1024 165 432 207872 124.282 26.923 237.824 836.504 1225.78 1226.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 3.2e-05 1024 500 1200 487424 66.3886 26.933 959.931 836.999 1890.48 1890.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 3.2e-05 1024 120 576 577920 47.5121 27.1414 506.391 837.712 1418.91 1419.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.000512 1024 82 432 4480 5.36995 1.63811 3.8864 90.0104 101.062 101.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1650 0.000256 4096 190 864 73024 13.9761 286.145 418.937 719.102 719.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 48 370 3.2e-05 512 102 192 71680 74.2244 13.2004 21.0299 413.677 522.385 522.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 6.4e-05 512 60 336 301952 10.4639 6.71949 50.8659 209.295 277.477 277.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 6.4e-05 2048 70 864 306880 28.4184 385.273 838.042 1251.8 1251.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 0.000512 1024 95 1152 19712 3.36704 1.64486 21.7968 90.1677 117.104 117.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 0.000256 1024 410 720 60032 5.89558 3.41197 42.2482 104.85 156.553 156.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 3.2e-05 1024 165 432 200704 123.71 26.5462 211.587 827.016 1189.11 1189.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 3.2e-05 1024 500 1200 487424 66.328 26.8956 604.775 836.612 1534.83 1535.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 3.2e-05 1024 120 576 577024 47.3916 26.9026 321.924 837.975 1234.35 1234.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 0.000512 1024 82 432 3584 5.31709 1.58947 2.47722 88.865 98.4046 98.5445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1650 0.000256 4096 190 864 72912 13.9896 181.502 418.692 614.229 614.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 370 3.2e-05 512 102 192 86016 74.0147 13.3865 27.9879 418.453 534.096 534.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 6.4e-05 512 60 336 302400 10.475 6.72902 41.7316 209.299 268.362 268.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 6.4e-05 2048 70 864 306768 28.3996 314.924 837.733 1181.1 1181.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 0.000512 1024 95 1152 18816 3.32621 1.58784 17.3307 90.1938 112.57 112.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 0.000256 1024 410 720 60480 5.89994 3.44333 35.2918 104.903 149.665 149.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 3.2e-05 1024 165 432 193536 127.275 26.929 202.348 836.553 1193.36 1193.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 3.2e-05 1024 500 1200 483840 66.8351 26.9336 492.476 836.519 1422.98 1423.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1350 3.2e-05 1024 120 576 575232 47.5952 26.9262 267.798 837.15 1179.63 1179.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 0.000512 1024 82 432 2688 5.41734 1.5872 2.33542 89.9815 99.4761 99.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1650 0.000256 4096 190 864 72912 13.9818 149.858 418.916 582.801 582.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 370 3.2e-05 512 102 192 57344 73.7442 13.0458 18.3842 404.087 509.516 509.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 6.4e-05 512 60 336 301056 10.4826 6.72154 37.6079 209.344 264.288 264.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 6.4e-05 2048 70 864 306656 28.4217 286.161 837.604 1152.23 1152.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 440 0.000512 1024 95 1152 17920 3.36362 1.59501 15.3137 88.9922 109.395 109.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 0.000256 1024 410 720 59136 5.8439 3.39805 31.0355 103.784 144.192 144.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 500 3.2e-05 1024 165 432 172032 125.674 26.2732 168.427 807.824 1128.46 1128.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 3.2e-05 1024 500 1200 473088 66.5676 26.5159 434.414 827.023 1354.74 1354.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1350 3.2e-05 1024 120 576 577024 47.3592 26.8695 243.431 836.675 1154.5 1154.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 48 320 0.000512 1024 82 432 0 1.51347 0.005376 86.5706 88.1706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1650 0.000256 4096 190 864 72800 15.5047 135.754 505.211 656.594 568.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 48 370 3.2e-05 512 102 192 90112 73.4021 13.3507 23.7147 417.722 528.45 528.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 6.4e-05 512 60 336 303104 10.449 6.71949 77.0529 209.59 303.943 304.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 6.4e-05 2048 70 864 306944 28.3774 589.865 837.975 1456.27 1456.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 0.000512 1024 95 1152 20480 3.37149 1.67187 34.3004 90.6449 130.124 130.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 0.000256 1024 410 720 60416 5.86202 3.40787 64.8137 104.601 178.816 178.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 3.2e-05 1024 165 432 204800 124.348 26.8228 148.156 835.088 1134.68 1134.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 3.2e-05 1024 500 1200 483328 66.5443 26.8247 913.485 835.074 1842.15 1842.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 3.2e-05 1024 120 576 577536 47.3702 26.8852 490.575 838.465 1403.46 1403.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.000512 1024 82 432 5120 5.37514 1.66909 4.2392 90.6159 102.058 102.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1650 0.000256 4096 190 864 73024 13.9808 278.022 418.986 711.034 711.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 48 370 3.2e-05 512 102 192 81920 74.2094 13.3495 21.5716 417.709 527.088 527.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 6.4e-05 512 60 336 303104 10.4656 6.71523 49.8152 209.599 276.722 276.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 6.4e-05 2048 70 864 306816 28.3832 383.745 837.675 1249.87 1249.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 0.000512 1024 95 1152 20480 3.37696 1.67322 22.4909 90.6718 118.337 118.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 0.000256 1024 410 720 60416 5.86582 3.40979 42.377 104.668 156.472 156.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 3.2e-05 1024 165 432 196608 126.156 26.8209 92.0095 835.061 1080.29 1080.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 3.2e-05 1024 500 1200 483328 66.6086 26.8294 589.985 835.021 1518.67 1518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 3.2e-05 1024 120 576 577536 47.3392 26.8823 315.924 837.824 1228.13 1228.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 0.000512 1024 82 432 4096 5.4743 1.67322 2.71766 90.7917 100.81 100.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1650 0.000256 4096 190 864 72960 13.9849 181.191 418.921 614.141 614.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 48 370 3.2e-05 512 102 192 73728 73.8631 13.148 19.1565 412.645 519.057 519.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 6.4e-05 512 60 336 302592 10.4463 6.71334 41.8229 209.5 268.61 268.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 6.4e-05 2048 70 864 306816 28.4178 321.337 838.652 1188.47 1188.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 0.000512 1024 95 1152 19968 3.35667 1.64285 18.2441 90.2302 113.602 113.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 0.000256 1024 410 720 58368 5.85142 3.36774 34.5805 103.566 147.512 147.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 3.2e-05 1024 165 432 196608 123.868 26.4356 179.442 824.934 1154.92 1155.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 3.2e-05 1024 500 1200 466944 67.1906 27.065 471.091 824.93 1390.49 1390.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 3.2e-05 1024 120 576 574464 47.5626 26.8616 266.192 837.323 1178.09 1178.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 0.000512 1024 82 432 3072 5.24582 1.56269 2.5313 87.9817 97.4748 97.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1650 0.000256 4096 190 864 72768 13.9728 151.897 418.642 584.554 584.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 370 3.2e-05 512 102 192 65536 75.5913 13.3491 18.8993 417.736 525.819 526.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 6.4e-05 512 60 336 301056 10.4487 6.70806 36.7686 208.974 263.03 263.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 6.4e-05 2048 70 864 306688 28.4241 284.375 837.564 1150.41 1150.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 0.000512 1024 95 1152 18432 3.27213 1.56397 15.2911 88.0718 108.327 108.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 0.000256 1024 410 720 59392 5.92474 3.42832 30.8957 104.83 145.207 145.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 3.2e-05 1024 165 432 196608 126.23 26.8319 175.564 835.131 1164 1164.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 3.2e-05 1024 500 1200 475136 67.8919 26.8228 421.623 835.069 1351.62 1351.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1350 3.2e-05 1024 120 576 573440 47.4366 26.8239 237.278 835.156 1146.85 1146.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 320 0.000512 1024 82 432 0 1.56672 0.00608 87.8435 89.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1650 0.000256 4096 190 864 72704 15.5494 134.142 506.024 655.84 566.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 48 370 3.2e-05 512 102 192 82944 73.3721 13.226 20.9062 414.684 522.434 522.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 6.4e-05 512 60 336 302976 10.4768 6.72973 73.9076 209.702 300.946 301.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 6.4e-05 2048 70 864 306936 28.3914 573.081 838.757 1440.28 1440.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 0.000512 1024 95 1152 20160 3.3641 1.64259 33.3588 90.3204 128.814 128.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 0.000256 1024 410 720 60480 5.86694 3.41341 63.3364 104.621 177.366 177.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 3.2e-05 1024 165 432 202752 123.515 26.6076 142.142 829.636 1122.15 1122.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 3.2e-05 1024 500 1200 483840 66.6073 26.8677 887.521 835.191 1816.41 1816.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 3.2e-05 1024 120 576 577152 47.5071 27.6937 470.313 838.333 1384 1384.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 0.000512 1024 82 432 3456 5.37882 1.60826 3.13373 89.5087 99.7858 99.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1650 0.000256 4096 190 864 73008 13.982 274.231 419.387 707.647 707.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 48 370 3.2e-05 512 102 192 73728 73.2248 13.0679 17.5768 408.542 512.669 512.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 6.4e-05 512 60 336 302976 10.4491 6.72154 51.9728 209.749 279.02 279.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 6.4e-05 2048 70 864 306864 28.4491 399.678 838.763 1266.94 1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 0.000512 1024 95 1152 19584 3.32928 1.61248 22.4984 89.5175 117.088 117.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 0.000256 1024 410 720 59904 5.81626 3.38739 44.0404 103.94 157.309 157.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 3.2e-05 1024 165 432 184320 124.696 26.2959 90.3956 816.736 1058.37 1058.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 3.2e-05 1024 500 1200 479232 66.1348 26.583 616.586 829.082 1538.6 1538.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 3.2e-05 1024 120 576 576000 47.5103 26.918 329.405 838.401 1242.39 1242.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 0.000512 1024 82 432 2304 5.31946 1.55504 2.30784 87.9646 97.3018 97.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1650 0.000256 4096 190 864 72864 13.9777 190.405 418.942 623.372 623.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 48 370 3.2e-05 512 102 192 55296 74.8524 13.0822 13.5645 408.206 509.949 510.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 6.4e-05 512 60 336 300672 10.4769 6.72307 43.6485 208.835 269.808 269.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 6.4e-05 2048 70 864 306720 28.3779 338.338 837.768 1204.55 1204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 0.000512 1024 95 1152 19008 3.3801 1.61235 18.9672 89.5722 113.66 113.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 0.000256 1024 410 720 60480 5.88774 3.41856 38.3727 104.714 152.542 152.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 3.2e-05 1024 165 432 193536 123.034 26.2822 80.9891 816.056 1046.6 1046.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 3.2e-05 1024 500 1200 483840 66.6463 26.8671 528.428 834.827 1456.98 1457.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 3.2e-05 1024 120 576 573696 47.5406 26.8703 278.34 835.172 1188.08 1188.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 0.000512 1024 82 432 3456 5.41514 1.61162 2.8937 89.3136 99.3879 99.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1650 0.000256 4096 190 864 72792 13.9768 161.123 418.56 593.7 593.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 48 370 3.2e-05 512 102 192 36864 73.96 12.8248 9.11213 395.807 491.952 492.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 6.4e-05 512 60 336 301824 10.4087 6.7113 43.5119 208.833 269.591 269.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 6.4e-05 2048 70 864 306720 28.4753 338.86 837.773 1205.17 1205.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 0.000512 1024 95 1152 18432 3.26762 1.56211 18.985 88.1194 112.059 112.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 0.000256 1024 410 720 57600 5.81117 3.33629 36.6088 102.473 148.377 148.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 3.2e-05 1024 165 432 147456 127.423 25.8109 130.318 791.256 1075.05 1075.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 3.2e-05 1024 500 1200 460800 66.7193 26.3424 504.137 815.94 1413.35 1413.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 3.2e-05 1024 120 576 571392 47.5411 26.814 277.208 834.457 1186.17 1186.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 320 0.000512 1024 82 432 0 1.56138 0.006112 87.8142 89.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1650 0.000256 4096 190 864 72576 15.5323 162.12 505.49 683.264 593.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 3.2e-05 512 102 192 92160 73.4466 13.3919 20.9883 419.444 527.519 527.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 6.4e-05 512 60 336 302720 10.4666 6.72368 73.0596 209.768 300.151 300.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 6.4e-05 2048 70 864 306960 28.4735 568.536 838.761 1435.82 1435.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 0.000512 1024 95 1152 19840 3.35018 1.63347 32.2773 90.1142 127.504 127.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 0.000256 1024 410 720 60160 5.83331 3.3913 62.3237 104.194 175.871 175.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 3.2e-05 1024 165 432 204800 124.876 26.9234 141.084 838.606 1131.73 1131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 3.2e-05 1024 500 1200 486400 66.5404 26.9197 879.284 838.538 1811.51 1811.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 3.2e-05 1024 120 576 577280 47.3868 26.9171 464.294 838.507 1377.27 1377.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 0.000512 1024 82 432 3840 5.40234 1.62835 3.39968 89.991 100.574 100.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1650 0.000256 4096 190 864 72960 13.9769 271.85 419.074 704.943 704.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 48 370 3.2e-05 512 102 192 81920 72.9335 13.148 18.4529 412.348 517.126 517.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 6.4e-05 512 60 336 302080 10.4721 6.71334 52.4739 209.68 279.466 279.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 6.4e-05 2048 70 864 306880 28.5061 406.15 838.167 1272.87 1272.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 0.000512 1024 95 1152 19200 3.38118 1.65066 22.3482 90.0116 117.522 117.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 0.000256 1024 410 720 58880 5.8145 3.36896 44.3541 103.368 157.037 157.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 3.2e-05 1024 165 432 184320 126.269 26.4388 92.2428 824.591 1069.79 1069.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 3.2e-05 1024 500 1200 481280 67.1377 26.8882 629.35 838.057 1561.65 1561.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 3.2e-05 1024 120 576 576000 47.4074 26.9614 335.461 838.088 1248.07 1248.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 0.000512 1024 82 432 2560 5.51258 1.64176 2.52662 90.063 99.8971 100.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1650 0.000256 4096 190 864 72800 13.9806 193.315 419.912 627.252 627.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 48 370 3.2e-05 512 102 192 61440 74.9508 13.2971 13.7004 412.679 514.874 515.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 6.4e-05 512 60 336 301440 10.4411 6.71882 43.6307 209.015 269.931 270.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 6.4e-05 2048 70 864 306720 28.4883 336.57 838.539 1203.65 1203.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 0.000512 1024 95 1152 19200 3.39149 1.64272 19.3302 90.1545 114.65 114.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 0.000256 1024 410 720 59520 5.81254 3.37386 36.9462 103.548 149.806 149.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 3.2e-05 1024 165 432 184320 126.429 26.4702 76.2286 825.016 1054.39 1054.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 3.2e-05 1024 500 1200 476160 66.0002 26.4711 516.662 825.002 1434.35 1434.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 3.2e-05 1024 120 576 572160 47.5646 26.8434 276.019 835.341 1185.93 1186.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 0.000512 1024 82 432 3840 5.43162 1.64474 3.11642 89.9015 100.248 100.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1650 0.000256 4096 190 864 72720 13.981 160.043 418.651 592.717 592.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 48 370 3.2e-05 512 102 192 81920 72.9989 13.1441 18.8651 412.779 518.037 518.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 6.4e-05 512 60 336 299520 10.4023 6.67238 40.6126 208.232 266.049 266.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 6.4e-05 2048 70 864 306560 28.414 314.161 838.414 1181.05 1181.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 0.000512 1024 95 1152 17920 3.464 1.65034 16.6708 90.2322 112.146 112.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 0.000256 1024 410 720 58880 5.83997 3.37101 34.7256 103.662 147.74 147.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 3.2e-05 1024 165 432 163840 130.62 26.4376 64.9533 825.207 1047.46 1047.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 3.2e-05 1024 500 1200 471040 66.4725 26.4431 477.654 825.194 1395.98 1396.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 3.2e-05 1024 120 576 573440 47.6412 26.8827 258.943 838.902 1172.53 1172.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 320 0.000512 1024 82 432 0 1.51677 0.004384 86.8598 88.4625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1650 0.000256 4096 190 864 72640 15.4949 150.53 505.537 671.69 583.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 370 3.2e-05 512 102 200 65536 75.4681 13.3386 18.4369 417.933 525.428 525.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 6.4e-05 512 60 300 303104 10.4448 6.71392 60.7614 209.596 287.646 287.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 6.4e-05 2048 70 850 307104 28.5266 499.774 838.205 1366.55 1366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 440 0.000512 1024 95 1150 19968 3.38515 1.66893 28.6331 90.5522 124.37 124.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 0.000256 1024 410 750 60928 5.85814 3.44054 56.9564 104.911 171.298 171.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 500 3.2e-05 1024 165 400 196608 126.285 26.8145 183.588 835.162 1172.1 1172.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 3.2e-05 1024 500 1200 485376 66.5889 26.8798 777.917 838.415 1710.03 1710.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1350 3.2e-05 1024 120 550 579584 47.2284 26.8821 487.436 838.026 1399.74 1399.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 0.000512 1024 82 400 4096 5.4617 1.66589 4.20186 93.051 104.536 104.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1650 0.000256 4096 190 850 73152 13.9924 236.452 419.226 669.717 669.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 370 3.2e-05 512 102 200 65536 75.5426 13.3427 18.3183 418.058 525.504 525.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 6.4e-05 512 60 300 303104 10.4828 6.71539 98.3117 209.755 325.394 325.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 6.4e-05 2048 70 850 307072 28.4212 321.464 838.774 1188.7 1188.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 440 0.000512 1024 95 1150 19968 3.39328 1.66893 18.7316 91.6541 115.576 115.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 0.000256 1024 410 750 60416 5.85706 3.43021 36.7689 104.681 150.864 150.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 500 3.2e-05 1024 165 400 196608 126.316 26.8214 174.255 835.784 1163.41 1163.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 3.2e-05 1024 500 1200 483328 66.5657 26.8268 500.841 835.753 1430.2 1430.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1350 3.2e-05 1024 120 550 579584 47.2437 26.878 378.367 838.549 1291.19 1291.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 0.000512 1024 82 400 4096 5.47376 1.66861 4.19315 83.8271 95.317 95.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1650 0.000256 4096 190 850 73088 13.976 151.892 419.289 585.204 585.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 370 3.2e-05 512 102 200 49152 76.0222 13.138 13.8536 412.298 515.562 515.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 6.4e-05 512 60 300 302592 10.4713 6.71558 98.8182 209.295 325.43 325.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1880 6.4e-05 2048 70 850 307008 28.4089 859.174 838.095 1725.73 1725.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 440 0.000512 1024 95 1150 19200 3.38074 1.63491 15.0288 94.5361 114.712 114.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1390 0.000256 1024 410 750 59904 5.84595 3.40189 30.8386 104.309 144.525 144.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 500 3.2e-05 1024 165 400 184320 126.669 26.4336 190.719 824.254 1168.33 1168.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 3.2e-05 1024 500 1200 479232 66.5315 26.7299 408.88 832.472 1334.83 1335.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1350 3.2e-05 1024 120 550 577536 47.5496 26.8578 709.994 837.192 1630.11 1630.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 320 0.000512 1024 82 400 3072 5.46874 1.63696 3.15837 92.6229 103.041 103.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1650 0.000256 4096 190 850 73056 13.9774 124.742 437.543 576.309 576.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 370 3.2e-05 512 102 200 66560 75.7871 13.4011 16.3359 419.415 525.183 525.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 6.4e-05 512 60 300 303040 10.4878 6.73066 55.9786 209.739 283.066 283.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 6.4e-05 2048 70 850 307080 28.3939 464.218 838.727 1331.39 1331.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 440 0.000512 1024 95 1150 19840 3.38374 1.64691 26.5408 88.4824 120.184 120.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 0.000256 1024 410 750 61120 5.87024 3.44474 53.7477 104.992 168.186 168.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 500 3.2e-05 1024 165 400 199680 126.517 26.9436 163.964 838.493 1156.16 1156.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 3.2e-05 1024 500 1200 486400 66.7236 26.9455 738.433 838.449 1670.76 1670.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1350 3.2e-05 1024 120 550 579840 47.4019 26.9521 421.275 838.639 1334.43 1334.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 0.000512 1024 82 400 3840 5.41613 1.62842 3.65581 81.9749 92.8299 92.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1650 0.000256 4096 190 850 73120 13.9999 222.04 419.483 655.568 655.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 370 3.2e-05 512 102 200 61440 76.3015 13.3965 15.0906 419.554 524.586 524.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 6.4e-05 512 60 300 302720 10.4744 6.72051 36.4433 209.768 263.535 263.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 6.4e-05 2048 70 850 307040 28.6278 298.222 838.734 1165.63 1165.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 440 0.000512 1024 95 1150 19200 3.37725 1.63101 16.8485 89.9397 111.921 112.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 0.000256 1024 410 750 60160 5.83667 3.4081 34.3856 104.192 147.951 148.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 500 3.2e-05 1024 165 400 194560 127.53 26.9288 146.017 839.16 1139.88 1140.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 3.2e-05 1024 500 1200 486400 66.6035 26.9251 474.242 838.521 1406.51 1406.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1350 3.2e-05 1024 120 550 579840 47.2515 26.964 305.436 838.557 1218.37 1218.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 0.000512 1024 82 400 3840 5.39757 1.63094 3.67379 90.3684 101.23 101.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1650 0.000256 4096 190 850 73040 13.9998 142.279 419.056 575.378 575.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 370 3.2e-05 512 102 200 46080 76.3895 13.1728 11.3315 412.554 513.689 513.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 6.4e-05 512 60 300 302400 10.4788 6.73219 30.7389 209.552 257.634 257.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 6.4e-05 2048 70 850 306960 28.414 249.117 838.522 1116.1 1116.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 440 0.000512 1024 95 1150 19200 3.38656 1.63021 14.42 89.9846 109.549 109.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 0.000256 1024 410 750 60480 5.88013 3.43706 29.2157 104.661 143.323 143.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 500 3.2e-05 1024 165 400 184320 126.993 26.497 145.652 824.759 1124.15 1124.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 3.2e-05 1024 500 1200 483840 66.6253 26.8704 395.177 835.026 1323.91 1324.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1350 3.2e-05 1024 120 550 577920 47.5778 26.9378 280.367 837.586 1192.63 1192.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 0.000512 1024 82 400 3840 5.42666 1.63418 3.68253 91.2951 102.191 102.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1650 0.000256 4096 190 850 72960 13.9835 118.719 418.808 551.554 551.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 370 3.2e-05 512 102 200 40960 76.6418 13.1449 10.1471 412.623 512.804 512.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 6.4e-05 512 60 300 302080 10.5044 6.71395 75.2108 209.823 302.383 302.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 6.4e-05 2048 70 850 306880 28.3998 213.96 838.514 1080.92 1080.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 440 0.000512 1024 95 1150 19200 3.38166 1.6425 12.3512 90.042 107.542 107.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 0.000256 1024 410 750 58880 5.81414 3.38944 24.8124 103.438 137.583 137.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 500 3.2e-05 1024 165 400 184320 126.689 26.4315 143.199 824.901 1121.46 1121.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 3.2e-05 1024 500 1200 481280 67.1391 26.8823 337.615 838.623 1270.47 1270.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1350 3.2e-05 1024 120 550 578560 47.3301 26.8882 294.557 838.659 1207.6 1207.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 0.000512 1024 82 400 2560 5.51565 1.63968 2.5648 94.7337 104.611 104.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1650 0.000256 4096 190 850 72960 13.9722 102.683 419.15 535.847 535.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 370 3.2e-05 512 102 200 61440 75.6568 13.3156 22.52 416.725 528.459 528.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 6.4e-05 512 60 300 302976 10.4685 6.72483 75.6728 209.684 302.68 302.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 6.4e-05 2048 70 850 307104 28.4412 634.581 838.908 1501.98 1502.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 0.000512 1024 95 1150 19584 3.39181 1.65098 36.1582 90.4146 131.744 131.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 0.000256 1024 410 750 60672 5.86157 3.43898 73.5603 104.849 187.836 187.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 3.2e-05 1024 165 400 190464 126.978 26.7636 216.263 833.098 1203.36 1203.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 3.2e-05 1024 500 1200 485376 66.5294 26.8961 1015.94 837.203 1946.8 1946.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 1350 3.2e-05 1024 120 550 579072 47.2452 26.9271 524.661 838.829 1437.82 1437.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 0.000512 1024 82 400 3840 5.39616 1.63021 3.43059 89.8789 100.488 100.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1650 0.000256 4096 190 850 73104 13.9705 299.536 419.279 732.828 732.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 370 3.2e-05 512 102 200 49152 76.0329 13.1543 17.6748 412.237 519.344 519.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 6.4e-05 512 60 300 302592 10.425 6.71334 48.6261 209.26 275.156 275.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 6.4e-05 2048 70 850 307008 28.3937 395.231 837.968 1261.64 1261.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 0.000512 1024 95 1150 19200 3.37306 1.63443 22.3769 89.9208 117.434 117.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 0.000256 1024 410 750 59904 5.85094 3.42154 45.4299 104.292 159.123 159.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 3.2e-05 1024 165 400 184320 126.291 26.4294 182.937 824.126 1160.04 1160.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 3.2e-05 1024 500 1200 479232 66.5416 26.9879 620.095 832.911 1546.75 1546.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1350 3.2e-05 1024 120 550 577536 47.2328 26.8596 327.082 836.556 1237.89 1238.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 0.000512 1024 82 400 3072 5.464 1.64016 3.95792 89.857 101.072 101.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1650 0.000256 4096 190 850 73056 13.9837 188.219 418.875 621.14 621.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 370 3.2e-05 512 102 200 36864 76.2788 13.0621 13.6814 408.681 511.952 512.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 6.4e-05 512 60 300 302976 10.4668 6.72467 39.8861 209.746 266.947 267.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 6.4e-05 2048 70 850 307008 28.3925 322.798 838.89 1190.12 1190.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 440 0.000512 1024 95 1150 18432 3.37686 1.61488 17.8915 89.5178 112.523 112.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 0.000256 1024 410 750 59904 5.8151 3.40842 37.3071 103.943 150.602 150.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 500 3.2e-05 1024 165 400 165888 128.945 26.2859 169.07 816.849 1141.39 1141.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 3.2e-05 1024 500 1200 479232 66.1321 26.5831 506.798 829.062 1428.79 1428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1350 3.2e-05 1024 120 550 578304 47.3477 26.9111 362.819 838.322 1275.56 1275.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 0.000512 1024 82 400 2304 5.31869 1.55715 3.22749 88.0695 98.3249 98.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1650 0.000256 4096 190 850 73008 13.996 153.707 419.264 587.01 587.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 370 3.2e-05 512 102 200 49152 76.1335 13.1489 17.7834 412.217 519.529 519.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 6.4e-05 512 60 300 302592 10.4522 6.71584 34.0283 209.276 260.605 260.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 6.4e-05 2048 70 850 306816 28.4897 274.358 837.547 1140.44 1140.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 440 0.000512 1024 95 1150 18432 3.4231 1.64659 15.488 90.0275 110.717 110.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 0.000256 1024 410 750 58368 5.85402 3.39178 31.2688 103.377 144.02 144.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 500 3.2e-05 1024 165 400 172032 129.296 26.4288 169.253 824.075 1149.29 1149.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 3.2e-05 1024 500 1200 466944 67.1657 26.4352 420.856 824.048 1338.72 1338.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1350 3.2e-05 1024 120 550 577536 47.3387 26.8658 318.322 836.392 1229.08 1229.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 50 320 0.000512 1024 82 400 0 1.55853 0.004128 87.9636 89.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1650 0.000256 4096 190 850 72960 15.5364 130.3 506.761 652.723 563.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 50 370 3.2e-05 512 102 200 64512 75.9616 13.3834 19.4614 418.381 527.436 527.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 6.4e-05 512 60 300 302848 10.4923 6.73158 70.2015 209.528 297.081 297.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 6.4e-05 2048 70 850 307048 28.3874 584.108 837.97 1450.53 1450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 0.000512 1024 95 1150 19712 3.42157 1.66726 33.8776 90.6359 129.731 129.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 0.000256 1024 410 750 60928 5.86717 3.4169 67.7933 104.757 181.979 182.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 3.2e-05 1024 165 400 193536 127.378 26.9256 200.378 836.434 1191.35 1191.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 3.2e-05 1024 500 1200 483840 66.9531 26.9284 933.083 836.41 1863.61 1863.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 3.2e-05 1024 120 550 579712 47.3139 26.9774 482.827 837.664 1394.94 1395.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 0.000512 1024 82 400 3584 5.4561 1.63603 2.88381 90.1364 100.265 100.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1650 0.000256 4096 190 850 73136 13.9922 274.981 419.147 708.162 708.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 50 370 3.2e-05 512 102 200 57344 75.5888 13.1989 17.0148 414.012 520.062 520.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 6.4e-05 512 60 300 301952 10.4451 6.72787 46.4911 209.466 273.261 273.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 6.4e-05 2048 70 850 306992 28.4819 371.061 838.782 1238.39 1238.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 0.000512 1024 95 1150 18816 3.40659 1.64253 20.6996 91.2733 117.149 117.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 0.000256 1024 410 750 60928 5.8625 3.41133 43.0443 104.934 157.396 157.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 3.2e-05 1024 165 400 186368 126.626 26.5402 177.542 827.991 1158.94 1159.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 3.2e-05 1024 500 1200 480256 67.2655 26.8984 586.388 837.282 1518.05 1518.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 3.2e-05 1024 120 550 578816 47.1391 26.8925 305.74 837.267 1217.2 1217.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 0.000512 1024 82 400 1792 5.47446 1.5872 1.69453 89.9577 98.863 98.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1650 0.000256 4096 190 850 73024 13.9788 175.837 419.189 609.049 609.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 370 3.2e-05 512 102 200 64512 75.9268 13.3898 21.2539 418.463 529.28 529.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 6.4e-05 512 60 300 302400 10.482 6.72966 37.9627 209.301 264.605 264.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 6.4e-05 2048 70 850 306936 28.5225 305.768 837.97 1172.31 1172.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 0.000512 1024 95 1150 17472 3.39123 1.58864 15.9688 88.9921 110.068 110.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 0.000256 1024 410 750 60480 5.89376 3.44467 35.3296 104.907 149.708 149.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 3.2e-05 1024 165 400 193536 127.311 26.9247 182.11 836.59 1173.18 1173.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 3.2e-05 1024 500 1200 483840 66.8699 26.9271 482.012 836.55 1412.58 1412.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1350 3.2e-05 1024 120 550 577920 47.3932 26.9443 254.859 836.533 1165.89 1166.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 0.000512 1024 82 400 2688 5.41558 1.58938 2.0503 88.9351 98.1472 98.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1650 0.000256 4096 190 850 72912 13.9796 144.091 418.492 576.604 576.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 370 3.2e-05 512 102 200 28672 76.247 13.042 9.43763 404.142 503.121 503.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 6.4e-05 512 60 300 301056 10.4826 6.72112 34.0116 209.383 260.726 260.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 6.4e-05 2048 70 850 306880 28.3938 274.997 838.108 1141.55 1141.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 440 0.000512 1024 95 1150 17920 3.36253 1.59331 15.1839 90.1315 110.399 110.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 0.000256 1024 410 750 59136 5.8399 3.39792 31.2568 103.795 144.419 144.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 3.2e-05 1024 165 400 172032 125.734 26.228 152.048 807.938 1112.2 1112.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 3.2e-05 1024 500 1200 473088 66.5575 26.5152 424.878 827.158 1345.33 1345.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1350 3.2e-05 1024 120 550 577024 47.3349 26.8643 229.465 836.807 1140.63 1140.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 50 320 0.000512 1024 82 400 0 1.51552 0.004384 87.6329 89.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1650 0.000256 4096 190 850 72800 15.4867 130.417 505.894 651.925 562.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 50 370 3.2e-05 512 102 200 65536 75.6052 13.3496 17.826 417.768 524.796 524.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 6.4e-05 512 60 300 303104 10.4487 6.71738 71.2258 209.614 298.136 298.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 6.4e-05 2048 70 850 307072 28.3838 577.673 838.169 1444.27 1444.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 0.000512 1024 95 1150 19968 3.39091 1.67322 33.5055 91.6199 130.316 130.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 0.000256 1024 410 750 60416 5.86003 3.4096 66.1937 104.607 180.198 180.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 3.2e-05 1024 165 400 196608 125.994 26.8578 132.188 835.19 1120.48 1120.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 3.2e-05 1024 500 1200 483328 66.5378 26.8269 908.741 835.156 1837.49 1837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 3.2e-05 1024 120 550 579584 47.1546 26.9539 471.734 837.897 1383.9 1384.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 0.000512 1024 82 400 4096 5.47046 1.6671 3.1865 91.6643 102.143 102.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1650 0.000256 4096 190 850 73088 13.9764 273.582 418.935 706.539 706.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 50 370 3.2e-05 512 102 200 65536 75.5759 13.3449 17.6506 417.809 524.631 524.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 6.4e-05 512 60 300 303104 10.4505 6.71334 46.5762 209.657 273.529 273.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 6.4e-05 2048 70 850 306944 28.4525 375.355 838.021 1241.89 1241.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 0.000512 1024 95 1150 19456 3.42957 1.67117 21.7879 90.6731 117.687 117.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 0.000256 1024 410 750 60416 5.86173 3.40858 43.4295 104.696 157.542 157.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 3.2e-05 1024 165 400 196608 126.136 26.8216 86.67 835.27 1075.14 1075.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 3.2e-05 1024 500 1200 483328 66.5871 26.8184 586.86 835.262 1515.75 1515.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 3.2e-05 1024 120 550 579584 47.1455 26.8835 307.009 838.035 1219.23 1219.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 0.000512 1024 82 400 4096 5.47338 1.67472 2.53459 90.7027 100.543 100.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1650 0.000256 4096 190 850 72960 13.9713 177.738 418.594 610.35 610.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 50 370 3.2e-05 512 102 200 49152 76.1185 13.1533 13.1724 412.369 515.059 515.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 6.4e-05 512 60 300 302592 10.4639 6.71949 39.2961 209.355 265.965 266.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 6.4e-05 2048 70 850 306816 28.3748 320.4 837.836 1186.68 1186.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 0.000512 1024 95 1150 18432 3.42285 1.64358 17.7928 90.0541 113.042 113.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 0.000256 1024 410 750 58368 5.8553 3.37242 36.2125 103.413 148.997 149.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 3.2e-05 1024 165 400 172032 129.341 26.6517 144.523 824.379 1125.14 1125.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 3.2e-05 1024 500 1200 466944 67.1844 26.4466 480.557 824.373 1398.78 1398.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 3.2e-05 1024 120 550 577536 47.3004 26.8618 260.95 837.318 1172.59 1172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 320 0.000512 1024 82 400 0 1.56058 0.004224 87.9004 89.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1650 0.000256 4096 190 850 72960 15.5448 152.544 506.857 675.073 585.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 370 3.2e-05 512 102 200 65536 75.5479 13.3447 19.3622 418.143 526.64 526.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 6.4e-05 512 60 300 301056 10.466 6.71334 34.6156 209.176 261.097 261.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 6.4e-05 2048 70 850 306688 28.69 284.408 838.158 1151.3 1151.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 0.000512 1024 95 1150 16384 3.36541 1.56374 14.2278 88.0472 107.329 107.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 0.000256 1024 410 750 59392 5.92157 3.4345 32.6884 104.93 147.099 147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 3.2e-05 1024 165 400 196608 126.241 26.8247 162.016 835.937 1151.26 1151.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 3.2e-05 1024 500 1200 475136 67.9079 26.8289 429.25 835.925 1360.12 1360.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1350 3.2e-05 1024 120 550 577536 47.0593 26.8237 236.006 835.89 1145.94 1146.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 320 0.000512 1024 82 400 0 1.56138 0.004544 87.8984 89.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1650 0.000256 4096 190 850 72704 15.5333 134.261 506.145 656.065 566.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 18 50 370 3.2e-05 512 102 200 55296 75.9154 13.2352 14.5745 414.287 518.428 518.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 6.4e-05 512 60 300 302976 10.4828 6.73382 72.1559 209.497 298.996 299.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 6.4e-05 2048 70 850 307080 28.3871 591.067 838.122 1457.62 1457.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 0.000512 1024 95 1150 19584 3.38554 1.64541 33.5687 90.1397 128.87 128.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 0.000256 1024 410 750 60480 5.87101 3.41197 68.3339 104.521 182.263 182.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 3.2e-05 1024 165 400 184320 127.55 26.5974 125.904 828.233 1108.53 1108.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 3.2e-05 1024 500 1200 483840 66.6262 26.8665 930.629 834.375 1858.71 1858.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 3.2e-05 1024 120 550 579456 47.3836 26.9435 479.609 837.553 1391.65 1391.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 0.000512 1024 82 400 3456 5.38614 1.60861 3.07946 89.8997 100.131 100.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1650 0.000256 4096 190 850 73080 13.9694 282.288 418.947 715.248 715.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 50 370 3.2e-05 512 102 200 36864 76.2492 13.1431 9.27155 408.537 507.446 507.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 6.4e-05 512 60 300 302976 10.4457 6.72166 51.3559 209.753 278.408 278.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 6.4e-05 2048 70 850 307008 28.3794 420.31 838.919 1287.66 1287.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 0.000512 1024 95 1150 18432 3.37478 1.61235 23.1689 89.5169 117.805 117.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 0.000256 1024 410 750 59904 5.812 3.38534 48.4684 103.943 161.739 161.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 3.2e-05 1024 165 400 165888 128.909 26.2532 81.5074 816.743 1053.65 1053.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 3.2e-05 1024 500 1200 479232 66.1104 26.586 656.707 829.08 1578.7 1578.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 3.2e-05 1024 120 550 578304 47.3301 26.9148 340.94 838.401 1253.74 1253.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 0.000512 1024 82 400 2304 5.3185 1.5553 2.15789 87.9619 97.1536 97.2862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1650 0.000256 4096 190 850 73008 13.9783 200.843 419.277 634.142 634.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 18 50 370 3.2e-05 512 102 200 27648 77.2826 13.0755 7.1655 408.126 505.895 506.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 6.4e-05 512 60 300 300672 10.4842 6.71562 42.1846 208.779 268.292 268.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 6.4e-05 2048 70 850 306936 28.3874 345.367 837.935 1211.76 1211.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 0.000512 1024 95 1150 19008 3.37811 1.61069 19.4904 89.5557 114.158 114.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 0.000256 1024 410 750 60480 5.88691 3.41235 40.8813 104.696 155.02 155.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 3.2e-05 1024 165 400 165888 129.007 26.2713 67.7412 815.894 1039.16 1039.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 3.2e-05 1024 500 1200 483840 66.6499 26.8685 548.672 834.407 1476.82 1476.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 3.2e-05 1024 120 550 577152 47.1723 26.8754 280.856 834.378 1189.44 1189.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 0.000512 1024 82 400 3456 5.41389 1.61181 2.67997 89.3049 99.1672 99.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1650 0.000256 4096 190 850 72792 13.9692 164.321 418.027 596.361 596.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 18 50 370 3.2e-05 512 102 200 0 12.8256 0.014336 395.804 408.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 6.4e-05 512 60 300 301824 10.4113 19.5306 40.6383 604.677 675.468 266.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 6.4e-05 2048 70 850 306720 28.4232 329.437 837.716 1195.62 1195.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 0.000512 1024 95 1150 16128 3.3871 1.5607 16.0143 88.1406 109.231 109.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 0.000256 1024 410 750 57600 5.81552 3.33789 37.1185 102.494 148.894 149.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 3.2e-05 1024 165 400 147456 127.478 25.8175 119.821 791.965 1065.32 1065.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 3.2e-05 1024 500 1200 460800 66.7292 26.2283 496.366 816.134 1405.67 1405.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 3.2e-05 1024 120 550 576000 47.1642 27.0438 267.005 834.646 1176.01 1176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 320 0.000512 1024 82 400 0 1.56435 0.004832 87.826 89.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1650 0.000256 4096 190 850 72864 15.5399 157.89 506.709 680.26 590.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 18 50 370 3.2e-05 512 102 200 0 13.058 0.014336 402.094 415.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 6.4e-05 512 60 300 299520 10.5107 19.7775 37.1008 611.047 678.656 263.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 6.4e-05 2048 70 850 306720 28.4258 300.063 838.042 1166.57 1166.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 0.000512 1024 95 1150 17280 3.4041 1.58515 16.8188 89.0565 110.997 111.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 0.000256 1024 410 750 60480 5.90147 3.42486 35.9711 104.923 150.343 150.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 3.2e-05 1024 165 400 138240 131.477 26.2554 115.173 803.999 1077.15 1077.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 3.2e-05 1024 500 1200 483840 66.6508 26.8903 477.949 834.883 1406.59 1406.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1350 3.2e-05 1024 120 550 576000 47.3836 26.88 248.669 834.865 1157.95 1158.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 320 0.000512 1024 82 400 0 1.4585 0.004672 84.8586 86.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1650 0.000256 4096 190 850 72720 15.4347 143.492 503.422 662.475 576.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 3.2e-05 512 102 200 61440 76.3192 13.3927 14.64 423.115 527.715 527.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 6.4e-05 512 60 300 302720 10.4706 6.72269 69.7353 211.608 298.663 298.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 6.4e-05 2048 70 850 307040 28.3691 571.167 846.066 1445.65 1445.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 0.000512 1024 95 1150 19200 3.37373 1.63178 31.9534 90.3768 127.463 127.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 0.000256 1024 410 750 60160 5.83232 3.38675 65.7879 105.102 180.242 180.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 3.2e-05 1024 165 400 194560 127.075 26.921 128.769 845.963 1128.97 1129.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 3.2e-05 1024 500 1200 486400 66.5751 26.9169 910.831 845.863 1850.4 1850.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 3.2e-05 1024 120 550 579840 47.1508 26.9196 467.333 847.116 1388.68 1388.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 0.000512 1024 82 400 3840 5.40602 1.63226 3.26506 90.428 100.883 101.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1650 0.000256 4096 190 850 73040 13.9781 270.569 422.731 707.323 707.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 20 50 370 3.2e-05 512 102 200 40960 76.6162 13.1523 9.55459 412.281 511.85 512.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 6.4e-05 512 60 300 302080 10.4761 6.71334 48.2849 209.643 275.245 275.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 6.4e-05 2048 70 850 306880 28.4261 394.873 837.8 1261.15 1261.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 0.000512 1024 95 1150 19200 3.3824 1.64093 22.2061 90.0208 117.383 117.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 0.000256 1024 410 750 58880 5.81114 3.37021 45.1678 103.348 157.824 157.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 3.2e-05 1024 165 400 184320 126.307 26.4344 85.237 824.21 1062.43 1062.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 3.2e-05 1024 500 1200 481280 67.1318 26.8881 620.734 837.915 1552.89 1553.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 3.2e-05 1024 120 550 578560 47.2542 27.0029 321.511 837.896 1233.82 1233.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 0.000512 1024 82 400 2560 5.5128 1.63923 2.25837 90.0545 99.6162 99.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1650 0.000256 4096 190 850 72960 13.9772 187.541 418.715 620.276 620.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 20 50 370 3.2e-05 512 102 200 30720 77.9391 13.1618 7.3455 412.717 511.41 511.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 6.4e-05 512 60 300 301440 10.439 6.7151 40.7997 209.038 267.122 267.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 6.4e-05 2048 70 850 306720 28.3892 334.543 838.376 1201.35 1201.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 0.000512 1024 95 1150 19200 3.39101 1.64454 19.781 90.0796 115.022 115.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 0.000256 1024 410 750 59520 5.80451 3.37414 38.2838 103.558 151.144 151.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 3.2e-05 1024 165 400 184320 126.445 26.4705 72.6128 825.097 1050.87 1051.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 3.2e-05 1024 500 1200 476160 65.9921 26.5262 520.868 825.082 1438.69 1438.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 3.2e-05 1024 120 550 576000 47.2471 26.8446 271.1 835.362 1180.71 1180.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 0.000512 1024 82 400 3840 5.43382 1.64429 2.80195 89.9037 99.9398 100.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1650 0.000256 4096 190 850 72720 13.9688 158.838 418.253 591.102 591.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 20 50 370 3.2e-05 512 102 200 40960 76.6596 13.1502 9.68582 412.286 512.031 512.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 6.4e-05 512 60 300 299520 10.4045 6.67245 37.5531 207.98 262.737 262.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 6.4e-05 2048 70 850 306560 28.4201 308.879 837.165 1174.53 1174.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 0.000512 1024 95 1150 17920 3.47203 1.64813 16.7706 91.1811 113.201 113.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 0.000256 1024 410 750 58880 5.84154 3.3712 36.1303 103.542 149.035 149.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 3.2e-05 1024 165 400 163840 130.661 26.4368 60.9194 824.236 1042.5 1042.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 3.2e-05 1024 500 1200 471040 66.4763 26.4572 477.111 824.202 1394.46 1394.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 3.2e-05 1024 120 550 578560 47.2818 26.9046 252.207 837.909 1164.46 1164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 320 0.000512 1024 82 400 0 1.51837 0.004256 87.8515 89.4585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1650 0.000256 4096 190 850 72640 15.4886 146.644 505.61 667.87 578.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 20 50 370 3.2e-05 512 102 200 51200 75.9351 13.1589 12.0464 412.423 513.81 513.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 6.4e-05 512 60 300 300800 10.4276 6.70038 36.4084 208.512 262.175 262.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 6.4e-05 2048 70 850 306400 28.3808 295.973 837.123 1161.54 1161.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 0.000512 1024 95 1150 19200 3.41344 1.64659 18.3108 90.2399 113.739 113.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 0.000256 1024 410 750 57600 5.91472 3.37715 34.1161 103.668 147.224 147.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 3.2e-05 1024 165 400 153600 132.287 26.4871 120.651 824.501 1104.17 1104.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 3.2e-05 1024 500 1200 460800 68.2841 26.8492 446.879 824.476 1366.71 1366.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 3.2e-05 1024 120 550 576000 46.9888 26.8452 240.504 833.036 1147.53 1147.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 370 3.2e-05 512 102 180 77824 74.4741 13.3363 19.1545 417.965 525.175 525.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 6.4e-05 512 60 300 302592 10.4519 6.71578 55.055 209.702 282.049 282.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 6.4e-05 2048 70 840 307168 28.5231 455.258 838.621 1322.45 1322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 440 0.000512 1024 95 1140 18944 3.44029 1.66298 24.897 88.8254 118.951 119.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 0.000256 1024 410 720 60160 5.88678 3.43427 50.8124 104.964 165.224 165.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 500 3.2e-05 1024 165 420 196608 126.339 26.8103 182.726 835.578 1171.7 1171.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 3.2e-05 1024 500 1200 479232 67.5335 26.878 719.41 838.305 1652.34 1652.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1350 3.2e-05 1024 120 600 584192 46.8449 26.8786 494.998 838.358 1407.24 1407.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 0.000512 1024 82 420 5632 5.31331 1.66707 5.0608 92.1824 104.379 104.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1650 0.000256 4096 190 840 73216 13.9837 217.259 419.362 650.649 650.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 370 3.2e-05 512 102 180 73728 75.0332 13.3495 18.0363 417.715 524.373 524.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 6.4e-05 512 60 300 302592 10.4695 6.71392 36.6126 209.585 263.51 263.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 6.4e-05 2048 70 840 307136 28.422 300.386 838.078 1166.93 1166.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 440 0.000512 1024 95 1140 18944 3.44611 1.66682 16.6795 91.6154 113.535 113.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 0.000256 1024 410 720 59904 5.87699 3.42877 33.6816 104.599 147.711 147.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 500 3.2e-05 1024 165 420 196608 126.363 26.8209 172.815 835.064 1161.31 1161.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 3.2e-05 1024 500 1200 475136 67.8529 26.8434 467.122 835.052 1397.08 1397.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1350 3.2e-05 1024 120 600 583680 46.9362 26.8762 386.094 837.833 1297.9 1298.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 0.000512 1024 82 420 5120 5.36928 1.66912 4.69712 93.1725 105.062 105.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1650 0.000256 4096 190 840 73152 13.9817 142.57 419.037 575.633 575.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 370 3.2e-05 512 102 180 61440 74.8208 13.1441 15.0181 412.578 515.804 515.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 6.4e-05 512 60 300 301824 10.5101 6.71334 85.9135 209.434 312.699 312.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 6.4e-05 2048 70 840 307104 28.4413 245.215 838.831 1112.53 1112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 440 0.000512 1024 95 1140 18432 3.41731 1.63472 13.2885 91.0201 109.486 109.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 0.000256 1024 410 720 59136 5.88813 3.41968 27.234 104.383 141.053 141.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 500 3.2e-05 1024 165 420 184320 126.792 26.4359 189.345 824.817 1167.63 1167.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 3.2e-05 1024 500 1200 473088 67.5307 26.7281 380.081 833.042 1307.59 1307.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1350 3.2e-05 1024 120 600 582144 46.8942 26.8641 348.987 837.138 1260.04 1260.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 320 0.000512 1024 82 420 4608 5.33558 1.63408 4.15235 92.6397 103.916 104.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1650 0.000256 4096 190 840 73152 13.9856 115.247 419.447 548.723 548.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 370 3.2e-05 512 102 180 65536 75.5543 13.3471 16.1639 418.099 523.408 523.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 6.4e-05 512 60 300 302080 10.5195 6.71482 83.7257 209.802 310.888 311.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1880 6.4e-05 2048 70 840 307072 28.4261 772.437 838.769 1639.68 1639.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 440 0.000512 1024 95 1140 18432 3.47302 1.67248 11.9734 93.3099 110.556 110.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1390 0.000256 1024 410 720 59392 5.91283 3.40886 24.633 104.774 138.854 138.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 500 3.2e-05 1024 165 420 196608 126.594 26.8288 200.958 835.853 1190.47 1190.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 3.2e-05 1024 500 1200 475136 67.8855 26.8247 329.898 835.84 1260.66 1260.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1350 3.2e-05 1024 120 600 583680 47.1984 26.908 713.281 838.555 1626.1 1626.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 320 0.000512 1024 82 420 4096 5.47728 1.67318 3.74931 92.8604 103.91 104.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1650 0.000256 4096 190 840 73088 13.9758 99.6905 419.387 533.098 533.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 370 3.2e-05 512 102 180 76800 75.0706 13.398 26.5475 419.065 534.329 534.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 6.4e-05 512 60 300 302400 10.5184 6.73162 74.1313 209.562 301.077 301.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 6.4e-05 2048 70 840 307160 28.4324 627.606 838.058 1494.14 1494.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 440 0.000512 1024 95 1140 18560 3.44259 1.64483 34.0971 90.2691 129.586 129.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 0.000256 1024 410 720 60160 5.91306 3.44678 71.3982 104.905 185.788 185.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 500 3.2e-05 1024 165 420 199680 126.244 26.9454 246.499 837.78 1237.72 1237.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 3.2e-05 1024 500 1200 478720 67.7586 26.9434 1004.19 837.772 1936.89 1937.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1350 3.2e-05 1024 120 600 584320 46.8485 26.9407 648.038 837.74 1559.73 1559.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 0.000512 1024 82 420 5120 5.29427 1.62774 6.7447 89.9758 103.796 103.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1650 0.000256 4096 190 840 73200 13.9973 296.37 419.041 729.455 729.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 370 3.2e-05 512 102 180 71680 75.1856 13.3901 24.8603 419.098 532.773 532.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 6.4e-05 512 60 300 302080 10.4829 6.72154 47.697 209.593 274.622 274.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 6.4e-05 2048 70 840 307120 28.4149 390.193 838.074 1256.73 1256.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 440 0.000512 1024 95 1140 17920 3.43277 1.62797 20.6494 89.9132 115.752 115.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 0.000256 1024 410 720 59520 5.85766 3.40621 43.9913 104.102 157.485 157.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 500 3.2e-05 1024 165 420 194560 127.158 26.9241 215.867 837.843 1208.04 1208.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 3.2e-05 1024 500 1200 476160 67.9701 26.9248 618.131 837.817 1551.06 1551.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1350 3.2e-05 1024 120 600 583680 46.8209 26.92 461.445 838.419 1373.76 1373.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 0.000512 1024 82 420 5120 5.29366 1.63226 6.6985 89.9951 103.771 103.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1650 0.000256 4096 190 840 73120 13.9956 186.417 418.882 619.336 619.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 370 3.2e-05 512 102 180 61440 75.0243 13.1716 20.1572 412.322 520.923 521.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 6.4e-05 512 60 300 301440 10.5168 6.73008 39.1774 209.545 266.096 266.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 6.4e-05 2048 70 840 307080 28.4458 318.715 838.191 1185.39 1185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 440 0.000512 1024 95 1140 18240 3.43171 1.63238 17.3294 89.9624 112.486 112.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 0.000256 1024 410 720 59520 5.92544 3.43635 36.0651 104.599 150.156 150.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 500 3.2e-05 1024 165 420 184320 126.629 26.6469 202.658 824.288 1180.46 1180.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 3.2e-05 1024 500 1200 476160 67.6998 26.8744 505.421 835.123 1435.33 1435.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1350 3.2e-05 1024 120 600 583680 46.8954 26.932 391.355 837.181 1302.52 1302.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 0.000512 1024 82 420 3840 5.42496 1.63021 5.2488 90.0732 102.53 102.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1650 0.000256 4096 190 840 73080 13.9859 151.935 418.953 584.919 584.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 370 3.2e-05 512 102 180 61440 74.8693 13.1458 20.9804 412.19 521.434 521.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 6.4e-05 512 60 300 302080 10.4764 6.7143 33.4809 209.667 260.471 260.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 6.4e-05 2048 70 840 307040 28.4427 270.127 837.876 1136.5 1136.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 440 0.000512 1024 95 1140 17920 3.44419 1.6425 14.7795 89.9975 109.994 110.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 0.000256 1024 410 720 58880 5.81744 3.38874 30.2785 103.338 142.954 143.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 500 3.2e-05 1024 165 420 184320 126.372 26.4376 202.614 824.029 1179.7 1179.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 3.2e-05 1024 500 1200 471040 68.7412 26.8885 423.846 837.954 1357.65 1357.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1350 3.2e-05 1024 120 600 583680 46.7476 27.0991 440.653 837.714 1352.38 1352.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 0.000512 1024 82 420 5120 5.30035 1.6425 6.55552 90.6362 104.289 104.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1650 0.000256 4096 190 840 72960 13.9776 128.354 418.372 560.753 560.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 370 3.2e-05 512 102 180 73728 74.6145 13.3087 22.0892 416.223 526.49 526.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 6.4e-05 512 60 300 302208 10.4879 6.72429 67.7035 209.436 294.484 294.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 6.4e-05 2048 70 840 307152 28.4344 575.023 837.86 1441.36 1441.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 0.000512 1024 95 1140 18816 3.42733 1.64864 31.9969 90.3551 127.554 127.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 0.000256 1024 410 720 59904 5.8953 3.43654 65.0665 104.716 179.247 179.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 3.2e-05 1024 165 420 196608 125.624 26.7593 214.305 832.089 1199.04 1199.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 3.2e-05 1024 500 1200 476160 67.999 26.9 920.203 836.201 1851.53 1851.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 1350 3.2e-05 1024 120 600 583680 46.8039 26.919 531.368 837.535 1442.79 1442.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 0.000512 1024 82 420 4608 5.32742 1.63424 3.80899 89.8201 100.75 100.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1650 0.000256 4096 190 840 73200 13.9817 271.274 418.976 704.277 704.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 370 3.2e-05 512 102 180 61440 74.8718 13.1502 18.2873 412.229 518.785 518.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 6.4e-05 512 60 300 301824 10.4513 6.71341 45.251 209.259 271.808 271.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 6.4e-05 2048 70 840 307104 28.4344 361.943 838.062 1228.49 1228.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 0.000512 1024 95 1140 18432 3.41501 1.6359 19.7632 89.9235 114.865 114.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 0.000256 1024 410 720 59136 5.89354 3.42419 40.7364 104.297 154.477 154.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 3.2e-05 1024 165 420 184320 126.407 26.4374 176.453 824.131 1153.68 1153.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 3.2e-05 1024 500 1200 473088 67.5679 26.8127 572.967 832.339 1499.91 1500.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1350 3.2e-05 1024 120 600 582144 46.7708 26.8659 334.22 837.009 1245.03 1245.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 0.000512 1024 82 420 4608 5.33754 1.63661 2.86102 89.983 99.9741 100.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1650 0.000256 4096 190 840 73152 13.9836 171.705 419.077 604.809 604.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 370 3.2e-05 512 102 180 55296 74.7826 13.0641 16.8167 408.705 513.614 513.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 6.4e-05 512 60 300 301824 10.4868 6.72445 36.7308 209.745 263.817 263.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 6.4e-05 2048 70 840 307008 28.3976 297.165 838.735 1164.34 1164.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 440 0.000512 1024 95 1140 17280 3.43843 1.60848 15.6344 89.5218 110.333 110.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 0.000256 1024 410 720 58752 5.87437 3.40173 33.0493 103.947 146.401 146.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 3.2e-05 1024 165 420 184320 124.803 26.2586 177.626 816.733 1145.66 1145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 3.2e-05 1024 500 1200 470016 67.4706 26.5776 464.964 829.082 1388.31 1388.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1350 3.2e-05 1024 120 600 582912 46.8743 26.9169 274.097 838.384 1186.43 1186.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 0.000512 1024 82 420 2304 5.31693 1.55206 3.11894 87.962 98.1043 98.2354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1650 0.000256 4096 190 840 73008 13.9736 141.228 418.985 574.246 574.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 370 3.2e-05 512 102 180 49152 76.1526 13.145 14.6173 412.647 516.804 517.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 6.4e-05 512 60 300 301056 10.4949 6.71693 32.9733 209.502 259.816 259.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 6.4e-05 2048 70 840 307008 28.4338 266.94 838.929 1134.35 1134.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 440 0.000512 1024 95 1140 18432 3.43309 1.6425 14.7496 80.7099 100.665 100.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 0.000256 1024 410 720 58368 5.85325 3.38979 30.2408 103.486 143.097 143.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 500 3.2e-05 1024 165 420 172032 129.385 26.4315 156.994 824.945 1138 1138.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 3.2e-05 1024 500 1200 466944 67.1985 26.4417 417.023 824.936 1335.82 1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1350 3.2e-05 1024 120 600 580608 47.03 26.8657 338.957 837.328 1250.34 1250.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 0.000512 1024 82 420 3072 5.24643 1.55866 3.95434 88.0784 98.9901 99.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1650 0.000256 4096 190 840 72960 13.9899 128.063 418.933 561.031 561.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 370 3.2e-05 512 102 180 61440 74.9029 13.1564 18.3737 412.722 519.414 519.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 6.4e-05 512 60 300 299520 10.4807 6.71334 28.5058 209.037 254.861 254.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 6.4e-05 2048 70 840 306960 28.4473 232.374 838.862 1099.73 1099.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 440 0.000512 1024 95 1140 17280 3.48205 1.64192 12.779 90.1772 108.206 108.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 0.000256 1024 410 720 57600 5.90154 3.39558 25.5444 103.556 138.527 138.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 500 3.2e-05 1024 165 420 184320 126.603 26.4745 177.826 825.105 1156.26 1156.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 3.2e-05 1024 500 1200 460800 68.2445 26.5624 357.105 825.079 1277.21 1277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1350 3.2e-05 1024 120 600 579840 46.8967 26.8455 317.664 835.938 1227.51 1227.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 320 0.000512 1024 82 420 3840 5.43098 1.64144 5.00118 76.1068 88.3361 88.4715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1650 0.000256 4096 190 840 72960 13.9983 110.404 419.278 543.728 543.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 60 370 3.2e-05 512 102 180 78848 74.6135 13.3878 19.6691 418.402 526.315 526.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 6.4e-05 512 60 300 302400 10.5136 6.72896 67.1672 209.533 294.069 294.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 6.4e-05 2048 70 840 307160 28.393 551.027 838.138 1417.62 1417.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 0.000512 1024 95 1140 18816 3.4625 1.66765 30.3821 90.6368 126.278 126.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 0.000256 1024 410 720 60032 5.90435 3.41997 62.1724 104.759 176.399 176.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 3.2e-05 1024 165 420 200704 125.933 26.9224 203.462 836.452 1193.01 1193.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 3.2e-05 1024 500 1200 476672 68.0452 26.9292 873.28 837.008 1805.47 1805.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 3.2e-05 1024 120 600 584192 46.9055 26.9492 502.693 837.667 1414.38 1414.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 0.000512 1024 82 420 4480 5.36803 1.63862 3.49622 90.0104 100.669 100.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1650 0.000256 4096 190 840 73192 13.9916 261.868 419.151 695.053 695.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 60 370 3.2e-05 512 102 180 71680 74.2161 13.2033 17.3131 413.683 518.663 518.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 6.4e-05 512 60 300 301952 10.4538 6.71949 43.1954 209.299 269.797 269.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 6.4e-05 2048 70 840 307104 28.3946 350.933 838.228 1217.63 1217.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 0.000512 1024 95 1140 17920 3.45926 1.64291 18.7252 90.1203 114.077 114.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 0.000256 1024 410 720 60032 5.89536 3.41421 39.5893 104.849 153.891 153.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 3.2e-05 1024 165 420 186368 126.694 26.6322 171.404 827.019 1152 1152.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 3.2e-05 1024 500 1200 473088 68.2891 26.8959 550.066 836.605 1482.07 1482.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 3.2e-05 1024 120 600 582400 46.817 26.8919 318.492 836.645 1229 1229.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 0.000512 1024 82 420 3584 5.31389 1.58483 2.55914 88.9674 98.581 98.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1650 0.000256 4096 190 840 73136 13.9924 166.937 419.2 600.177 600.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 370 3.2e-05 512 102 180 64512 75.9288 13.3841 17.6836 418.861 526.101 526.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 6.4e-05 512 60 300 301056 10.5201 6.7255 36.669 209.504 263.547 263.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 6.4e-05 2048 70 840 306936 28.3935 295.997 838.621 1163.06 1163.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 0.000512 1024 95 1140 17472 3.38995 1.58886 16.0021 89.0397 110.147 110.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 0.000256 1024 410 720 59136 5.96371 3.44442 33.2515 105.01 147.791 147.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 3.2e-05 1024 165 420 193536 127.412 26.9254 176.6 837.377 1168.56 1168.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 3.2e-05 1024 500 1200 473088 68.3863 26.9317 462.43 837.371 1395.34 1395.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 1350 3.2e-05 1024 120 600 583296 46.8651 26.9189 273.551 838.898 1186.39 1186.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 0.000512 1024 82 420 2688 5.41968 1.58778 2.39158 88.9732 98.5238 98.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1650 0.000256 4096 190 840 73080 13.9869 139.8 419.543 573.369 573.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 370 3.2e-05 512 102 180 57344 73.8552 13.0489 15.6194 404.462 507.238 507.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 6.4e-05 512 60 300 301056 10.4908 6.7185 31.9034 209.549 258.789 258.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 6.4e-05 2048 70 840 306880 28.4504 259.834 838.603 1126.93 1126.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 0.000512 1024 95 1140 16128 3.45347 1.60035 13.186 89.1157 107.486 107.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 0.000256 1024 410 720 59136 5.85101 3.40438 28.7583 103.874 142.015 142.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 3.2e-05 1024 165 420 172032 125.803 26.2204 147.319 808.757 1108.35 1108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 3.2e-05 1024 500 1200 458752 68.7417 26.5154 393.162 827.811 1316.46 1316.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1350 3.2e-05 1024 120 600 580608 46.9343 26.8674 238.912 837.409 1150.28 1150.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 60 320 0.000512 1024 82 420 0 1.51456 0.004224 86.8596 88.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1650 0.000256 4096 190 840 73024 15.495 123.441 506.347 645.411 557.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 370 3.2e-05 512 102 180 35840 76.5471 13.0888 9.77946 408.918 508.582 508.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 6.4e-05 512 60 300 300160 10.5185 6.73206 28.2226 209.078 254.681 254.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 6.4e-05 2048 70 840 306880 28.3931 231.996 837.94 1098.38 1098.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 440 0.000512 1024 95 1140 17920 3.44045 1.62246 12.5581 89.79 107.534 107.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 0.000256 1024 410 720 58240 5.83018 3.37101 25.2436 102.654 137.228 137.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 500 3.2e-05 1024 165 420 179200 126.382 26.3207 156.685 817.488 1127.12 1127.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 3.2e-05 1024 500 1200 448000 69.178 26.3178 340.875 817.56 1254.15 1254.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1350 3.2e-05 1024 120 600 582400 46.8302 27.0178 303.182 835.463 1212.66 1212.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 60 320 0.000512 1024 82 420 0 1.51552 0.004096 86.7228 88.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1650 0.000256 4096 190 840 72800 15.4821 108.563 504.902 629.072 540.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 60 370 3.2e-05 512 102 180 73728 75.0266 13.3428 16.8201 418.062 523.497 523.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 6.4e-05 512 60 300 302592 10.4569 6.71933 64.8441 209.759 291.906 292.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 6.4e-05 2048 70 840 307136 28.4641 524.357 838.759 1391.62 1391.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 0.000512 1024 95 1140 18944 3.44333 1.66826 29.1676 90.6074 125.014 125.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 0.000256 1024 410 720 59904 5.8792 3.4056 59.2659 104.68 173.356 173.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 3.2e-05 1024 165 420 196608 126.018 26.8264 132.78 835.771 1121.64 1121.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 3.2e-05 1024 500 1200 475136 67.8548 26.8246 824.011 835.738 1754.64 1754.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 3.2e-05 1024 120 600 583680 46.7722 26.882 476.401 839.371 1389.58 1389.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 0.000512 1024 82 420 5120 5.38192 1.66518 3.78771 90.6503 101.641 101.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1650 0.000256 4096 190 840 73152 13.9858 247.514 419.326 680.869 680.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 60 370 3.2e-05 512 102 180 65536 75.5624 13.3448 14.5798 418.071 521.808 521.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 6.4e-05 512 60 300 302080 10.4783 6.71923 44.1015 209.778 271.203 271.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 6.4e-05 2048 70 840 307072 28.4594 358.613 838.707 1225.84 1225.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 0.000512 1024 95 1140 18432 3.47427 1.66957 19.5989 90.7182 115.594 115.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 0.000256 1024 410 720 59392 5.91347 3.40992 40.0274 104.759 154.255 154.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 3.2e-05 1024 165 420 196608 126.131 26.8247 90.5044 835.785 1079.49 1079.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 3.2e-05 1024 500 1200 475136 67.8653 26.8268 551.966 835.776 1482.65 1482.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 3.2e-05 1024 120 600 583680 46.7641 26.878 326.06 839.105 1238.96 1239.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 0.000512 1024 82 420 4096 5.47475 1.67126 2.87482 90.736 100.909 101.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1650 0.000256 4096 190 840 73088 13.9776 169.771 419.236 603.029 603.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 60 370 3.2e-05 512 102 180 49152 76.0828 13.144 10.8204 412.304 512.599 512.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 6.4e-05 512 60 300 301056 10.4916 6.7153 36.5732 209.324 263.232 263.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 6.4e-05 2048 70 840 307008 28.4344 299.362 838.071 1165.93 1165.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 0.000512 1024 95 1140 18432 3.42963 1.64496 15.98 90.0515 111.233 111.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 0.000256 1024 410 720 58368 5.85142 3.3727 33.2122 103.394 145.976 146.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 3.2e-05 1024 165 420 172032 129.431 26.4335 141.85 824.26 1122.22 1122.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 3.2e-05 1024 500 1200 466944 67.1793 26.4356 451.112 824.231 1369.17 1369.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 3.2e-05 1024 120 600 580608 46.9976 26.8595 270.084 836.575 1180.68 1180.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 0.000512 1024 82 420 3072 5.25107 1.55923 2.6233 87.9354 97.5264 97.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1650 0.000256 4096 190 840 72960 13.9874 141.431 418.578 574.041 574.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 60 370 3.2e-05 512 102 180 65536 75.5508 13.3485 14.2512 417.812 521.214 521.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 6.4e-05 512 60 300 301056 10.4446 6.7113 34.0365 209.009 260.327 260.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 6.4e-05 2048 70 840 306944 28.4178 278.143 838.005 1144.63 1144.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 0.000512 1024 95 1140 16384 3.36845 1.56198 13.5002 88.0848 106.641 106.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 0.000256 1024 410 720 59392 5.92688 3.41053 30.9478 104.851 145.283 145.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 3.2e-05 1024 165 420 196608 126.386 26.8245 159.98 835.27 1148.71 1148.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 3.2e-05 1024 500 1200 475136 67.8801 26.8247 420.569 835.245 1350.74 1350.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 3.2e-05 1024 120 600 581632 46.7236 26.828 251.923 835.835 1161.47 1161.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 320 0.000512 1024 82 420 0 1.56474 0.004352 87.8585 89.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1650 0.000256 4096 190 840 72960 15.5409 130.901 506.888 653.46 564.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 370 3.2e-05 512 102 180 40960 76.6517 13.1439 10.3192 412.775 513.141 513.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 6.4e-05 512 60 300 299520 10.4038 6.66858 30.7795 208.23 256.209 256.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 6.4e-05 2048 70 840 306880 28.4636 254.032 838.852 1121.4 1121.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 0.000512 1024 95 1140 17920 3.47274 1.64979 13.5957 90.2675 109.111 109.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 0.000256 1024 410 720 58880 5.84275 3.39971 28.4099 103.67 141.448 141.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 3.2e-05 1024 165 420 163840 130.978 26.4444 131.513 825.189 1114.38 1114.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 3.2e-05 1024 500 1200 450560 69.8263 26.4431 365.003 825.195 1286.69 1286.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1350 3.2e-05 1024 120 600 583680 46.8155 26.8882 233.064 839.508 1146.44 1146.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 320 0.000512 1024 82 420 0 1.52166 0.00544 86.8536 88.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1650 0.000256 4096 190 840 72640 15.4732 118.983 504.798 639.382 550.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 370 3.2e-05 512 102 192 40960 77.85 13.3428 10.4184 418.061 519.919 520.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 6.4e-05 512 60 320 303360 10.4504 6.72109 55.8992 209.753 282.955 283.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 6.4e-05 2048 70 832 307232 28.4031 444.734 838.883 1312.07 1312.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 440 0.000512 1024 95 1152 18944 3.43926 1.66614 24.9421 90.7531 120.935 121.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 0.000256 1024 410 768 58880 5.94794 3.43654 52.1925 104.99 166.694 166.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 500 3.2e-05 1024 165 448 176128 130.828 26.8895 158.081 835.867 1151.91 1152.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 3.2e-05 1024 500 1216 485376 66.6589 26.878 729.475 838.524 1661.77 1661.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1350 3.2e-05 1024 120 576 583168 46.9281 26.8817 433.146 839.233 1346.35 1346.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.000512 1024 82 448 3072 5.5425 1.66269 3.10963 92.8595 103.331 103.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1650 0.000256 4096 190 832 73248 13.9879 212.32 419.404 645.755 645.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 370 3.2e-05 512 102 192 40960 77.9194 13.3442 10.3407 418.01 519.861 520.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 6.4e-05 512 60 320 303104 10.4618 6.72154 36.7556 209.733 263.798 263.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 6.4e-05 2048 70 832 307200 28.4058 288.342 838.711 1155.51 1155.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 440 0.000512 1024 95 1152 18944 3.44989 1.66794 16.4344 90.5922 112.27 112.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 0.000256 1024 410 768 58368 5.95837 3.4248 33.6693 104.673 147.854 147.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 500 3.2e-05 1024 165 448 172032 131.412 26.8237 147.004 835.683 1141.17 1141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 3.2e-05 1024 500 1216 483328 66.5828 26.8227 466.465 835.658 1395.74 1395.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1350 3.2e-05 1024 120 576 582656 47.0257 26.8834 346.221 839.007 1259.3 1259.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.000512 1024 82 448 3072 5.54771 1.66662 3.1185 92.378 102.863 103.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1650 0.000256 4096 190 832 73216 13.9849 135.805 419.313 569.146 569.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 370 3.2e-05 512 102 192 24576 78.4694 13.1441 6.36586 412.543 510.761 510.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 6.4e-05 512 60 320 302592 10.4853 6.7113 87.6931 209.418 314.439 314.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 6.4e-05 2048 70 832 307104 28.4119 238.509 838.554 1105.52 1105.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 440 0.000512 1024 95 1152 18432 3.4161 1.63635 13.1545 89.9566 108.288 108.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 0.000256 1024 410 768 58368 5.92 3.4288 28.3202 104.371 142.173 142.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 500 3.2e-05 1024 165 448 159744 131.428 26.4236 153.406 824.729 1136.23 1136.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 3.2e-05 1024 500 1216 479232 66.5482 26.7223 384.105 832.956 1310.55 1310.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1350 3.2e-05 1024 120 576 582144 46.8906 26.8664 315.284 837.055 1226.26 1226.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.000512 1024 82 448 1536 5.57626 1.63453 1.79635 91.6811 100.846 100.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1650 0.000256 4096 190 832 73152 13.9884 112.097 419.15 545.281 545.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 370 3.2e-05 512 102 192 32768 78.7777 13.3494 8.36605 418.127 518.871 519.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 6.4e-05 512 60 320 303104 10.5083 6.71581 87.4425 209.815 314.615 314.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1880 6.4e-05 2048 70 832 307072 28.493 763.836 838.689 1631.06 1631.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 440 0.000512 1024 95 1152 18432 3.48214 1.67213 11.8648 93.3373 110.482 110.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1390 0.000256 1024 410 768 58368 5.95955 3.40973 25.2742 104.777 139.55 139.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 500 3.2e-05 1024 165 448 163840 132.674 26.8227 158.078 835.916 1153.74 1153.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 3.2e-05 1024 500 1216 483328 66.5433 26.8226 333.947 835.899 1263.43 1263.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1350 3.2e-05 1024 120 576 581632 47.4275 26.9159 647.854 838.623 1560.99 1561.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 320 0.000512 1024 82 448 2048 5.61622 1.67299 2.01459 93.2604 102.721 102.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1650 0.000256 4096 190 832 73088 13.9756 97.3295 419.16 530.509 530.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 370 3.2e-05 512 102 192 40960 78.1816 13.4062 14.3671 419.464 525.658 525.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 6.4e-05 512 60 320 303360 10.4743 6.73229 73.4274 209.762 300.527 300.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 6.4e-05 2048 70 832 307200 28.4149 598.313 838.84 1465.61 1465.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 440 0.000512 1024 95 1152 18880 3.43302 1.64301 33.8271 90.3142 129.348 129.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 0.000256 1024 410 768 58880 5.97571 3.4473 71.5053 105.008 186.064 186.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 500 3.2e-05 1024 165 448 179200 130.48 26.9476 213.697 838.581 1209.96 1210.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 3.2e-05 1024 500 1216 486400 66.6494 26.945 991.315 838.579 1923.71 1923.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1350 3.2e-05 1024 120 576 583040 46.9727 26.9413 521.999 838.677 1434.75 1434.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.000512 1024 82 448 2560 5.51306 1.6295 3.49283 89.9434 100.734 100.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1650 0.000256 4096 190 832 73240 13.9888 284.443 419.411 717.903 717.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 370 3.2e-05 512 102 192 40960 78.1732 13.3898 14.454 419.443 525.702 525.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 6.4e-05 512 60 320 303360 10.4478 6.72435 47.0433 209.767 274.11 274.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 6.4e-05 2048 70 832 307120 28.4447 365.15 838.637 1232.28 1232.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 440 0.000512 1024 95 1152 18560 3.40861 1.63331 20.4423 89.985 115.596 115.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 0.000256 1024 410 768 58240 5.91728 3.40787 43.537 104.189 157.179 157.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 500 3.2e-05 1024 165 448 174080 131.204 26.9186 189.473 838.552 1186.4 1186.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 3.2e-05 1024 500 1216 486400 66.5895 26.9195 607.97 838.52 1540.21 1540.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1350 3.2e-05 1024 120 576 582400 46.9386 26.9213 401.135 838.565 1313.71 1313.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.000512 1024 82 448 2560 5.50989 1.63024 3.54966 90.0503 100.896 101.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1650 0.000256 4096 190 832 73200 14.0069 173.412 419.365 606.827 606.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 370 3.2e-05 512 102 192 30720 78.0486 13.1773 10.2923 412.26 514.019 514.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 6.4e-05 512 60 320 302400 10.4896 6.72973 38.6252 209.406 265.377 265.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 6.4e-05 2048 70 832 307080 28.4372 302.249 837.919 1168.65 1168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 440 0.000512 1024 95 1152 18240 3.4409 1.63264 16.7854 89.9424 111.933 112.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 0.000256 1024 410 768 58560 5.97165 3.44029 35.9682 104.584 150.09 150.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 500 3.2e-05 1024 165 448 168960 130.122 26.55 182.068 824.152 1163.14 1163.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 3.2e-05 1024 500 1216 483840 66.6348 26.9187 497.646 834.433 1425.84 1426.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1350 3.2e-05 1024 120 576 581760 47.1125 26.9359 338.806 836.983 1249.99 1250.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.000512 1024 82 448 1920 5.57488 1.63059 2.85251 90.2736 100.485 100.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1650 0.000256 4096 190 832 73080 13.9924 144.024 419.75 577.811 577.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 370 3.2e-05 512 102 192 20480 79.0333 13.146 7.23952 412.529 512.194 512.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 6.4e-05 512 60 320 303360 10.4444 6.72016 33.5363 209.775 260.601 260.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 6.4e-05 2048 70 832 307040 28.4355 259.01 838.451 1125.94 1125.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 440 0.000512 1024 95 1152 17920 3.4447 1.6425 14.2589 90.0299 109.501 109.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 0.000256 1024 410 768 57600 5.87949 3.39152 30.9374 103.418 143.757 143.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 500 3.2e-05 1024 165 448 163840 130.626 26.431 177.476 824.729 1159.51 1159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 3.2e-05 1024 500 1216 481280 67.1313 26.8841 425.854 838.425 1358.51 1358.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1350 3.2e-05 1024 120 576 581120 46.949 26.8835 346.142 839.181 1259.32 1259.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 0.000512 1024 82 448 2560 5.5073 1.64646 3.50214 90.3542 101.165 101.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1650 0.000256 4096 190 832 73120 13.9879 123.737 419.279 557.047 557.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 370 3.2e-05 512 102 192 25600 78.465 13.1734 9.13933 412.652 513.681 513.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 6.4e-05 512 60 320 302400 10.4997 6.72528 109.093 209.638 336.084 336.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 6.4e-05 2048 70 832 307000 28.4308 237.148 838.64 1104.26 1104.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 440 0.000512 1024 95 1152 17600 3.4752 1.64301 13.3463 90.1012 108.691 108.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 0.000256 1024 410 768 57600 5.91354 3.39696 28.3483 103.498 141.283 141.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 500 3.2e-05 1024 165 448 153600 132.178 26.5865 175.11 824.96 1159.08 1159.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 3.2e-05 1024 500 1216 473600 66.3579 26.5115 382.294 824.959 1300.34 1300.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1350 3.2e-05 1024 120 576 582400 47.009 26.9431 378.275 838.542 1290.93 1291.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 320 0.000512 1024 82 448 0 1.6425 0.004096 90.569 92.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1650 0.000256 4096 190 832 73000 15.6221 112.413 509.567 637.727 545.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 370 3.2e-05 512 102 192 36864 78.0359 13.3161 11.3573 416.671 519.627 519.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 6.4e-05 512 60 320 302976 10.449 6.71827 67.4831 209.659 294.438 294.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 6.4e-05 2048 70 832 307200 28.4686 552.384 838.766 1419.66 1419.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 0.000512 1024 95 1152 18816 3.43037 1.65091 31.402 90.4089 127.022 127.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 0.000256 1024 410 768 58752 5.94899 3.4327 65.7146 104.83 180.056 180.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 3.2e-05 1024 165 448 172032 130.742 26.7497 181.765 832.998 1172.5 1172.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 3.2e-05 1024 500 1216 485376 66.5819 26.8964 919.823 837.104 1850.62 1850.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 64 1350 3.2e-05 1024 120 576 582912 46.8778 26.9193 484.025 838.218 1396.2 1396.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.000512 1024 82 448 2304 5.52624 1.63104 2.32918 89.8746 99.5163 99.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1650 0.000256 4096 190 832 73248 13.9899 260.708 419.447 694.188 694.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 370 3.2e-05 512 102 192 24576 78.4726 13.1427 7.57962 412.242 511.679 511.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 6.4e-05 512 60 320 302592 10.4246 6.71478 45.1068 209.263 271.636 271.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 6.4e-05 2048 70 832 307104 28.4839 345.533 838.117 1212.18 1212.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 0.000512 1024 95 1152 18432 3.41974 1.6343 19.1767 87.8188 112.175 112.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 0.000256 1024 410 768 58368 5.91286 3.42253 41.5793 104.293 155.338 155.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 3.2e-05 1024 165 448 159744 131.211 26.5421 151.066 824.132 1133.19 1133.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 3.2e-05 1024 500 1216 479232 66.5387 26.8623 567.858 832.712 1494.19 1494.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1350 3.2e-05 1024 120 576 582144 46.7928 26.8645 305.87 836.512 1216.2 1216.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.000512 1024 82 448 1536 5.57072 1.63635 1.77027 89.8514 98.9818 99.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1650 0.000256 4096 190 832 73152 13.9853 162.904 418.844 595.78 595.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 370 3.2e-05 512 102 192 18432 78.285 13.0642 5.84496 408.49 505.929 506.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 6.4e-05 512 60 320 302976 10.4536 6.72154 36.318 209.724 263.345 263.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 6.4e-05 2048 70 832 307008 28.4283 283.69 838.502 1150.66 1150.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 0.000512 1024 95 1152 17280 3.44166 1.61088 15.3587 89.5493 110.085 110.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 0.000256 1024 410 768 57600 5.92746 3.39968 33.5335 103.928 146.917 147.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 3.2e-05 1024 165 448 147456 131.761 26.2523 140.956 816.642 1115.85 1116.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 3.2e-05 1024 500 1216 479232 66.1155 26.5754 463.12 828.988 1385.01 1385.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1350 3.2e-05 1024 120 576 582912 46.8487 27.0397 249.733 838.235 1162.01 1162.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 64 320 0.000512 1024 82 448 0 1.55443 0.004096 87.9069 89.5477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1650 0.000256 4096 190 832 73152 15.5391 135.207 507.361 658.234 568.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 370 3.2e-05 512 102 192 24576 78.5505 13.1461 7.58864 412.303 511.832 512.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 6.4e-05 512 60 320 302592 10.4512 6.71539 32.1688 209.327 258.792 258.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 6.4e-05 2048 70 832 307008 28.4192 252.049 837.936 1118.45 1118.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 440 0.000512 1024 95 1152 18432 3.4313 1.64442 14.4998 90.0382 109.738 109.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 0.000256 1024 410 768 56832 5.92048 3.38835 29.7797 103.395 142.615 142.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 500 3.2e-05 1024 165 448 147456 133.205 26.5615 134.063 824.259 1118.34 1118.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 3.2e-05 1024 500 1216 466944 67.1883 26.438 400.434 824.242 1318.52 1318.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1350 3.2e-05 1024 120 576 580608 47.0216 26.865 291.376 836.58 1202 1202.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 320 0.000512 1024 82 448 0 1.56195 0.004352 88.0213 89.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1650 0.000256 4096 190 832 72960 15.5396 120.132 506.352 642.149 552.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 370 3.2e-05 512 102 192 30720 77.9538 13.1651 9.48691 412.645 513.495 513.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 6.4e-05 512 60 320 301440 10.4338 6.71354 28.5264 208.997 254.797 254.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 6.4e-05 2048 70 832 306960 28.4283 221.332 838.554 1088.36 1088.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 440 0.000512 1024 95 1152 17280 3.49046 1.64608 12.215 90.1907 107.668 107.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 0.000256 1024 410 768 57600 5.89504 3.39773 26.3015 103.533 139.25 139.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 500 3.2e-05 1024 165 448 153600 132.128 26.4743 143.567 824.93 1127.34 1127.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 3.2e-05 1024 500 1216 476160 65.9796 26.6174 361.093 825.632 1279.54 1279.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1350 3.2e-05 1024 120 576 579840 46.9017 26.8452 274.13 835.186 1183.22 1183.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 64 320 0.000512 1024 82 448 0 1.64288 0.004096 89.9821 91.7115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1650 0.000256 4096 190 832 72960 15.6184 105.97 508.878 630.592 538.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 64 370 3.2e-05 512 102 192 43008 77.895 13.3898 11.0106 418.365 520.905 521.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 6.4e-05 512 60 320 303296 10.4932 6.73085 66.038 209.52 292.912 293.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 6.4e-05 2048 70 832 307160 28.396 519.016 837.938 1385.41 1385.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 0.000512 1024 95 1152 18816 3.46605 1.6697 29.3347 90.627 125.227 125.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 0.000256 1024 410 768 58688 5.97773 3.41949 61.5219 104.754 175.819 175.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 3.2e-05 1024 165 448 179200 130.59 26.9251 174.531 836.375 1168.67 1168.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 3.2e-05 1024 500 1216 483840 66.8765 26.9206 853.79 836.37 1784.18 1784.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 3.2e-05 1024 120 576 583296 46.9814 26.9551 450.501 837.622 1362.22 1362.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.000512 1024 82 448 2688 5.52624 1.64045 2.55539 90.1345 100.012 100.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1650 0.000256 4096 190 832 73192 13.9837 246.945 418.872 679.848 679.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 64 370 3.2e-05 512 102 192 28672 78.358 13.2 7.1529 413.618 512.577 512.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 6.4e-05 512 60 320 302848 10.45 6.72464 42.5097 209.273 269.086 269.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 6.4e-05 2048 70 832 307104 28.5201 331.149 837.96 1197.69 1197.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 0.000512 1024 95 1152 17920 3.45504 1.64256 18.2952 90.1112 113.631 113.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 0.000256 1024 410 768 58240 5.97491 3.41366 39.103 104.83 153.467 153.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 3.2e-05 1024 165 448 172032 130.13 26.5523 155.077 826.884 1138.89 1139.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 3.2e-05 1024 500 1216 480256 67.2454 26.8987 536.951 836.56 1467.87 1468.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 3.2e-05 1024 120 576 582400 46.8428 26.9045 287.796 836.508 1198.21 1198.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.000512 1024 82 448 1792 5.47056 1.58848 1.94934 88.8596 98.0195 98.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1650 0.000256 4096 190 832 73136 13.9776 156.836 420.448 591.306 591.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 370 3.2e-05 512 102 192 43008 77.9045 13.3864 11.9824 418.891 522.404 522.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 6.4e-05 512 60 320 302400 10.4703 6.72643 36.2343 209.484 263.044 263.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 6.4e-05 2048 70 832 306936 28.4408 280.302 838.38 1147.17 1147.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 0.000512 1024 95 1152 17472 3.39171 1.58646 15.1946 89.0302 109.331 109.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 0.000256 1024 410 768 57792 6.02973 3.44474 33.2035 104.999 147.802 147.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 3.2e-05 1024 165 448 172032 131.708 26.9214 154.437 837.29 1150.61 1150.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 3.2e-05 1024 500 1216 483840 66.8729 26.9251 459.655 837.273 1390.94 1391.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 64 1350 3.2e-05 1024 120 576 580608 47.1139 26.9262 246.113 837.241 1157.55 1157.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 320 0.000512 1024 82 448 0 1.58755 0.005504 88.9233 90.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1650 0.000256 4096 190 832 73080 15.5692 133.338 508.285 657.314 566.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 14 64 370 3.2e-05 512 102 192 0 13.0542 0.014336 404.289 417.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 6.4e-05 512 60 320 302848 10.4512 19.7716 31.7687 613.784 675.993 258.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 6.4e-05 2048 70 832 306880 28.41 245.899 838.275 1112.63 1112.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 0.000512 1024 95 1152 16128 3.45952 1.59315 12.6024 89.2158 107.003 107.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 0.000256 1024 410 768 57344 5.92451 3.37683 28.9744 103.854 142.258 142.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 3.2e-05 1024 165 448 143360 131.311 26.2246 122.263 808.409 1088.45 1088.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 3.2e-05 1024 500 1216 473088 66.5722 26.5137 395.563 827.615 1316.48 1316.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1350 3.2e-05 1024 120 576 580608 46.9217 26.8661 217.347 838.009 1129.3 1129.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 320 0.000512 1024 82 448 0 1.5104 0.005088 86.6003 88.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1650 0.000256 4096 190 832 73024 15.4967 117.245 505.745 638.617 550.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 370 3.2e-05 512 102 192 0 13.0936 0.014656 408.836 422.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 6.4e-05 512 60 320 302400 10.481 19.8227 28.3061 617.916 676.743 254.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 6.4e-05 2048 70 832 306880 28.3853 219.63 837.809 1085.87 1085.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 440 0.000512 1024 95 1152 17920 3.43984 1.62227 12.2735 89.9068 107.374 107.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 0.000256 1024 410 768 56000 5.93014 3.35258 25.2972 102.656 137.362 137.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 3.2e-05 1024 165 448 143360 132.868 26.3209 123.448 817.487 1100.37 1100.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 3.2e-05 1024 500 1216 465920 66.4753 26.3186 345.503 817.465 1255.99 1256.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1350 3.2e-05 1024 120 576 577920 47.1796 26.8928 194.022 835.472 1103.73 1103.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 320 0.000512 1024 82 448 0 1.51354 0.004096 86.5354 88.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1650 0.000256 4096 190 832 72800 15.4848 103.335 504.465 623.41 535.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 64 370 3.2e-05 512 102 192 40960 77.9365 13.3385 9.79744 417.7 519.021 519.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 6.4e-05 512 60 320 303104 10.4526 6.71331 66.0098 209.581 292.886 292.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 6.4e-05 2048 70 832 307200 28.414 516.187 838.089 1382.73 1382.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 0.000512 1024 95 1152 18944 3.44378 1.66675 29.3183 90.5591 125.118 125.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 0.000256 1024 410 768 58368 5.95245 3.40582 60.6359 104.6 174.721 174.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 3.2e-05 1024 165 448 172032 130.942 27.3679 112.748 835.057 1106.36 1106.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 3.2e-05 1024 500 1216 483328 66.57 26.825 842.955 835.025 1771.6 1771.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 3.2e-05 1024 120 576 582656 46.9038 26.876 450.338 838.079 1362.35 1362.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.000512 1024 82 448 3072 5.54506 1.66474 2.86922 91.1872 101.421 101.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1650 0.000256 4096 190 832 73216 13.9954 246.459 419.057 679.557 679.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 64 370 3.2e-05 512 102 192 32768 78.7629 13.3503 7.57974 417.853 517.797 517.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 6.4e-05 512 60 320 303104 10.4608 6.71968 44.6044 209.612 271.53 271.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 6.4e-05 2048 70 832 307072 28.3872 349.03 837.886 1215.37 1215.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 0.000512 1024 95 1152 18432 3.4729 1.6712 19.3551 90.638 115.266 115.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 0.000256 1024 410 768 58368 5.95981 3.40992 41.0162 104.68 155.21 155.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 3.2e-05 1024 165 448 163840 132.22 26.8234 72.7104 835.273 1067.27 1067.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 3.2e-05 1024 500 1216 483328 66.5882 26.8247 556.365 835.097 1485.1 1485.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 3.2e-05 1024 120 576 581632 46.9391 26.921 302.6 837.872 1214.5 1214.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.000512 1024 82 448 2048 5.6135 1.67024 2.1745 90.6896 100.303 100.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1650 0.000256 4096 190 832 73088 13.9797 165.364 418.643 598.033 598.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 64 370 3.2e-05 512 102 192 24576 78.5436 13.1421 5.66877 412.916 510.514 510.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 6.4e-05 512 60 320 302592 10.4499 6.71866 36.7685 209.6 263.666 263.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 6.4e-05 2048 70 832 307008 28.4366 289.833 838.738 1157.07 1157.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 0.000512 1024 95 1152 18432 3.42864 1.64205 16.1 90.0919 111.388 111.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 0.000256 1024 410 768 56832 5.92182 3.37101 33.6004 103.498 146.535 146.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 3.2e-05 1024 165 448 147456 133.357 26.4393 120.566 825.056 1105.66 1105.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 3.2e-05 1024 500 1216 466944 67.1948 26.4419 445.387 825.027 1364.26 1364.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 3.2e-05 1024 120 576 580608 46.9882 26.8649 249.966 837.374 1161.35 1161.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 320 0.000512 1024 82 448 0 1.56419 0.004736 87.939 89.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1650 0.000256 4096 190 832 72960 15.5305 136.418 506.668 658.741 569.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 64 370 3.2e-05 512 102 192 32768 78.7743 13.3466 7.39354 417.838 517.593 517.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 6.4e-05 512 60 320 301056 10.4625 6.71264 33.8116 209.02 260.135 260.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 6.4e-05 2048 70 832 306944 28.4201 267.679 837.924 1134.09 1134.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 0.000512 1024 95 1152 16384 3.36803 1.56419 13.3496 88.0893 106.497 106.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 0.000256 1024 410 768 57344 6.03059 3.40982 31.3063 104.853 145.742 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 3.2e-05 1024 165 448 163840 132.511 27.0276 133.161 835.324 1128.27 1128.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 3.2e-05 1024 500 1216 475136 67.8826 26.8227 414.74 835.3 1344.96 1345.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 3.2e-05 1024 120 576 577536 47.0702 26.8261 229.414 835.41 1138.88 1139.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 320 0.000512 1024 82 448 0 1.56371 0.006016 87.8642 89.5151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1650 0.000256 4096 190 832 72960 15.5331 126.286 506.536 648.477 559.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 16 64 370 3.2e-05 512 102 192 0 13.1464 0.013216 412.295 425.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 6.4e-05 512 60 320 299520 10.4027 19.8208 30.9837 620.331 681.758 256.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 6.4e-05 2048 70 832 306880 28.4205 245.924 837.928 1112.32 1112.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 0.000512 1024 95 1152 17920 3.47101 1.65037 13.5604 90.3358 109.149 109.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 0.000256 1024 410 768 56320 5.95315 3.37498 28.8404 103.565 141.863 141.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 3.2e-05 1024 165 448 163840 130.985 26.4438 131.573 824.428 1113.67 1113.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 3.2e-05 1024 500 1216 471040 66.4732 26.4883 378.984 824.391 1296.55 1296.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1350 3.2e-05 1024 120 576 578560 47.2947 26.9428 214.08 838.111 1126.58 1126.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 320 0.000512 1024 82 448 0 1.5192 0.005248 86.8125 88.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1650 0.000256 4096 190 832 72960 15.5047 116.432 505.821 637.884 549.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 370 3.2e-05 512 102 192 0 12.8321 0.015104 396.247 409.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 6.4e-05 512 60 320 301056 10.4264 19.5258 29.9942 604.875 665.041 255.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 6.4e-05 2048 70 832 306816 28.3996 233.082 838.737 1100.26 1100.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 0.000512 1024 95 1152 15360 3.43901 1.57123 12.1719 88.4833 105.795 105.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 0.000256 1024 410 768 55296 6.02051 3.37616 26.9558 103.752 140.232 140.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 3.2e-05 1024 165 448 98304 136.168 25.8117 79.0244 792.307 1033.55 1033.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 3.2e-05 1024 500 1216 466944 67.253 26.4376 352.867 825.285 1272.06 1272.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1350 3.2e-05 1024 120 576 577536 46.7199 26.7311 204.179 833.501 1111.3 1111.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 320 0.000512 1024 82 448 0 1.5713 0.005632 87.8449 89.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1650 0.000256 4096 190 832 72576 15.5313 110.646 506.482 632.788 543.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 370 3.2e-05 512 102 256 40960 78.1608 13.3867 19.3029 419.305 530.402 530.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1490 6.4e-05 512 60 384 300672 10.522 6.72394 103.861 209.764 330.996 331.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 6.4e-05 2048 70 896 306848 28.4078 838.117 838.636 1705.21 1705.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 440 0.000512 1024 95 1152 17536 3.52019 1.67261 24.9078 93.8433 124.073 124.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 0.000256 1024 410 768 57344 6.06243 3.41197 87.2273 104.938 201.766 201.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 500 3.2e-05 1024 165 512 137216 138.008 26.9178 163.863 838.251 1167.28 1167.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1470 3.2e-05 1024 500 1280 467968 69.2307 26.9107 722.364 838.265 1656.99 1657.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1350 3.2e-05 1024 120 640 567808 48.5959 26.9212 786.55 839.284 1701.51 1701.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 370 3.2e-05 512 102 256 36864 78.3417 13.3427 12.8371 417.749 522.515 522.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 6.4e-05 512 60 384 300544 10.496 6.71744 70.6128 209.59 297.543 297.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 6.4e-05 2048 70 896 306816 28.4058 535.618 838.195 1402.27 1402.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 440 0.000512 1024 95 1152 17408 3.5105 1.66221 26.4756 90.5231 122.303 122.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 0.000256 1024 410 768 57344 6.02454 3.43712 60.665 104.911 175.168 175.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 500 3.2e-05 1024 165 512 135168 137.694 26.8455 145.288 835.162 1145.24 1145.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 3.2e-05 1024 500 1280 466944 69.2901 26.8791 822.857 837.882 1757.13 1757.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1350 3.2e-05 1024 120 640 567296 48.259 26.9262 538.507 838.04 1451.89 1452.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 370 3.2e-05 512 102 256 32768 78.7651 13.3411 11.09 417.708 521.153 521.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 6.4e-05 512 60 384 300544 10.5204 6.71949 48.4266 209.581 275.377 275.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 6.4e-05 2048 70 896 306752 28.4763 345.516 837.973 1212.01 1212.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 440 0.000512 1024 95 1152 17408 3.52509 1.66912 17.2872 91.6124 114.222 114.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 0.000256 1024 410 768 56832 6.03546 3.42813 39.1283 104.594 153.314 153.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 500 3.2e-05 1024 165 512 131072 138.629 26.8227 134.627 835.06 1135.38 1135.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 3.2e-05 1024 500 1280 462848 69.5395 26.9095 528.009 835.522 1460.2 1460.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1350 3.2e-05 1024 120 640 567296 48.2454 26.8823 436.914 837.763 1349.97 1350.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 370 3.2e-05 512 102 256 24576 78.4732 13.1522 8.61613 412.547 513.034 513.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 6.4e-05 512 60 384 299520 10.5071 6.71347 39.4941 209.419 266.259 266.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 6.4e-05 2048 70 896 306720 28.5038 284.16 838.594 1151.31 1151.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 440 0.000512 1024 95 1152 16896 3.48656 1.63418 14.5866 89.9531 109.79 109.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 0.000256 1024 410 768 56832 5.98877 3.42115 32.6492 104.375 146.56 146.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 500 3.2e-05 1024 165 512 122880 137.916 26.5021 124.604 824.754 1114.02 1114.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 3.2e-05 1024 500 1280 460800 69.3326 26.7268 427.412 832.969 1356.65 1356.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1350 3.2e-05 1024 120 640 565248 48.3089 26.8638 392.976 837.074 1305.38 1305.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 370 3.2e-05 512 102 256 32768 78.7966 13.3522 11.2531 417.753 521.401 521.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 6.4e-05 512 60 384 300032 10.5103 6.71587 35.7711 209.627 262.754 262.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 6.4e-05 2048 70 896 306688 28.5515 255.189 837.982 1121.77 1121.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 440 0.000512 1024 95 1152 17408 3.5345 1.66986 12.7973 91.6946 109.824 109.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 0.000256 1024 410 768 56320 6.07024 3.4304 28.0865 104.681 142.396 142.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 500 3.2e-05 1024 165 512 131072 138.69 26.8248 131.467 835.161 1132.39 1132.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 3.2e-05 1024 500 1280 458752 70.1694 26.8193 379.438 835.135 1311.77 1311.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1350 3.2e-05 1024 120 640 567296 48.2681 26.8739 375.356 838.382 1289.04 1289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 370 3.2e-05 512 102 256 20480 79.015 13.145 7.148 412.575 512.126 512.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 6.4e-05 512 60 384 299520 10.5719 6.7119 105.445 209.802 332.662 332.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 6.4e-05 2048 70 896 306560 28.4075 234.697 838.341 1101.49 1101.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 440 0.000512 1024 95 1152 16640 3.51027 1.63904 12.292 90.0405 107.611 107.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 0.000256 1024 410 768 55040 6.00272 3.38531 25.8102 103.43 138.76 138.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 500 3.2e-05 1024 165 512 122880 137.856 26.4396 123.031 824.821 1112.39 1112.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 3.2e-05 1024 500 1280 460800 70.2202 26.8803 350.828 838.533 1286.68 1286.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1350 3.2e-05 1024 120 640 565760 48.3077 26.8858 363.478 838.521 1277.36 1277.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 370 3.2e-05 512 102 256 24576 78.5385 13.1457 8.47203 412.685 513.09 513.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 6.4e-05 512 60 384 299520 10.5658 6.71354 105.022 209.523 331.956 332.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 6.4e-05 2048 70 896 306624 28.4856 217.726 838.786 1085.04 1085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 440 0.000512 1024 95 1152 16896 3.51258 1.64454 11.6473 90.0935 107.027 107.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 0.000256 1024 410 768 55296 6.00656 3.39277 24.5849 103.494 137.609 137.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 500 3.2e-05 1024 165 512 122880 137.987 26.4416 138.64 825.052 1128.37 1128.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 3.2e-05 1024 500 1280 454656 69.0587 26.6793 319.617 825.025 1240.61 1240.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1350 3.2e-05 1024 120 640 565248 48.3697 26.8708 348.743 837.366 1261.52 1261.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 128 370 3.2e-05 512 102 256 0 13.0519 0.016384 404.38 417.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 6.4e-05 512 60 384 299264 10.5602 19.7694 105.296 613.923 749.768 332.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 6.4e-05 2048 70 896 306432 28.3812 204.342 838.6 1071.37 1071.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 440 0.000512 1024 95 1152 16128 3.45437 1.59539 11.3966 89.1626 105.735 105.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1390 0.000256 1024 410 768 55552 6.02163 3.37853 23.3976 103.875 136.801 136.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 500 3.2e-05 1024 165 512 114688 136.234 26.2187 129.47 808.584 1100.75 1100.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 3.2e-05 1024 500 1280 458752 68.7419 26.5127 304.01 827.816 1227.3 1227.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1350 3.2e-05 1024 120 640 566272 48.2701 26.8657 341.918 837.406 1254.63 1254.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 370 3.2e-05 512 102 256 32768 78.7795 13.3366 11.0659 418.189 521.616 521.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 6.4e-05 512 60 384 299008 10.5133 6.708 102.45 209.195 328.994 329.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1880 6.4e-05 2048 70 896 306432 28.3853 840.326 838.344 1707.1 1707.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 440 0.000512 1024 95 1152 14336 3.46931 1.56262 9.28413 90.5391 104.982 105.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1390 0.000256 1024 410 768 55296 6.13853 3.41069 22.9042 104.94 137.52 137.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 500 3.2e-05 1024 165 512 131072 138.652 26.8244 148.271 836.028 1150.02 1150.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 3.2e-05 1024 500 1280 458752 70.2368 26.8406 288.823 836.001 1222.12 1222.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1350 3.2e-05 1024 120 640 565248 48.4976 26.8253 763.902 835.988 1675.38 1675.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 370 3.2e-05 512 102 180 57344 73.7198 13.0539 13.995 404.424 505.436 505.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1490 6.4e-05 512 60 300 301056 10.5198 6.71584 93.6168 209.522 320.503 320.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1880 6.4e-05 2048 70 840 306880 28.3823 771.059 838.521 1638.01 1638.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 0.000512 1024 95 1140 16128 3.4575 1.59334 11.0533 91.9278 108.157 108.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1390 0.000256 1024 410 720 59136 5.86749 3.38259 82.2373 103.866 195.478 195.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 500 3.2e-05 1024 165 420 172032 126.065 26.2681 176.835 808.501 1137.91 1138.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1470 3.2e-05 1024 500 1200 458752 68.7716 26.5617 265.068 827.978 1188.59 1188.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1350 3.2e-05 1024 120 600 580608 47.2873 26.8657 710.209 837.316 1621.84 1621.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 320 0.000512 1024 82 420 0 1.51347 0.004096 89.0513 90.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1650 0.000256 4096 190 840 73024 15.4992 382.309 508.617 906.551 815.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 370 3.2e-05 512 102 192 0 13.0499 0.015584 404.345 417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1490 6.4e-05 512 60 320 302848 10.477 19.7652 93.4226 613.868 737.754 320.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1880 6.4e-05 2048 70 832 306880 28.4137 762.785 838.387 1629.63 1629.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 440 0.000512 1024 95 1152 16128 3.45926 1.5935 9.00662 91.6869 105.877 105.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1390 0.000256 1024 410 768 57344 5.96141 3.38384 68.1049 103.869 181.447 181.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 500 3.2e-05 1024 165 448 143360 131.569 26.2437 137.975 808.57 1104.6 1104.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1470 3.2e-05 1024 500 1216 473088 66.587 26.5345 272.117 827.737 1193.19 1193.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1350 3.2e-05 1024 120 576 580608 47.382 26.8686 650.48 837.378 1562.28 1562.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 320 0.000512 1024 82 448 0 1.51171 0.004096 89.6931 91.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1650 0.000256 4096 190 832 73024 15.4996 373.748 508.885 898.264 807.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 370 3.2e-05 512 102 200 35840 76.5637 13.0875 8.93626 409.274 508.104 508.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1490 6.4e-05 512 60 300 300160 10.5664 6.72973 95.1541 209.261 321.839 321.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1880 6.4e-05 2048 70 850 306600 28.4123 772.626 838.082 1639.17 1639.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 440 0.000512 1024 95 1150 17920 3.43568 1.62669 10.3797 92.3815 107.953 108.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1390 0.000256 1024 410 750 58240 5.85114 3.34643 72.2585 102.742 184.326 184.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 500 3.2e-05 1024 165 400 179200 126.722 26.3229 167.321 818.203 1138.81 1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1470 3.2e-05 1024 500 1200 465920 66.4295 26.3189 270.906 818.182 1182.05 1182.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1350 3.2e-05 1024 120 550 577920 47.605 26.8953 661.971 837.013 1573.64 1573.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 320 0.000512 1024 82 400 0 1.51552 0.004096 88.626 90.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1650 0.000256 4096 190 850 72800 15.4969 389.791 507.649 913.064 822.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 370 3.2e-05 512 102 192 71680 73.5559 13.092 17.4369 408.834 513.167 513.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1490 6.4e-05 512 60 336 300160 10.5689 6.72973 104.431 209.036 330.901 331.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1880 6.4e-05 2048 70 864 306600 28.3709 832.596 837.413 1698.43 1698.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 0.000512 1024 95 1152 17920 3.43917 1.62576 12.0408 92.2029 109.444 109.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1390 0.000256 1024 410 720 58240 5.84112 3.35043 83.8205 102.628 195.776 195.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 500 3.2e-05 1024 165 432 179200 126.632 26.315 183.29 817.367 1153.85 1154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1470 3.2e-05 1024 500 1200 465920 66.4453 26.3205 269.277 817.787 1180.05 1180.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1350 3.2e-05 1024 120 576 573440 48.0555 26.9128 682.886 835.287 1593.31 1593.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 320 0.000512 1024 82 432 0 1.51667 0.004256 89.8823 91.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1650 0.000256 4096 190 864 72800 15.499 392.133 508.824 916.584 825.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 370 3.2e-05 512 102 192 114688 70.9039 13.3407 27.6718 418.158 530.318 530.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1490 6.4e-05 512 60 320 304128 10.435 6.7159 91.5961 209.822 318.697 318.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1880 6.4e-05 2048 70 832 307072 28.3911 778.552 838.732 1645.72 1645.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 0.000512 1024 95 1120 20480 3.38323 1.67322 14.5559 97.1039 116.842 116.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1390 0.000256 1024 410 736 60416 5.89926 3.40787 86.2292 104.784 200.453 200.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 500 3.2e-05 1024 165 416 212992 123.37 26.8196 197.676 836.226 1184.33 1184.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1470 3.2e-05 1024 500 1216 483328 66.6108 26.8739 320.633 835.995 1250.33 1250.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1350 3.2e-05 1024 120 544 583680 47.3125 26.8829 636.416 838.729 1549.5 1549.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 320 0.000512 1024 82 416 8192 5.12662 1.67053 6.8895 93.108 106.95 107.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1650 0.000256 4096 190 832 73088 13.9756 373.084 419.206 806.31 806.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 370 3.2e-05 512 102 192 61440 74.854 13.1482 20.1136 412.882 521.239 521.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1490 6.4e-05 512 60 320 299520 10.4865 6.70998 127.914 209.201 354.441 354.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1880 6.4e-05 2048 70 832 306720 28.395 1101.99 838.742 1969.17 1969.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 440 0.000512 1024 95 1120 19200 3.41882 1.66096 17.5052 92.361 115.069 115.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1390 0.000256 1024 410 736 57600 5.91664 3.38125 92.6083 103.886 205.922 206.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 500 3.2e-05 1024 165 416 184320 126.416 26.4561 233.249 825.544 1211.92 1212.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1470 3.2e-05 1024 500 1216 460800 68.2055 26.4601 465.795 825.415 1386.09 1386.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1350 3.2e-05 1024 120 544 576000 47.2819 26.8236 833.28 836.352 1743.9 1744.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 320 0.000512 1024 82 416 7680 5.13226 1.65888 9.04403 92.0814 108.071 108.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1650 0.000256 4096 190 832 72480 13.9563 527.673 417.692 959.367 959.426
