0.7
2020.2
May 22 2025
00:13:55
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_lvl_tb.v,1768466249,verilog,,,,top_lvl_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V,1768412964,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,,PE_D,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,1768442107,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,,PE_H,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,1768456082,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,,counter_top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,1768449092,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_lvl_tb.v,,top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
