Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Apr 26 23:22:10 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.161       -0.468                      3                79230        0.037        0.000                      0                79050        9.500        0.000                       0                 27495  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.653        0.000                      0                57863        0.037        0.000                      0                57798        9.750        0.000                       0                 26502  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             975.509        0.000                      0                   65        0.245        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          21.039        0.000                      0                 1434        0.140        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        4.696        0.000                      0                  448        0.156        0.000                      0                  448        9.500        0.000                       0                   312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0         -0.161       -0.468                      3                    3       14.739        0.000                      0                    3  
clk_fpga_0    sclk                7.196        0.000                      0                    3        9.251        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.557        0.000                      0                18675        0.266        0.000                      0                18675  
**async_default**  clk_fpga_1         clk_fpga_1             981.877        0.000                      0                   64        0.693        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          94.318        0.000                      0                  371        0.661        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       14.399        0.000                      0                  307        0.969        0.000                      0                  307  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.341ns  (logic 3.163ns (18.240%)  route 14.178ns (81.760%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 24.643 - 22.000 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.499     6.461    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X40Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.456     6.917 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=122, routed)         0.849     7.765    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[26]_i_3_0[0]
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.889 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43/O
                         net (fo=1, routed)           0.590     8.479    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.603 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26/O
                         net (fo=1, routed)           0.000     8.603    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.135 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.135    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_5/CO[3]
                         net (fo=24, routed)          1.233    10.482    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_20
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.117    10.599 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[2].order[2][1][1]_i_6/O
                         net (fo=52, routed)          0.837    11.436    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_2
    SLICE_X46Y49         LUT6 (Prop_lut6_I3_O)        0.332    11.768 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                         net (fo=8, routed)           0.479    12.246    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124    12.370 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/O
                         net (fo=1, routed)           0.861    13.231    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.355 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/O
                         net (fo=2, routed)           0.711    14.066    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[21]
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.190 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/O
                         net (fo=157, routed)         2.594    16.784    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[23]
    SLICE_X80Y133        LUT2 (Prop_lut2_I0_O)        0.124    16.908 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pma_c_i_1708__0/O
                         net (fo=1, routed)           1.108    18.016    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[10].napot_match1_10[10]
    SLICE_X42Y133        LUT6 (Prop_lut6_I5_O)        0.124    18.140 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_992__0/O
                         net (fo=1, routed)           0.608    18.748    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_992__0_n_0
    SLICE_X43Y128        LUT4 (Prop_lut4_I2_O)        0.124    18.872 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_403__0/O
                         net (fo=2, routed)           0.809    19.681    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_403__0_n_0
    SLICE_X43Y129        LUT5 (Prop_lut5_I4_O)        0.124    19.805 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_337__0/O
                         net (fo=1, routed)           0.624    20.429    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_337__0_n_0
    SLICE_X47Y134        LUT6 (Prop_lut6_I0_O)        0.124    20.553 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_71__0/O
                         net (fo=1, routed)           0.695    21.248    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pma[10].napot_match
    SLICE_X49Y137        LUT6 (Prop_lut6_I2_O)        0.124    21.372 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_20__0/O
                         net (fo=1, routed)           1.313    22.686    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pma_c22
    SLICE_X52Y104        LUT6 (Prop_lut6_I5_O)        0.124    22.810 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4__0/O
                         net (fo=1, routed)           0.868    23.678    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4__0_n_0
    SLICE_X52Y90         LUT6 (Prop_lut6_I2_O)        0.124    23.802 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1__0/O
                         net (fo=1, routed)           0.000    23.802    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_tmp
    SLICE_X52Y90         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.464    24.643    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X52Y90         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/C
                         clock pessimism              0.115    24.758    
                         clock uncertainty           -0.332    24.426    
    SLICE_X52Y90         FDCE (Setup_fdce_C_D)        0.029    24.455    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.455    
                         arrival time                         -23.802    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            riscv_uart_txd
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 4.024ns (50.935%)  route 3.876ns (49.065%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.739     3.033    soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/clk
    SLICE_X80Y0          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y0          FDPE (Prop_fdpe_C_Q)         0.456     3.489 r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/Q
                         net (fo=1, routed)           3.876     7.365    riscv_uart_txd_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    10.933 r  riscv_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    10.933    riscv_uart_txd
    Y7                                                                r  riscv_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.332    21.668    
                         output delay               -10.000    11.668    
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.939ns  (logic 3.174ns (17.693%)  route 14.765ns (82.307%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 24.715 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.262    19.297    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X95Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18/O
                         net (fo=32, routed)          1.405    20.826    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18_n_0
    SLICE_X95Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.950 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[46]_i_5/O
                         net (fo=1, routed)           0.599    21.550    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[46]_i_5_n_0
    SLICE_X93Y89         LUT6 (Prop_lut6_I5_O)        0.124    21.674 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[46]_i_2/O
                         net (fo=2, routed)           0.996    22.670    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[46]
    SLICE_X83Y88         LUT3 (Prop_lut3_I2_O)        0.150    22.820 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[46]_i_2/O
                         net (fo=1, routed)           0.638    23.457    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[46]_i_2_n_0
    SLICE_X67Y85         LUT5 (Prop_lut5_I4_O)        0.326    23.783 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[46]_i_1/O
                         net (fo=1, routed)           0.000    23.783    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_237
    SLICE_X67Y85         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.536    24.715    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X67Y85         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]/C
                         clock pessimism              0.115    24.830    
                         clock uncertainty           -0.332    24.498    
    SLICE_X67Y85         FDRE (Setup_fdre_C_D)        0.031    24.529    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[46]
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                         -23.783    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.518ns  (logic 3.364ns (19.203%)  route 14.154ns (80.797%))
  Logic Levels:           17  (CARRY4=2 LUT2=2 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -3.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns = ( 24.958 - 22.000 ) 
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.499     6.461    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_0
    SLICE_X40Y45         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.456     6.917 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]/Q
                         net (fo=122, routed)         0.849     7.765    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[26]_i_3_0[0]
    SLICE_X37Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.889 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43/O
                         net (fo=1, routed)           0.590     8.479    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_43_n_0
    SLICE_X41Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.603 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26/O
                         net (fo=1, routed)           0.000     8.603    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[2]_i_26_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.135 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.135    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_11_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.249 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[2]_i_5/CO[3]
                         net (fo=24, routed)          1.233    10.482    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_20
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.117    10.599 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[2].order[2][1][1]_i_6/O
                         net (fo=52, routed)          0.704    11.303    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_2
    SLICE_X41Y44         LUT6 (Prop_lut6_I3_O)        0.332    11.635 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_4/O
                         net (fo=3, routed)           0.468    12.103    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_4_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.124    12.227 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_3/O
                         net (fo=1, routed)           1.025    13.252    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_3_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.376 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[20]_i_2/O
                         net (fo=2, routed)           1.134    14.510    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[30]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.124    14.634 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_472/O
                         net (fo=153, routed)         2.606    17.240    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[0]_rep_0
    SLICE_X87Y131        LUT2 (Prop_lut2_I0_O)        0.117    17.357 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_v_i_779__0/O
                         net (fo=1, routed)           0.870    18.226    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_138__0_2
    SLICE_X64Y137        LUT6 (Prop_lut6_I2_O)        0.332    18.558 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_421__0/O
                         net (fo=1, routed)           0.625    19.183    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_421__0_n_0
    SLICE_X66Y138        LUT4 (Prop_lut4_I1_O)        0.124    19.307 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_138__0/O
                         net (fo=1, routed)           0.846    20.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_138__0_n_0
    SLICE_X81Y133        LUT6 (Prop_lut6_I3_O)        0.124    20.277 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_24__0/O
                         net (fo=1, routed)           0.623    20.901    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_24__0_n_0
    SLICE_X88Y130        LUT6 (Prop_lut6_I4_O)        0.124    21.025 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_5__0/O
                         net (fo=4, routed)           1.294    22.319    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_6
    SLICE_X94Y110        LUT4 (Prop_lut4_I1_O)        0.124    22.443 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_9/O
                         net (fo=1, routed)           0.544    22.987    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_9_n_0
    SLICE_X95Y107        LUT5 (Prop_lut5_I4_O)        0.124    23.111 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_7/O
                         net (fo=1, routed)           0.744    23.855    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_7_n_0
    SLICE_X93Y107        LUT6 (Prop_lut6_I5_O)        0.124    23.979 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_w_i_1/O
                         net (fo=1, routed)           0.000    23.979    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_tmp
    SLICE_X93Y107        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.779    24.958    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X93Y107        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg/C
                         clock pessimism              0.115    25.073    
                         clock uncertainty           -0.332    24.741    
    SLICE_X93Y107        FDCE (Setup_fdce_C_D)        0.029    24.770    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_w_reg
  -------------------------------------------------------------------
                         required time                         24.770    
                         arrival time                         -23.979    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.813ns  (logic 3.436ns (19.289%)  route 14.377ns (80.711%))
  Logic Levels:           18  (LUT3=5 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 24.715 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         0.955    18.991    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X90Y74         LUT3 (Prop_lut3_I0_O)        0.149    19.140 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                         net (fo=3, routed)           0.810    19.950    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    SLICE_X93Y81         LUT6 (Prop_lut6_I4_O)        0.355    20.305 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                         net (fo=32, routed)          0.984    21.289    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    SLICE_X94Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.413 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[40]_i_2/O
                         net (fo=2, routed)           1.325    22.738    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[40]
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.150    22.888 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[40]_i_2/O
                         net (fo=1, routed)           0.437    23.325    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[40]_i_2_n_0
    SLICE_X65Y86         LUT5 (Prop_lut5_I4_O)        0.332    23.657 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[40]_i_1/O
                         net (fo=1, routed)           0.000    23.657    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_243
    SLICE_X65Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.536    24.715    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X65Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[40]/C
                         clock pessimism              0.115    24.830    
                         clock uncertainty           -0.332    24.498    
    SLICE_X65Y86         FDRE (Setup_fdre_C_D)        0.031    24.529    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[40]
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.724ns  (logic 2.946ns (16.621%)  route 14.778ns (83.379%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 24.712 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.262    19.297    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X95Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18/O
                         net (fo=32, routed)          1.293    20.715    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18_n_0
    SLICE_X93Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[62]_i_5/O
                         net (fo=1, routed)           0.513    21.352    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[62]_i_5_n_0
    SLICE_X93Y85         LUT6 (Prop_lut6_I5_O)        0.124    21.476 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[62]_i_2/O
                         net (fo=2, routed)           1.281    22.756    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[62]
    SLICE_X66Y82         LUT3 (Prop_lut3_I2_O)        0.124    22.880 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[62]_i_2/O
                         net (fo=1, routed)           0.564    23.444    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[62]_i_2_n_0
    SLICE_X65Y82         LUT5 (Prop_lut5_I4_O)        0.124    23.568 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[62]_i_1/O
                         net (fo=1, routed)           0.000    23.568    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_221
    SLICE_X65Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.533    24.712    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X65Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[62]/C
                         clock pessimism              0.115    24.827    
                         clock uncertainty           -0.332    24.495    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.031    24.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[62]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.708ns  (logic 2.946ns (16.636%)  route 14.762ns (83.363%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 24.713 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.262    19.297    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X95Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18/O
                         net (fo=32, routed)          1.353    20.774    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18_n_0
    SLICE_X96Y88         LUT6 (Prop_lut6_I0_O)        0.124    20.898 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[41]_i_5/O
                         net (fo=1, routed)           0.473    21.371    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[41]_i_5_n_0
    SLICE_X92Y88         LUT6 (Prop_lut6_I5_O)        0.124    21.495 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[41]_i_2/O
                         net (fo=2, routed)           1.332    22.827    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[41]
    SLICE_X67Y83         LUT3 (Prop_lut3_I2_O)        0.124    22.951 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[41]_i_3/O
                         net (fo=1, routed)           0.477    23.428    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[41]_i_3_n_0
    SLICE_X65Y83         LUT5 (Prop_lut5_I4_O)        0.124    23.552 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[41]_i_1/O
                         net (fo=1, routed)           0.000    23.552    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_242
    SLICE_X65Y83         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.534    24.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X65Y83         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[41]/C
                         clock pessimism              0.115    24.828    
                         clock uncertainty           -0.332    24.496    
    SLICE_X65Y83         FDRE (Setup_fdre_C_D)        0.029    24.525    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[41]
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                         -23.552    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.662ns  (logic 3.430ns (19.421%)  route 14.232ns (80.579%))
  Logic Levels:           18  (LUT3=5 LUT4=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 24.712 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         0.955    18.991    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X90Y74         LUT3 (Prop_lut3_I0_O)        0.149    19.140 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4/O
                         net (fo=3, routed)           0.810    19.950    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_4_n_0
    SLICE_X93Y81         LUT6 (Prop_lut6_I4_O)        0.355    20.305 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11/O
                         net (fo=32, routed)          0.825    21.130    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_11_n_0
    SLICE_X93Y85         LUT6 (Prop_lut6_I2_O)        0.124    21.254 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[61]_i_2/O
                         net (fo=2, routed)           1.342    22.596    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[61]
    SLICE_X67Y82         LUT3 (Prop_lut3_I2_O)        0.150    22.746 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[61]_i_3/O
                         net (fo=1, routed)           0.433    23.180    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[61]_i_3_n_0
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.326    23.506 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[61]_i_1/O
                         net (fo=1, routed)           0.000    23.506    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_222
    SLICE_X67Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.533    24.712    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X67Y82         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]/C
                         clock pessimism              0.115    24.827    
                         clock uncertainty           -0.332    24.495    
    SLICE_X67Y82         FDRE (Setup_fdre_C_D)        0.031    24.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[61]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -23.506    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.663ns  (logic 3.142ns (17.789%)  route 14.521ns (82.211%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 24.717 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.262    19.297    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X95Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18/O
                         net (fo=32, routed)          1.300    20.722    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18_n_0
    SLICE_X94Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.846 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[51]_i_6/O
                         net (fo=1, routed)           0.495    21.341    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[51]_i_6_n_0
    SLICE_X95Y87         LUT6 (Prop_lut6_I5_O)        0.124    21.465 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[51]_i_2/O
                         net (fo=2, routed)           1.008    22.472    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[51]
    SLICE_X83Y89         LUT3 (Prop_lut3_I2_O)        0.118    22.590 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[51]_i_2/O
                         net (fo=1, routed)           0.591    23.181    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[51]_i_2_n_0
    SLICE_X65Y88         LUT5 (Prop_lut5_I4_O)        0.326    23.507 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[51]_i_1/O
                         net (fo=1, routed)           0.000    23.507    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_232
    SLICE_X65Y88         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.538    24.717    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X65Y88         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[51]/C
                         clock pessimism              0.115    24.832    
                         clock uncertainty           -0.332    24.500    
    SLICE_X65Y88         FDRE (Setup_fdre_C_D)        0.029    24.529    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[51]
  -------------------------------------------------------------------
                         required time                         24.529    
                         arrival time                         -23.507    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.654ns  (logic 3.174ns (17.979%)  route 14.480ns (82.021%))
  Logic Levels:           18  (LUT3=4 LUT4=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    5.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.882     5.844    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X102Y68        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDCE (Prop_fdce_C_Q)         0.518     6.362 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg/Q
                         net (fo=5, routed)           1.186     7.548    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mie_msie_reg_0
    SLICE_X103Y63        LUT6 (Prop_lut6_I2_O)        0.124     7.672 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2/O
                         net (fo=5, routed)           0.974     8.646    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[1]_i_2_n_0
    SLICE_X99Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.770 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_wfi_i_2/O
                         net (fo=12, routed)          1.463    10.232    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wakeup_event
    SLICE_X97Y71         LUT4 (Prop_lut4_I0_O)        0.118    10.350 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_ppn[43]_i_5/O
                         net (fo=7, routed)           0.726    11.076    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stall_wfi
    SLICE_X97Y66         LUT5 (Prop_lut5_I4_O)        0.326    11.402 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_i_4/O
                         net (fo=2, routed)           0.511    11.913    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_pipe_restart_reg
    SLICE_X93Y70         LUT4 (Prop_lut4_I0_O)        0.124    12.037 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_16/O
                         net (fo=1, routed)           0.151    12.188    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_touch_satp
    SLICE_X93Y70         LUT5 (Prop_lut5_I3_O)        0.124    12.312 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11/O
                         net (fo=1, routed)           0.813    13.125    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_11_n_0
    SLICE_X85Y68         LUT3 (Prop_lut3_I0_O)        0.124    13.249 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8/O
                         net (fo=2, routed)           0.875    14.124    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_8_n_0
    SLICE_X94Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe2ma_trap_en_i_6/O
                         net (fo=35, routed)          0.352    14.600    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_tval_reg[28]
    SLICE_X94Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.724 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_i_3/O
                         net (fo=175, routed)         0.908    15.631    soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe_trap_en
    SLICE_X94Y69         LUT3 (Prop_lut3_I2_O)        0.124    15.755 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_cause[31]_i_1/O
                         net (fo=8, routed)           0.593    16.348    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/exe2ma_trap_en_reg[0]
    SLICE_X93Y70         LUT5 (Prop_lut5_I1_O)        0.124    16.472 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/satp_ppn[43]_i_6/O
                         net (fo=10, routed)          0.655    17.127    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/satp_asid_reg[0]
    SLICE_X93Y72         LUT6 (Prop_lut6_I1_O)        0.124    17.251 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_5/O
                         net (fo=71, routed)          0.661    17.912    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_sret
    SLICE_X92Y72         LUT3 (Prop_lut3_I1_O)        0.124    18.036 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/wptr[1]_i_5/O
                         net (fo=179, routed)         1.262    19.297    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_eret_en
    SLICE_X95Y84         LUT6 (Prop_lut6_I5_O)        0.124    19.421 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18/O
                         net (fo=32, routed)          1.104    20.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[63]_i_18_n_0
    SLICE_X95Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.650 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[44]_i_5/O
                         net (fo=1, routed)           0.467    21.117    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[44]_i_5_n_0
    SLICE_X93Y87         LUT6 (Prop_lut6_I5_O)        0.124    21.241 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/pc[44]_i_2/O
                         net (fo=2, routed)           1.482    22.723    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pc_reg[44]
    SLICE_X67Y85         LUT3 (Prop_lut3_I2_O)        0.150    22.873 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[44]_i_2/O
                         net (fo=1, routed)           0.299    23.172    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[44]_i_2_n_0
    SLICE_X67Y84         LUT5 (Prop_lut5_I4_O)        0.326    23.498 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre[44]_i_1/O
                         net (fo=1, routed)           0.000    23.498    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_239
    SLICE_X67Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X67Y84         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[44]/C
                         clock pessimism              0.115    24.829    
                         clock uncertainty           -0.332    24.497    
    SLICE_X67Y84         FDRE (Setup_fdre_C_D)        0.029    24.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[44]
  -------------------------------------------------------------------
                         required time                         24.526    
                         arrival time                         -23.498    
  -------------------------------------------------------------------
                         slack                                  1.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.624     0.960    soc_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X51Y121        FDRE                                         r  soc_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  soc_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.056     1.157    soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X50Y121        RAMD32                                       r  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.894     1.260    soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X50Y121        RAMD32                                       r  soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.287     0.973    
    SLICE_X50Y121        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.120    soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_array_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr_reg[1][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.436%)  route 0.197ns (48.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.553     0.889    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/clk
    SLICE_X50Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_array_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDCE (Prop_fdce_C_Q)         0.164     1.053 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_array_reg[0][11]/Q
                         net (fo=1, routed)           0.197     1.250    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_array_reg[0]__0[11]
    SLICE_X48Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.295 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr[1][11]_i_1/O
                         net (fo=1, routed)           0.000     1.295    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr[1][11]_i_1_n_0
    SLICE_X48Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.821     1.187    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/clk
    SLICE_X48Y32         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr_reg[1][11]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X48Y32         FDCE (Hold_fdce_C_D)         0.092     1.244    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].pte_out_arr_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.367ns (10.788%)  route 3.035ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        3.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.980ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.528     2.707    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X61Y71         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDCE (Prop_fdce_C_Q)         0.367     3.074 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[31]/Q
                         net (fo=3, routed)           3.035     6.109    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[63]_0[31]
    SLICE_X81Y70         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.544     3.838    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.018     5.980    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X81Y70         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[31]/C
                         clock pessimism             -0.115     5.865    
    SLICE_X81Y70         FDCE (Hold_fdce_C_D)         0.191     6.056    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.056    
                         arrival time                           6.109    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.141ns (7.594%)  route 1.716ns (92.406%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.599     0.935    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
    SLICE_X97Y69         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDCE (Prop_fdce_C_Q)         0.141     1.076 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_epc_reg[19]/Q
                         net (fo=1, routed)           1.716     2.791    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_misaligned_epc[19]
    SLICE_X98Y69         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.071     2.681    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X98Y69         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[19]/C
                         clock pessimism             -0.030     2.651    
    SLICE_X98Y69         FDCE (Hold_fdce_C_D)         0.087     2.738    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_misaligned_epc_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.186ns (9.633%)  route 1.745ns (90.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X80Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y57         FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[10]/Q
                         net (fo=1, routed)           1.745     2.803    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[31]_0[10]
    SLICE_X80Y56         LUT5 (Prop_lut5_I4_O)        0.045     2.848 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[10]_i_1/O
                         net (fo=1, routed)           0.000     2.848    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[10]
    SLICE_X80Y56         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.123     2.733    soc_i/cpu_wrap_0/inst/u_cpu_top/clk_0
    SLICE_X80Y56         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[10]/C
                         clock pessimism             -0.030     2.703    
    SLICE_X80Y56         FDCE (Hold_fdce_C_D)         0.091     2.794    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.794    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.341%)  route 0.282ns (66.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.592     0.928    soc_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X24Y48         FDRE                                         r  soc_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  soc_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][17]/Q
                         net (fo=1, routed)           0.282     1.350    soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIC1
    SLICE_X30Y50         RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.845     1.211    soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X30Y50         RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.295    soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.638     0.974    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y145        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.284    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.910     1.276    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.289     0.987    
    SLICE_X46Y145        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.227    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.638     0.974    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y145        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.284    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.910     1.276    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.289     0.987    
    SLICE_X46Y145        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.227    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.638     0.974    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y145        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.284    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.910     1.276    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.289     0.987    
    SLICE_X46Y145        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.227    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.638     0.974    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y145        FDRE                                         r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=21, routed)          0.169     1.284    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD3
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.910     1.276    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X46Y145        RAMD32                                       r  soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.289     0.987    
    SLICE_X46Y145        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.227    soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y3   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y2   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y2   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y3   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y4   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y2   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y5   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y1   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y1   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y2    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y2    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y2    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y2    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.238ns = ( 53.238 - 44.000 ) 
    Source Clock Delay      (SCD):    10.276ns = ( 32.276 - 22.000 ) 
    Clock Pessimism Removal (CPR):    1.039ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731    25.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456    25.481 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275    28.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    32.276 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    32.276    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817    49.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.238 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              1.039    54.276    
                         clock uncertainty           -0.332    53.944    
                         output delay               -10.000    43.944    
  -------------------------------------------------------------------
                         required time                         43.944    
                         arrival time                         -32.276    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.276ns
    Source Clock Delay      (SCD):    9.238ns
    Clock Pessimism Removal (CPR):    1.039ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556     2.735    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367     3.102 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817     5.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.238 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     9.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275     6.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.276    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -1.039     9.238    
                         clock uncertainty            0.332     9.569    
                         output delay               -10.000    -0.431    
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           9.238    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      975.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             975.509ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 3.952ns (41.613%)  route 5.545ns (58.387%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.879     3.173    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.419     3.592 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/Q
                         net (fo=7, routed)           1.168     4.760    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[45]
    SLICE_X113Y37        LUT6 (Prop_lut6_I3_O)        0.299     5.059 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[40]_i_7/O
                         net (fo=7, routed)           1.151     6.210    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[41]
    SLICE_X113Y34        LUT6 (Prop_lut6_I4_O)        0.124     6.334 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.394    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.518 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.351    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.948    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.543 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.660    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.777    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.894    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.011    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.128 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.128    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.362 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.479 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.596 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.713 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.713    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.830 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.947 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.947    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.064 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.064    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.181 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.504 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.860    12.364    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X113Y42        LUT2 (Prop_lut2_I0_O)        0.306    12.670 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    12.670    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.029   988.179    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.179    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                975.509    

Slack (MET) :             975.528ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.980ns (41.789%)  route 5.544ns (58.211%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.879     3.173    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.419     3.592 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/Q
                         net (fo=7, routed)           1.168     4.760    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[45]
    SLICE_X113Y37        LUT6 (Prop_lut6_I3_O)        0.299     5.059 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[40]_i_7/O
                         net (fo=7, routed)           1.151     6.210    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[41]
    SLICE_X113Y34        LUT6 (Prop_lut6_I4_O)        0.124     6.334 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.394    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.518 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.351    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.948    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.543 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.660    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.777    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.894    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.011    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.128 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.128    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.362 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.479 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.596 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.713 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.713    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.830 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.947 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.947    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.064 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.064    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.181 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.504 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.859    12.363    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X113Y42        LUT2 (Prop_lut2_I1_O)        0.334    12.697 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    12.697    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.075   988.225    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        988.225    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                975.528    

Slack (MET) :             975.627ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.381ns  (logic 3.837ns (40.902%)  route 5.544ns (59.098%))
  Logic Levels:           21  (CARRY4=16 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.879     3.173    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y38        FDCE (Prop_fdce_C_Q)         0.419     3.592 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/Q
                         net (fo=7, routed)           1.168     4.760    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[45]
    SLICE_X113Y37        LUT6 (Prop_lut6_I3_O)        0.299     5.059 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[40]_i_7/O
                         net (fo=7, routed)           1.151     6.210    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[41]
    SLICE_X113Y34        LUT6 (Prop_lut6_I4_O)        0.124     6.334 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.394    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.518 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.351    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.475 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.948    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.543 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.543    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.660    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.777    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.894    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.011 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.011    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.128 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.128    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.245 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.362 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.362    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.479 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.479    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.596 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.596    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.713 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.713    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.830 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.830    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.947 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.947    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.064 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.064    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.181 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X112Y42        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.400 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                         net (fo=2, routed)           0.859    12.259    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    SLICE_X113Y42        LUT2 (Prop_lut2_I1_O)        0.295    12.554 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    12.554    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Setup_fdce_C_D)        0.031   988.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.181    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                975.627    

Slack (MET) :             975.643ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 3.725ns (39.598%)  route 5.682ns (60.402%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.949 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.949    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.389 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.859    12.248    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X113Y41        LUT2 (Prop_lut2_I1_O)        0.334    12.582 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                         net (fo=1, routed)           0.000    12.582    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y41        FDCE (Setup_fdce_C_D)        0.075   988.225    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        988.225    
                         arrival time                         -12.582    
  -------------------------------------------------------------------
                         slack                                975.643    

Slack (MET) :             975.727ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.608ns (38.883%)  route 5.671ns (61.117%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.949 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.949    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.305 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.848    12.153    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X113Y41        LUT2 (Prop_lut2_I1_O)        0.301    12.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000    12.454    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y41        FDCE (Setup_fdce_C_D)        0.031   988.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        988.181    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                975.727    

Slack (MET) :             975.741ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 3.638ns (39.080%)  route 5.671ns (60.920%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.949 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.949    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.305 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.848    12.153    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X113Y41        LUT2 (Prop_lut2_I0_O)        0.331    12.484 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    12.484    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y41        FDCE (Setup_fdce_C_D)        0.075   988.225    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        988.225    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                975.741    

Slack (MET) :             975.742ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 3.582ns (38.666%)  route 5.682ns (61.335%))
  Logic Levels:           20  (CARRY4=15 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.949 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.949    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.066 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.066    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X112Y41        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.285 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[0]
                         net (fo=2, routed)           0.859    12.144    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[57]
    SLICE_X113Y41        LUT2 (Prop_lut2_I1_O)        0.295    12.439 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    12.439    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y41        FDCE (Setup_fdce_C_D)        0.031   988.181    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.181    
                         arrival time                         -12.439    
  -------------------------------------------------------------------
                         slack                                975.742    

Slack (MET) :             975.784ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 3.580ns (38.829%)  route 5.640ns (61.171%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.949 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.949    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X112Y40        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.272 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[1]
                         net (fo=2, routed)           0.817    12.089    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[54]
    SLICE_X113Y41        LUT2 (Prop_lut2_I0_O)        0.306    12.395 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    12.395    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y41        FDCE (Setup_fdce_C_D)        0.029   988.179    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        988.179    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                975.784    

Slack (MET) :             975.875ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 3.491ns (38.054%)  route 5.683ns (61.946%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.155 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[1]
                         net (fo=2, routed)           0.860    12.015    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[50]
    SLICE_X113Y39        LUT2 (Prop_lut2_I1_O)        0.334    12.349 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[49]_i_1/O
                         net (fo=1, routed)           0.000    12.349    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[49]
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Setup_fdce_C_D)        0.075   988.224    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        988.224    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                975.875    

Slack (MET) :             975.895ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 3.463ns (38.012%)  route 5.647ns (61.988%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.881     3.175    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.456     3.631 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.874     4.505    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X113Y41        LUT6 (Prop_lut6_I2_O)        0.124     4.629 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_10/O
                         net (fo=33, routed)          1.584     6.212    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[59]
    SLICE_X113Y34        LUT6 (Prop_lut6_I3_O)        0.124     6.336 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[24]_i_9/O
                         net (fo=13, routed)          1.060     7.396    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X113Y28        LUT4 (Prop_lut4_I1_O)        0.124     7.520 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_3/O
                         net (fo=5, routed)           0.833     8.353    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X113Y29        LUT6 (Prop_lut6_I5_O)        0.124     8.477 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[4]_i_3/O
                         net (fo=1, routed)           0.473     8.950    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X112Y27        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.545 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.545    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X112Y28        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.662 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.662    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X112Y29        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.779 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.779    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X112Y30        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.896 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.896    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X112Y31        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.013 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.013    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X112Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.130 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.130    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X112Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.247 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.247    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X112Y34        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.364 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.364    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X112Y35        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.481 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.481    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X112Y36        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.598 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.598    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X112Y37        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.715 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.715    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X112Y38        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.832 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.832    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X112Y39        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.155 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[1]
                         net (fo=2, routed)           0.825    11.979    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[50]
    SLICE_X113Y39        LUT2 (Prop_lut2_I0_O)        0.306    12.285 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[50]_i_1/O
                         net (fo=1, routed)           0.000    12.285    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[50]
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Setup_fdce_C_D)        0.031   988.180    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]
  -------------------------------------------------------------------
                         required time                        988.180    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                975.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.170     1.285    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.907     1.273    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.299     0.974    
    SLICE_X113Y34        FDCE (Hold_fdce_C_D)         0.066     1.040    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.331ns (72.992%)  route 0.122ns (27.008%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.641     0.977    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y42        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=7, routed)           0.122     1.240    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X112Y42        LUT3 (Prop_lut3_I2_O)        0.045     1.285 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_5/O
                         net (fo=1, routed)           0.000     1.285    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[61]
    SLICE_X112Y42        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.430 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.430    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X112Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.912     1.278    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X112Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.288     0.990    
    SLICE_X112Y42        FDCE (Hold_fdce_C_D)         0.130     1.120    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.231ns (44.297%)  route 0.290ns (55.703%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.632     0.968    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y28        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y28        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=5, routed)           0.136     1.245    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[2]
    SLICE_X113Y29        LUT6 (Prop_lut6_I2_O)        0.045     1.290 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[0]_i_2/O
                         net (fo=1, routed)           0.154     1.444    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X113Y29        LUT2 (Prop_lut2_I0_O)        0.045     1.489 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.489    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X113Y29        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.902     1.268    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y29        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.285     0.983    
    SLICE_X113Y29        FDCE (Hold_fdce_C_D)         0.091     1.074    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.363ns (59.143%)  route 0.251ns (40.857%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.635     0.971    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/Q
                         net (fo=6, routed)           0.100     1.211    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[20]
    SLICE_X112Y31        LUT6 (Prop_lut6_I0_O)        0.045     1.256 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[20]_i_5/O
                         net (fo=1, routed)           0.000     1.256    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[18]
    SLICE_X112Y31        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.322 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[1]
                         net (fo=2, routed)           0.151     1.473    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[18]
    SLICE_X113Y31        LUT2 (Prop_lut2_I1_O)        0.111     1.584 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[17]_i_1/O
                         net (fo=1, routed)           0.000     1.584    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[17]
    SLICE_X113Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.904     1.270    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y31        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
                         clock pessimism             -0.299     0.971    
    SLICE_X113Y31        FDCE (Hold_fdce_C_D)         0.107     1.078    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.363ns (55.843%)  route 0.287ns (44.157%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.633     0.969    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y29        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/Q
                         net (fo=6, routed)           0.147     1.257    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[8]
    SLICE_X112Y28        LUT4 (Prop_lut4_I2_O)        0.045     1.302 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[8]_i_4/O
                         net (fo=1, routed)           0.000     1.302    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[7]
    SLICE_X112Y28        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.367 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.140     1.507    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[7]
    SLICE_X113Y28        LUT2 (Prop_lut2_I0_O)        0.112     1.619 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[7]_i_1/O
                         net (fo=1, routed)           0.000     1.619    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[7]
    SLICE_X113Y28        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.901     1.267    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y28        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]/C
                         clock pessimism             -0.285     0.982    
    SLICE_X113Y28        FDCE (Hold_fdce_C_D)         0.107     1.089    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.365ns (54.999%)  route 0.299ns (45.001%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.640     0.976    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/Q
                         net (fo=4, routed)           0.136     1.253    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[48]
    SLICE_X112Y38        LUT6 (Prop_lut6_I5_O)        0.045     1.298 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[48]_i_3/O
                         net (fo=1, routed)           0.000     1.298    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[48]
    SLICE_X112Y38        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.362 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/O[3]
                         net (fo=2, routed)           0.162     1.524    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[48]
    SLICE_X113Y38        LUT2 (Prop_lut2_I1_O)        0.115     1.639 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[47]_i_1/O
                         net (fo=1, routed)           0.000     1.639    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[47]
    SLICE_X113Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.911     1.277    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y38        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X113Y38        FDCE (Hold_fdce_C_D)         0.107     1.099    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.359ns (55.570%)  route 0.287ns (44.430%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.633     0.969    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y29        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y29        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]/Q
                         net (fo=6, routed)           0.147     1.257    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[8]
    SLICE_X112Y28        LUT4 (Prop_lut4_I2_O)        0.045     1.302 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[8]_i_4/O
                         net (fo=1, routed)           0.000     1.302    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[7]
    SLICE_X112Y28        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.367 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/O[2]
                         net (fo=2, routed)           0.140     1.507    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[7]
    SLICE_X113Y28        LUT2 (Prop_lut2_I1_O)        0.108     1.615 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[6]_i_1/O
                         net (fo=1, routed)           0.000     1.615    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[6]
    SLICE_X113Y28        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.901     1.267    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y28        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]/C
                         clock pessimism             -0.285     0.982    
    SLICE_X113Y28        FDCE (Hold_fdce_C_D)         0.092     1.074    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.362ns (54.837%)  route 0.298ns (45.163%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.641     0.977    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=6, routed)           0.157     1.274    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.045     1.319 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[56]_i_4/O
                         net (fo=1, routed)           0.000     1.319    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[55]
    SLICE_X112Y40        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.384 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.526    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X113Y41        LUT2 (Prop_lut2_I0_O)        0.111     1.637 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000     1.637    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.912     1.278    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y41        FDCE (Hold_fdce_C_D)         0.107     1.084    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.360ns (55.487%)  route 0.289ns (44.513%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.641     0.977    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/Q
                         net (fo=3, routed)           0.077     1.195    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[58]
    SLICE_X112Y41        LUT6 (Prop_lut6_I0_O)        0.045     1.240 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[63]_i_8/O
                         net (fo=1, routed)           0.000     1.240    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    SLICE_X112Y41        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.306 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.211     1.517    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X113Y41        LUT2 (Prop_lut2_I0_O)        0.108     1.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000     1.625    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.912     1.278    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y41        FDCE (Hold_fdce_C_D)         0.092     1.069    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.359ns (54.631%)  route 0.298ns (45.369%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.641     0.977    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y41        FDCE (Prop_fdce_C_Q)         0.141     1.118 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/Q
                         net (fo=6, routed)           0.157     1.274    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[56]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.045     1.319 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/i_/timer_gray[56]_i_4/O
                         net (fo=1, routed)           0.000     1.319    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[55]
    SLICE_X112Y40        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.384 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           0.142     1.526    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X113Y41        LUT2 (Prop_lut2_I1_O)        0.108     1.634 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000     1.634    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.912     1.278    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y41        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism             -0.301     0.977    
    SLICE_X113Y41        FDCE (Hold_fdce_C_D)         0.091     1.068    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.566    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y29   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y31   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X113Y31   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y32   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X111Y32   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y33   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y30   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y39   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y39   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y39   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X113Y39   soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       21.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.039ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.518ns (27.930%)  route 1.337ns (72.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.748     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X16Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.518     6.387 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[13]/Q
                         net (fo=1, routed)           1.337     7.724    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[13]
    SLICE_X34Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.574     5.210    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.367     5.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.586     6.162    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X13Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.763    
    SLICE_X34Y17         FDCE (Setup_data_check)     22.000    28.763    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 21.039    

Slack (MET) :             21.055ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.967%)  route 1.529ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.821     5.942    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     6.398 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                         net (fo=1, routed)           1.529     7.927    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[3]
    SLICE_X21Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.645     5.281    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367     5.648 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.695     6.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X1Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.639     6.982    
    SLICE_X21Y34         FDCE (Setup_data_check)     22.000    28.982    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                 21.055    

Slack (MET) :             21.091ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.456ns (23.388%)  route 1.494ns (76.612%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.821     5.942    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     6.398 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[3]/Q
                         net (fo=1, routed)           1.494     7.892    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[1]
    SLICE_X21Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.645     5.281    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367     5.648 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.695     6.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X1Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.639     6.982    
    SLICE_X21Y34         FDCE (Setup_data_check)     22.000    28.982    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                          -7.892    
  -------------------------------------------------------------------
                         slack                                 21.091    

Slack (MET) :             21.092ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.518ns (27.069%)  route 1.396ns (72.931%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.817     5.938    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.456 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[7]/Q
                         net (fo=1, routed)           1.396     7.852    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[5]
    SLICE_X21Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.645     5.281    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367     5.648 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.695     6.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X1Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.943    
    SLICE_X21Y34         FDCE (Setup_data_check)     22.000    28.943    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -7.852    
  -------------------------------------------------------------------
                         slack                                 21.092    

Slack (MET) :             21.121ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.518ns (27.486%)  route 1.367ns (72.514%))
  Logic Levels:           0  
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.817     5.938    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.518     6.456 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[6]/Q
                         net (fo=1, routed)           1.367     7.823    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[4]
    SLICE_X21Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.645     5.281    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367     5.648 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.695     6.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X1Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.943    
    SLICE_X21Y34         FDCE (Setup_data_check)     22.000    28.943    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.943    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 21.121    

Slack (MET) :             21.159ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[19]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.518ns (29.785%)  route 1.221ns (70.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    5.865ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.744     5.865    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X16Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y17         FDCE (Prop_fdce_C_Q)         0.518     6.383 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[19]/Q
                         net (fo=1, routed)           1.221     7.604    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[19]
    SLICE_X34Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.574     5.210    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.367     5.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.586     6.162    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X13Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.763    
    SLICE_X34Y18         FDCE (Setup_data_check)     22.000    28.763    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                 21.159    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.456ns (24.515%)  route 1.404ns (75.485%))
  Logic Levels:           0  
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.821     5.942    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.456     6.398 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr_reg[4]/Q
                         net (fo=1, routed)           1.404     7.802    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[11]_0[2]
    SLICE_X21Y34         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.645     5.281    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.367     5.648 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.695     6.343    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog
    SLICE_X1Y19          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_tog_s1_reg/D
                         clock pessimism              0.639     6.982    
    SLICE_X21Y34         FDCE (Setup_data_check)     22.000    28.982    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/rx_mem_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.982    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.199ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[8]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.518ns (30.538%)  route 1.178ns (69.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.747     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDCE (Prop_fdce_C_Q)         0.518     6.386 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[8]/Q
                         net (fo=1, routed)           1.178     7.564    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[8]
    SLICE_X34Y17         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.574     5.210    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.367     5.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.586     6.162    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X13Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.763    
    SLICE_X34Y17         FDCE (Setup_data_check)     22.000    28.763    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                 21.199    

Slack (MET) :             21.242ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.518ns (31.347%)  route 1.134ns (68.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.747     5.868    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X20Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y14         FDCE (Prop_fdce_C_Q)         0.518     6.386 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                         net (fo=1, routed)           1.134     7.520    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[5]
    SLICE_X34Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.574     5.210    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.367     5.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.586     6.162    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X13Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.763    
    SLICE_X34Y12         FDCE (Setup_data_check)     22.000    28.763    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                 21.242    

Slack (MET) :             21.289ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.417%)  route 1.149ns (71.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.162ns
    Source Clock Delay      (SCD):    5.869ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.748     5.869    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X19Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y13         FDCE (Prop_fdce_C_Q)         0.456     6.325 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[12]/Q
                         net (fo=1, routed)           1.149     7.474    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[12]
    SLICE_X34Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579     3.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.574     5.210    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.367     5.577 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.586     6.162    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X13Y2          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.600     6.763    
    SLICE_X34Y12         FDCE (Setup_data_check)     22.000    28.763    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         28.763    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 21.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.141     2.485 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[11]/Q
                         net (fo=1, routed)           0.087     2.572    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[11]
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.617 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.617    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[11]_i_1__0_n_0
    SLICE_X10Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[11]/C
                         clock pessimism             -0.488     2.357    
    SLICE_X10Y14         FDCE (Hold_fdce_C_D)         0.120     2.477    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141     2.485 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/Q
                         net (fo=1, routed)           0.087     2.572    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[28]
    SLICE_X10Y13         LUT3 (Prop_lut3_I1_O)        0.045     2.617 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[28]_i_1__0/O
                         net (fo=1, routed)           0.000     2.617    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[28]_i_1__0_n_0
    SLICE_X10Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/C
                         clock pessimism             -0.488     2.357    
    SLICE_X10Y13         FDCE (Hold_fdce_C_D)         0.120     2.477    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.590     2.344    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X13Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     2.485 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[10]/Q
                         net (fo=1, routed)           0.098     2.583    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata[10]
    SLICE_X14Y14         LUT6 (Prop_lut6_I0_O)        0.045     2.628 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[10]_i_1__0/O
                         net (fo=1, routed)           0.000     2.628    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[10]_i_1__0_n_0
    SLICE_X14Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X14Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[10]/C
                         clock pessimism             -0.486     2.359    
    SLICE_X14Y14         FDCE (Hold_fdce_C_D)         0.121     2.480    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.628%)  route 0.097ns (34.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.367    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X7Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     2.508 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[19]/Q
                         net (fo=1, routed)           0.097     2.606    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata[19]
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.045     2.651 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.651    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[19]
    SLICE_X4Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.868    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[19]/C
                         clock pessimism             -0.486     2.381    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.121     2.502    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.367    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDCE (Prop_fdce_C_Q)         0.141     2.508 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/Q
                         net (fo=2, routed)           0.098     2.606    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg__0[8]
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.045     2.651 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     2.651    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[18]
    SLICE_X4Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.868    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[18]/C
                         clock pessimism             -0.487     2.380    
    SLICE_X4Y21          FDCE (Hold_fdce_C_D)         0.120     2.500    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.779%)  route 0.110ns (37.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.869ns
    Source Clock Delay      (SCD):    2.368ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.614     2.368    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     2.509 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[17]/Q
                         net (fo=2, routed)           0.110     2.620    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg__0[7]
    SLICE_X6Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.665 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     2.665    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[17]
    SLICE_X6Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.869    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y20          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[17]/C
                         clock pessimism             -0.486     2.382    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.121     2.503    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_cmp_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.189ns (62.895%)  route 0.112ns (37.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.875ns
    Source Clock Delay      (SCD):    2.373ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.373    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     2.514 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[31]/Q
                         net (fo=10, routed)          0.112     2.626    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wbuf_wdata_0[30]
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.048     2.674 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apsel[4]_i_1/O
                         net (fo=2, routed)           0.000     2.674    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apsel[4]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_cmp_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.887     2.875    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y13          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_cmp_data_reg[28]/C
                         clock pessimism             -0.488     2.386    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.123     2.509    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_cmp_data_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.505%)  route 0.116ns (38.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.336    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X9Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     2.477 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/Q
                         net (fo=1, routed)           0.116     2.594    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata[13]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.045     2.639 r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.639    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/p_1_in[13]
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.851     2.839    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X8Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]/C
                         clock pessimism             -0.486     2.352    
    SLICE_X8Y21          FDCE (Hold_fdce_C_D)         0.120     2.472    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.621     2.375    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X1Y11          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     2.516 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[2]/Q
                         net (fo=5, routed)           0.124     2.640    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg_n_0_[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.045     2.685 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.685    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt[3]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.891     2.879    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X0Y11          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[3]/C
                         clock pessimism             -0.490     2.388    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.121     2.509    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apsel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.374ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.620     2.374    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y12          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apsel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.164     2.538 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apsel_reg[4]/Q
                         net (fo=3, routed)           0.072     2.611    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_sel[4]
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     2.656 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res[28]_i_1/O
                         net (fo=1, routed)           0.000     2.656    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res[28]
    SLICE_X5Y12          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.888     2.876    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X5Y12          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[28]/C
                         clock pessimism             -0.488     2.387    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     2.479    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y6    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y12    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_15_17/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y23   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y22   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X18Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y21   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y24   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        4.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 2.751ns (15.140%)  route 15.423ns (84.860%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.094ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.883     5.094    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y2         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDCE (Prop_fdce_C_Q)         0.419     5.513 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          15.423    20.936    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.332    23.268 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    23.268    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -23.268    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.812ns  (logic 2.658ns (15.810%)  route 14.154ns (84.190%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.882     5.093    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y6         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y6         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          14.154    19.703    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    21.905 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.905    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.905    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.471ns  (logic 2.656ns (16.123%)  route 13.816ns (83.877%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.878     5.089    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y12        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDCE (Prop_fdce_C_Q)         0.456     5.545 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          13.816    19.361    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.200    21.561 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.561    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.561    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.462ns (17.176%)  route 2.228ns (82.824%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.711 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.406    12.406 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           1.821    14.227    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X112Y5         LUT3 (Prop_lut3_I0_O)        0.056    14.283 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.406    14.689    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X112Y7         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.641    21.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y7         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    21.711    
                         clock uncertainty           -0.035    21.675    
    SLICE_X112Y7         FDRE (Setup_fdre_C_D)       -0.035    21.640    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.640    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.477ns (22.817%)  route 1.614ns (77.183%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns = ( 21.711 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           1.614    14.036    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X112Y7         LUT3 (Prop_lut3_I0_O)        0.056    14.092 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.092    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X112Y7         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.641    21.711    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X112Y7         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.711    
                         clock uncertainty           -0.035    21.675    
    SLICE_X112Y7         FDRE (Setup_fdre_C_D)        0.034    21.709    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.393ns (26.159%)  route 1.109ns (73.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 21.708 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.109    13.502    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X113Y14        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.638    21.708    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y14        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.708    
                         clock uncertainty           -0.035    21.672    
    SLICE_X113Y14        FDCE (Setup_fdce_C_D)       -0.014    21.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.771ns (22.539%)  route 6.086ns (77.461%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 24.660 - 20.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.735     4.946    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDCE (Prop_fdce_C_Q)         0.419     5.365 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.114     7.479    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X97Y20         LUT6 (Prop_lut6_I5_O)        0.296     7.775 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14/O
                         net (fo=1, routed)           0.000     7.775    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X97Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.992 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           1.344     9.336    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X90Y14         LUT6 (Prop_lut6_I3_O)        0.299     9.635 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.635    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X90Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     9.849 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.643    11.492    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X112Y3         LUT3 (Prop_lut3_I0_O)        0.326    11.818 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd[1]_i_1/O
                         net (fo=1, routed)           0.986    12.804    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32_n_1
    SLICE_X113Y12        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.698    24.660    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y12        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                         clock pessimism              0.364    25.024    
                         clock uncertainty           -0.035    24.989    
    SLICE_X113Y12        FDCE (Setup_fdce_C_D)       -0.274    24.715    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]
  -------------------------------------------------------------------
                         required time                         24.715    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             12.293ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 1.866ns (23.828%)  route 5.965ns (76.172%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 24.665 - 20.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.735     4.946    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDCE (Prop_fdce_C_Q)         0.419     5.365 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.114     7.479    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X97Y20         LUT6 (Prop_lut6_I5_O)        0.296     7.775 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14/O
                         net (fo=1, routed)           0.000     7.775    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X97Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.992 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           1.344     9.336    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X90Y14         LUT6 (Prop_lut6_I3_O)        0.299     9.635 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.635    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X90Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     9.849 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.643    11.492    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X112Y3         LUT3 (Prop_lut3_I1_O)        0.297    11.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.864    12.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y2         LUT3 (Prop_lut3_I2_O)        0.124    12.778 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.778    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0_n_0
    SLICE_X112Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.703    24.665    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
                         clock pessimism              0.364    25.029    
                         clock uncertainty           -0.035    24.994    
    SLICE_X112Y2         FDPE (Setup_fdpe_C_D)        0.077    25.071    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.071    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                 12.293    

Slack (MET) :             12.308ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.892ns (24.080%)  route 5.965ns (75.920%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.665ns = ( 24.665 - 20.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.735     4.946    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDCE (Prop_fdce_C_Q)         0.419     5.365 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.114     7.479    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X97Y20         LUT6 (Prop_lut6_I5_O)        0.296     7.775 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14/O
                         net (fo=1, routed)           0.000     7.775    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X97Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.992 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           1.344     9.336    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X90Y14         LUT6 (Prop_lut6_I3_O)        0.299     9.635 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.635    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X90Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     9.849 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.643    11.492    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X112Y3         LUT3 (Prop_lut3_I1_O)        0.297    11.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.864    12.654    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X112Y2         LUT5 (Prop_lut5_I4_O)        0.150    12.804 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.804    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0_n_0
    SLICE_X112Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.703    24.665    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/C
                         clock pessimism              0.364    25.029    
                         clock uncertainty           -0.035    24.994    
    SLICE_X112Y2         FDPE (Setup_fdpe_C_D)        0.118    25.112    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.112    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                 12.308    

Slack (MET) :             12.376ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        7.701ns  (logic 1.866ns (24.230%)  route 5.835ns (75.770%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.664ns = ( 24.664 - 20.000 ) 
    Source Clock Delay      (SCD):    4.946ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.735     4.946    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y12         FDCE (Prop_fdce_C_Q)         0.419     5.365 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=25, routed)          2.114     7.479    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X97Y20         LUT6 (Prop_lut6_I5_O)        0.296     7.775 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14/O
                         net (fo=1, routed)           0.000     7.775    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X97Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     7.992 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           1.344     9.336    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X90Y14         LUT6 (Prop_lut6_I3_O)        0.299     9.635 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_4/O
                         net (fo=1, routed)           0.000     9.635    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X90Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     9.849 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           1.643    11.492    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X112Y3         LUT3 (Prop_lut3_I1_O)        0.297    11.789 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          0.734    12.524    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X113Y3         LUT4 (Prop_lut4_I2_O)        0.124    12.648 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    12.648    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[4]_i_1__0_n_0
    SLICE_X113Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.702    24.664    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]/C
                         clock pessimism              0.364    25.028    
                         clock uncertainty           -0.035    24.993    
    SLICE_X113Y3         FDPE (Setup_fdpe_C_D)        0.031    25.024    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.024    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 12.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.642     1.712    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y3         FDPE (Prop_fdpe_C_Q)         0.164     1.876 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[28]/Q
                         net (fo=1, routed)           0.056     1.932    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[28]
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[30]/C
                         clock pessimism             -0.362     1.712    
    SLICE_X112Y3         FDPE (Hold_fdpe_C_D)         0.064     1.776    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.500%)  route 0.062ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X86Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y9          FDCE (Prop_fdce_C_Q)         0.164     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[10]/Q
                         net (fo=2, routed)           0.062     1.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[10]
    SLICE_X87Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X87Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]/C
                         clock pessimism             -0.346     1.672    
    SLICE_X87Y9          FDCE (Hold_fdce_C_D)         0.046     1.718    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y9          FDCE (Prop_fdce_C_Q)         0.141     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[2]/Q
                         net (fo=2, routed)           0.114     1.937    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[2]
    SLICE_X97Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.881     2.042    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X97Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][2]/C
                         clock pessimism             -0.345     1.697    
    SLICE_X97Y10         FDCE (Hold_fdce_C_D)         0.070     1.767    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X97Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y8          FDCE (Prop_fdce_C_Q)         0.141     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/Q
                         net (fo=2, routed)           0.124     1.947    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[17]
    SLICE_X96Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.882     2.043    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X96Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/C
                         clock pessimism             -0.348     1.695    
    SLICE_X96Y8          FDCE (Hold_fdce_C_D)         0.076     1.771    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.643     1.713    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y2         FDPE (Prop_fdpe_C_Q)         0.141     1.854 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/Q
                         net (fo=1, routed)           0.110     1.964    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[27]
    SLICE_X113Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.075    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y2         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]/C
                         clock pessimism             -0.362     1.713    
    SLICE_X113Y2         FDPE (Hold_fdpe_C_D)         0.072     1.785    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (62.981%)  route 0.075ns (37.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDCE (Prop_fdce_C_Q)         0.128     1.810 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[4]/Q
                         net (fo=2, routed)           0.075     1.885    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[4]
    SLICE_X94Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.882     2.043    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X94Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/C
                         clock pessimism             -0.348     1.695    
    SLICE_X94Y8          FDCE (Hold_fdce_C_D)         0.010     1.705    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.643     1.713    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X111Y0         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y0         FDPE (Prop_fdpe_C_Q)         0.141     1.854 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[12]/Q
                         net (fo=2, routed)           0.111     1.965    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[12]
    SLICE_X112Y0         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.914     2.075    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X112Y0         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.346     1.729    
    SLICE_X112Y0         FDPE (Hold_fdpe_C_D)         0.052     1.781    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y8          FDCE (Prop_fdce_C_Q)         0.141     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[10]/Q
                         net (fo=2, routed)           0.122     1.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[10]
    SLICE_X95Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.882     2.043    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X95Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]/C
                         clock pessimism             -0.361     1.682    
    SLICE_X95Y8          FDCE (Hold_fdce_C_D)         0.078     1.760    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.131%)  route 0.128ns (43.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X86Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y7          FDCE (Prop_fdce_C_Q)         0.164     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[2]/Q
                         net (fo=2, routed)           0.128     1.951    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[2]
    SLICE_X85Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X85Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[2]/C
                         clock pessimism             -0.324     1.694    
    SLICE_X85Y8          FDCE (Hold_fdce_C_D)         0.071     1.765    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.762%)  route 0.093ns (36.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X86Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         FDCE (Prop_fdce_C_Q)         0.164     1.820 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[24]/Q
                         net (fo=2, routed)           0.093     1.913    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_reg[24]
    SLICE_X87Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/rmii_refclk
    SLICE_X87Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[24]/C
                         clock pessimism             -0.345     1.669    
    SLICE_X87Y13         FDCE (Hold_fdce_C_D)         0.057     1.726    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/dbg_rst_d1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X86Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/dbg_rst_d2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y9     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y11    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y11    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/dbg_rst_d1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[22]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/dbg_rst_d1_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X86Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/dbg_rst_d2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y9     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y8     soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y11    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y11    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y12    soc_i/cpu_wrap_0/inst/u_peri/u_mac/debug_latch_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            3  Failing Endpoints,  Worst Slack       -0.161ns,  Total Violation       -0.468ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.967%)  route 0.876ns (34.033%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.276ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275     6.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.276    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.276    
    U7                                                0.000    22.276 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.276    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.850 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.876    24.725    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.849 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    24.849    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.697ns (66.014%)  route 0.874ns (33.986%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.276ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275     6.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.276    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.276    
    U7                                                0.000    22.276 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.276    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.850 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.874    24.724    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    24.848    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.848    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.697ns (66.298%)  route 0.863ns (33.702%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.276ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275     6.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.276    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.276    
    U7                                                0.000    22.276 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.276    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.850 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.863    24.713    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.124    24.837 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    24.837    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.837    
  -------------------------------------------------------------------
                         slack                                 -0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.739ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.385ns (52.484%)  route 0.349ns (47.515%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.061     2.122    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.344 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.344    
    U7                                                0.000    15.344 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.344    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.684 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.349    16.033    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I2_O)        0.045    16.078 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[7]_i_1/O
                         net (fo=1, routed)           0.000    16.078    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          16.078    
  -------------------------------------------------------------------
                         slack                                 14.739    

Slack (MET) :             14.742ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.385ns (52.200%)  route 0.353ns (47.800%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.061     2.122    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.344 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.344    
    U7                                                0.000    15.344 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.344    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.684 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.353    16.037    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    16.082 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[0]_i_1/O
                         net (fo=1, routed)           0.000    16.082    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          16.082    
  -------------------------------------------------------------------
                         slack                                 14.742    

Slack (MET) :             14.743ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.141%)  route 0.354ns (47.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.061     2.122    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.344 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.344    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.344    
    U7                                                0.000    15.344 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.344    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.684 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.354    16.038    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    16.083 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_2/O
                         net (fo=1, routed)           0.000    16.083    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          16.083    
  -------------------------------------------------------------------
                         slack                                 14.743    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.974ns  (logic 3.983ns (36.293%)  route 6.991ns (63.707%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.238ns = ( 53.238 - 44.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 25.025 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731    25.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456    25.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.991    32.472    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.999 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.999    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817    49.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.238 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.290    53.527    
                         clock uncertainty           -0.332    53.195    
                         output delay               -10.000    43.195    
  -------------------------------------------------------------------
                         required time                         43.195    
                         arrival time                         -35.999    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        9.217ns  (logic 4.133ns (44.844%)  route 5.084ns (55.156%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.238ns = ( 53.238 - 44.000 ) 
    Source Clock Delay      (SCD):    3.023ns = ( 25.023 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.729    25.023    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X56Y6          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDPE (Prop_fdpe_C_Q)         0.456    25.479 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.989    26.468    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X54Y8          LUT2 (Prop_lut2_I1_O)        0.124    26.592 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           4.095    30.687    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.553    34.240 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    34.240    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817    49.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.238 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.230    53.467    
                         clock uncertainty           -0.332    53.135    
                         output delay               -10.000    43.135    
  -------------------------------------------------------------------
                         required time                         43.135    
                         arrival time                         -34.240    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             10.919ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        7.251ns  (logic 3.976ns (54.837%)  route 3.275ns (45.163%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.238ns = ( 53.238 - 44.000 ) 
    Source Clock Delay      (SCD):    3.025ns = ( 25.025 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731    25.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456    25.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275    28.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    32.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    32.276    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556    46.736    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367    47.103 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817    49.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.238 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.290    53.527    
                         clock uncertainty           -0.332    53.195    
                         output delay               -10.000    43.195    
  -------------------------------------------------------------------
                         required time                         43.195    
                         arrival time                         -32.276    
  -------------------------------------------------------------------
                         slack                                 10.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.251ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.685ns (56.677%)  route 2.817ns (43.323%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        7.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.276ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.556     2.735    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.367     3.102 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.817     5.919    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.238 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.238    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.731     3.025    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.456     3.481 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.275     6.756    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.276 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.276    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.290     9.987    
                         output delay               -10.000    -0.013    
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           9.238    
  -------------------------------------------------------------------
                         slack                                  9.251    

Slack (MET) :             10.234ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 1.440ns (44.074%)  route 1.827ns (55.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        3.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.584     0.920    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X60Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.061 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           0.332     1.393    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X54Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.438 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           1.495     2.933    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.254     4.187 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.187    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.853     1.219    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.175     1.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.420     2.814    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.235 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.235    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.282     3.953    
                         output delay               -10.000    -6.047    
  -------------------------------------------------------------------
                         required time                          6.047    
                         arrival time                           4.187    
  -------------------------------------------------------------------
                         slack                                 10.234    

Slack (MET) :             10.930ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.369ns (34.688%)  route 2.577ns (65.312%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        3.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.235ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.577     3.639    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.867 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.867    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.853     1.219    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X61Y6          FDCE (Prop_fdce_C_Q)         0.175     1.394 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.420     2.814    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.235 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.235    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.298     3.937    
                         output delay               -10.000    -6.063    
  -------------------------------------------------------------------
                         required time                          6.063    
                         arrival time                           4.867    
  -------------------------------------------------------------------
                         slack                                 10.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 0.580ns (2.905%)  route 19.382ns (97.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 28.229 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       17.258    23.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y43          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.718    28.229    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y43          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][10]/C
                         clock pessimism              0.115    28.344    
                         clock uncertainty           -0.332    28.012    
    SLICE_X4Y43          FDCE (Recov_fdce_C_CLR)     -0.319    27.693    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][10]
  -------------------------------------------------------------------
                         required time                         27.693    
                         arrival time                         -23.136    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 0.580ns (2.905%)  route 19.382ns (97.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.229ns = ( 28.229 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       17.258    23.136    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y43          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.718    28.229    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y43          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][42]/C
                         clock pessimism              0.115    28.344    
                         clock uncertainty           -0.332    28.012    
    SLICE_X4Y43          FDCE (Recov_fdce_C_CLR)     -0.319    27.693    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][42]
  -------------------------------------------------------------------
                         required time                         27.693    
                         arrival time                         -23.136    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 0.580ns (2.969%)  route 18.955ns (97.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 28.318 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.830    22.709    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y40          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.807    28.318    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y40          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][10]/C
                         clock pessimism              0.115    28.433    
                         clock uncertainty           -0.332    28.101    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.319    27.782    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][10]
  -------------------------------------------------------------------
                         required time                         27.782    
                         arrival time                         -22.709    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 0.580ns (2.969%)  route 18.955ns (97.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.318ns = ( 28.318 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.830    22.709    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y40          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.807    28.318    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y40          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][42]/C
                         clock pessimism              0.115    28.433    
                         clock uncertainty           -0.332    28.101    
    SLICE_X4Y40          FDCE (Recov_fdce_C_CLR)     -0.319    27.782    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[3][42]
  -------------------------------------------------------------------
                         required time                         27.782    
                         arrival time                         -22.709    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.376ns  (logic 0.580ns (2.993%)  route 18.796ns (97.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 28.293 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.672    22.550    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X7Y40          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.782    28.293    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X7Y40          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][10]/C
                         clock pessimism              0.115    28.408    
                         clock uncertainty           -0.332    28.076    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    27.671    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][10]
  -------------------------------------------------------------------
                         required time                         27.671    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.386ns  (logic 0.580ns (2.992%)  route 18.806ns (97.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.317ns = ( 28.317 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.682    22.560    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X5Y39          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.806    28.317    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X5Y39          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][42]/C
                         clock pessimism              0.115    28.432    
                         clock uncertainty           -0.332    28.100    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.405    27.695    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[6][42]
  -------------------------------------------------------------------
                         required time                         27.695    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.683ns  (logic 0.580ns (2.947%)  route 19.103ns (97.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 28.559 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.979    22.857    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y41          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        3.048    28.559    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y41          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][10]/C
                         clock pessimism              0.115    28.674    
                         clock uncertainty           -0.332    28.343    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.319    28.024    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][10]
  -------------------------------------------------------------------
                         required time                         28.024    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.683ns  (logic 0.580ns (2.947%)  route 19.103ns (97.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.559ns = ( 28.559 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.979    22.857    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X4Y41          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        3.048    28.559    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X4Y41          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][42]/C
                         clock pessimism              0.115    28.674    
                         clock uncertainty           -0.332    28.343    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.319    28.024    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[4][42]
  -------------------------------------------------------------------
                         required time                         28.024    
                         arrival time                         -22.857    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.376ns  (logic 0.580ns (2.993%)  route 18.796ns (97.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 28.293 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.672    22.550    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X6Y40          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.782    28.293    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X6Y40          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][10]/C
                         clock pessimism              0.115    28.408    
                         clock uncertainty           -0.332    28.076    
    SLICE_X6Y40          FDCE (Recov_fdce_C_CLR)     -0.319    27.757    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][10]
  -------------------------------------------------------------------
                         required time                         27.757    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                  5.207    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.376ns  (logic 0.580ns (2.993%)  route 18.796ns (97.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.293ns = ( 28.293 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.456     3.630 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          2.124     5.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.124     5.878 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)       16.672    22.550    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X6Y40          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       2.232    25.411    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.100    25.511 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.782    28.293    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X6Y40          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][42]/C
                         clock pessimism              0.115    28.408    
                         clock uncertainty           -0.332    28.076    
    SLICE_X6Y40          FDCE (Recov_fdce_C_CLR)     -0.319    27.757    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[5][42]
  -------------------------------------------------------------------
                         required time                         27.757    
                         arrival time                         -22.550    
  -------------------------------------------------------------------
                         slack                                  5.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[12][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 0.186ns (6.515%)  route 2.669ns (93.485%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.633     3.830    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X89Y131        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[12][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.077     3.687    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X89Y131        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[12][1]/C
                         clock pessimism             -0.030     3.657    
    SLICE_X89Y131        FDCE (Remov_fdce_C_CLR)     -0.092     3.565    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.830    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.186ns (6.505%)  route 2.673ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.637     3.835    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X88Y131        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.077     3.687    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X88Y131        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][1]/C
                         clock pessimism             -0.030     3.657    
    SLICE_X88Y131        FDCE (Remov_fdce_C_CLR)     -0.092     3.565    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.186ns (6.505%)  route 2.673ns (93.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.687ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.637     3.835    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X88Y131        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        2.077     3.687    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X88Y131        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][23]/C
                         clock pessimism             -0.030     3.657    
    SLICE_X88Y131        FDCE (Remov_fdce_C_CLR)     -0.092     3.565    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[15][23]
  -------------------------------------------------------------------
                         required time                         -3.565    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.186ns (7.144%)  route 2.417ns (92.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.394ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.381     3.579    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X103Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.784     3.394    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X103Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][36]/C
                         clock pessimism             -0.030     3.364    
    SLICE_X103Y116       FDCE (Remov_fdce_C_CLR)     -0.092     3.272    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][36]
  -------------------------------------------------------------------
                         required time                         -3.272    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mscratch_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.186ns (8.593%)  route 1.979ns (91.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        0.942     3.140    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/prv_reg[1]_4
    SLICE_X104Y76        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mscratch_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.297     2.907    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X104Y76        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mscratch_reg[18]/C
                         clock pessimism             -0.030     2.877    
    SLICE_X104Y76        FDCE (Remov_fdce_C_CLR)     -0.067     2.810    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mscratch_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.186ns (6.989%)  route 2.475ns (93.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.439     3.637    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X103Y137       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.819     3.429    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X103Y137       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][15]/C
                         clock pessimism             -0.030     3.398    
    SLICE_X103Y137       FDCE (Remov_fdce_C_CLR)     -0.092     3.306    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.186ns (6.950%)  route 2.490ns (93.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.415ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.454     3.652    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[0][63]_0
    SLICE_X104Y117       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.805     3.415    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[31][63]_0
    SLICE_X104Y117       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][22]/C
                         clock pessimism             -0.030     3.385    
    SLICE_X104Y117       FDCE (Remov_fdce_C_CLR)     -0.067     3.318    soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr_reg[7][22]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.652    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.186ns (6.711%)  route 2.586ns (93.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.550     3.747    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X104Y144       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.897     3.507    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X104Y144       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][36]/C
                         clock pessimism             -0.030     3.477    
    SLICE_X104Y144       FDCE (Remov_fdce_C_CLR)     -0.067     3.410    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][36]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][49]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.186ns (6.711%)  route 2.586ns (93.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.550     3.747    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X104Y144       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.897     3.507    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X104Y144       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][49]/C
                         clock pessimism             -0.030     3.477    
    SLICE_X104Y144       FDCE (Remov_fdce_C_CLR)     -0.067     3.410    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][49]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.186ns (6.711%)  route 2.586ns (93.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       0.640     0.976    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X110Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y39        FDCE (Prop_fdce_C_Q)         0.141     1.117 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=36, routed)          1.036     2.153    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/srstn_sync
    SLICE_X110Y39        LUT1 (Prop_lut1_I0_O)        0.045     2.198 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/satp_ppn[43]_i_4/O
                         net (fo=8743, routed)        1.550     3.747    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[7]_1
    SLICE_X104Y144       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=18659, routed)       1.188     1.554    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X109Y47        LUT2 (Prop_lut2_I0_O)        0.056     1.610 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/satp_ppn[43]_i_3/O
                         net (fo=7845, routed)        1.897     3.507    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X104Y144       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][50]/C
                         clock pessimism             -0.030     3.477    
    SLICE_X104Y144       FDCE (Remov_fdce_C_CLR)     -0.067     3.410    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[7][50]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      981.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             981.877ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.486%)  route 2.119ns (78.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.264     5.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y42        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Recov_fdce_C_CLR)     -0.405   987.745    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.745    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                981.877    

Slack (MET) :             981.877ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.486%)  route 2.119ns (78.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.264     5.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y42        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Recov_fdce_C_CLR)     -0.405   987.745    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.745    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                981.877    

Slack (MET) :             981.877ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.486%)  route 2.119ns (78.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.264     5.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y42        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X113Y42        FDCE (Recov_fdce_C_CLR)     -0.405   987.745    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        987.745    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                981.877    

Slack (MET) :             981.962ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.580ns (21.486%)  route 2.119ns (78.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.264     5.868    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X112Y42        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.701  1002.880    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X112Y42        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism              0.270  1003.150    
                         clock uncertainty          -15.000   988.150    
    SLICE_X112Y42        FDCE (Recov_fdce_C_CLR)     -0.319   987.831    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                        987.831    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                981.962    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[50]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[51]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    

Slack (MET) :             982.022ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.580ns (22.720%)  route 1.973ns (77.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 1002.880 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.875     3.169    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.456     3.625 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.855     4.480    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.124     4.604 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          1.117     5.722    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y39        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.700  1002.879    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y39        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]/C
                         clock pessimism              0.270  1003.149    
                         clock uncertainty          -15.000   988.149    
    SLICE_X113Y39        FDCE (Recov_fdce_C_CLR)     -0.405   987.744    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[53]
  -------------------------------------------------------------------
                         required time                        987.744    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                982.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.180%)  route 0.430ns (69.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.148     1.590    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y35        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.908     1.274    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y35        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]/C
                         clock pessimism             -0.285     0.989    
    SLICE_X113Y35        FDCE (Remov_fdce_C_CLR)     -0.092     0.897    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.522%)  route 0.490ns (72.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.207     1.649    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y33        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.906     1.272    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                         clock pessimism             -0.285     0.987    
    SLICE_X113Y33        FDCE (Remov_fdce_C_CLR)     -0.092     0.895    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.522%)  route 0.490ns (72.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.207     1.649    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y33        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.906     1.272    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
                         clock pessimism             -0.285     0.987    
    SLICE_X113Y33        FDCE (Remov_fdce_C_CLR)     -0.092     0.895    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.522%)  route 0.490ns (72.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.207     1.649    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y33        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.906     1.272    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]/C
                         clock pessimism             -0.285     0.987    
    SLICE_X113Y33        FDCE (Remov_fdce_C_CLR)     -0.092     0.895    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.186ns (27.522%)  route 0.490ns (72.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.638     0.974    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X113Y34        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y34        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.282     1.397    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X113Y34        LUT1 (Prop_lut1_I0_O)        0.045     1.442 f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2/O
                         net (fo=64, routed)          0.207     1.649    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X113Y33        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.906     1.272    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X113Y33        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]/C
                         clock pessimism             -0.285     0.987    
    SLICE_X113Y33        FDCE (Remov_fdce_C_CLR)     -0.092     0.895    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.755    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       94.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.318ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[24]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.338%)  route 4.561ns (87.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 105.276 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.907    11.156    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y23          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.640   105.276    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[24]/C
                         clock pessimism              0.639   105.915    
                         clock uncertainty           -0.035   105.880    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405   105.475    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[24]
  -------------------------------------------------------------------
                         required time                        105.475    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.318    

Slack (MET) :             94.318ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.338%)  route 4.561ns (87.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 105.276 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.907    11.156    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y23          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.640   105.276    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]/C
                         clock pessimism              0.639   105.915    
                         clock uncertainty           -0.035   105.880    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405   105.475    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[26]
  -------------------------------------------------------------------
                         required time                        105.475    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.318    

Slack (MET) :             94.318ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.338%)  route 4.561ns (87.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 105.276 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.907    11.156    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y23          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.640   105.276    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[27]/C
                         clock pessimism              0.639   105.915    
                         clock uncertainty           -0.035   105.880    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405   105.475    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[27]
  -------------------------------------------------------------------
                         required time                        105.475    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.318    

Slack (MET) :             94.318ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[28]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.338%)  route 4.561ns (87.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 105.276 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.907    11.156    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y23          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.640   105.276    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[28]/C
                         clock pessimism              0.639   105.915    
                         clock uncertainty           -0.035   105.880    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405   105.475    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[28]
  -------------------------------------------------------------------
                         required time                        105.475    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.318    

Slack (MET) :             94.318ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.338%)  route 4.561ns (87.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 105.276 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.907    11.156    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y23          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.640   105.276    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y23          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[29]/C
                         clock pessimism              0.639   105.915    
                         clock uncertainty           -0.035   105.880    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405   105.475    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[29]
  -------------------------------------------------------------------
                         required time                        105.475    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 94.318    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[30]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.642ns (12.381%)  route 4.543ns (87.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 105.274 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.888    11.138    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y24          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.638   105.274    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[30]/C
                         clock pessimism              0.639   105.913    
                         clock uncertainty           -0.035   105.878    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   105.473    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[30]
  -------------------------------------------------------------------
                         required time                        105.473    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.334ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[31]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.642ns (12.381%)  route 4.543ns (87.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 105.274 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.888    11.138    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X5Y24          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.638   105.274    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y24          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[31]/C
                         clock pessimism              0.639   105.913    
                         clock uncertainty           -0.035   105.878    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405   105.473    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[31]
  -------------------------------------------------------------------
                         required time                        105.473    
                         arrival time                         -11.138    
  -------------------------------------------------------------------
                         slack                                 94.334    

Slack (MET) :             94.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.642ns (12.702%)  route 4.412ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 105.277 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.758    11.007    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X6Y22          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.641   105.277    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]/C
                         clock pessimism              0.639   105.916    
                         clock uncertainty           -0.035   105.881    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.319   105.562    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                        105.562    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.554    

Slack (MET) :             94.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.642ns (12.702%)  route 4.412ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 105.277 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.758    11.007    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X6Y22          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.641   105.277    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[27]/C
                         clock pessimism              0.639   105.916    
                         clock uncertainty           -0.035   105.881    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.319   105.562    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                        105.562    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.554    

Slack (MET) :             94.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[29]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 0.642ns (12.702%)  route 4.412ns (87.298%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.277ns = ( 105.277 - 100.000 ) 
    Source Clock Delay      (SCD):    5.953ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.020    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.121 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.832     5.953    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X4Y10          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.518     6.471 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=121, routed)         1.655     8.126    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X10Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.250 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/rx_tog_s1_i_1/O
                         net (fo=106, routed)         2.758    11.007    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[14]_0
    SLICE_X6Y22          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.579   103.544    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.635 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.641   105.277    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X6Y22          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[29]/C
                         clock pessimism              0.639   105.916    
                         clock uncertainty           -0.035   105.881    
    SLICE_X6Y22          FDCE (Recov_fdce_C_CLR)     -0.319   105.562    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                        105.562    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 94.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.406%)  route 0.398ns (65.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.208     2.954    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X10Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]/C
                         clock pessimism             -0.486     2.359    
    SLICE_X10Y13         FDCE (Remov_fdce_C_CLR)     -0.067     2.292    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[29]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.209ns (34.406%)  route 0.398ns (65.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.208     2.954    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X10Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X10Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[29]/C
                         clock pessimism             -0.486     2.359    
    SLICE_X10Y13         FDCE (Remov_fdce_C_CLR)     -0.067     2.292    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.954    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[12]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.224%)  route 0.420ns (66.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.229     2.975    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X12Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.856     2.844    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[12]/C
                         clock pessimism             -0.466     2.377    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[13]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.224%)  route 0.420ns (66.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.229     2.975    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X12Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.856     2.844    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[13]/C
                         clock pessimism             -0.466     2.377    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[14]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.224%)  route 0.420ns (66.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.229     2.975    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X12Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.856     2.844    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[14]/C
                         clock pessimism             -0.466     2.377    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[15]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.209ns (33.224%)  route 0.420ns (66.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.191     2.701    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X11Y10         LUT3 (Prop_lut3_I2_O)        0.045     2.746 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_rdata[13]_i_2/O
                         net (fo=106, routed)         0.229     2.975    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[7]_0
    SLICE_X12Y16         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.856     2.844    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[15]/C
                         clock pessimism             -0.466     2.377    
    SLICE_X12Y16         FDCE (Remov_fdce_C_CLR)     -0.067     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/mem_ap_tar_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.214     2.724    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.769 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.285     3.054    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X12Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.859     2.847    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]/C
                         clock pessimism             -0.466     2.380    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.313    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[3]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.214     2.724    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.769 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.285     3.054    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X12Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.859     2.847    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[3]/C
                         clock pessimism             -0.466     2.380    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.313    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[6]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.543%)  route 0.498ns (70.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X10Y10         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     2.510 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=8, routed)           0.214     2.724    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.769 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.285     3.054    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X12Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.859     2.847    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X12Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[6]/C
                         clock pessimism             -0.466     2.380    
    SLICE_X12Y12         FDCE (Remov_fdce_C_CLR)     -0.067     2.313    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.183%)  route 0.483ns (69.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.258     1.729    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.755 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.592     2.346    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X8Y11          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.164     2.510 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg/Q
                         net (fo=9, routed)           0.219     2.729    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_n_0
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.045     2.774 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tx_mem_rdata[30]_i_1/O
                         net (fo=106, routed)         0.265     3.039    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[31]_0
    SLICE_X11Y13         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.456     1.959    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.988 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.858     2.846    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]/C
                         clock pessimism             -0.466     2.379    
    SLICE_X11Y13         FDCE (Remov_fdce_C_CLR)     -0.092     2.287    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.751    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       14.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[0]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rflag_reg[1]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.399ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 0.606ns (12.757%)  route 4.144ns (87.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 24.521 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.829     9.838    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d1_reg[0]_0
    SLICE_X88Y12         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.559    24.521    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X88Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]/C
                         clock pessimism              0.364    24.885    
                         clock uncertainty           -0.035    24.850    
    SLICE_X88Y12         FDCE (Recov_fdce_C_CLR)     -0.613    24.237    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         24.237    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 14.399    

Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.606ns (12.591%)  route 4.207ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.892     9.900    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[0]_0
    SLICE_X97Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.624    24.586    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X97Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]/C
                         clock pessimism              0.364    24.950    
                         clock uncertainty           -0.035    24.915    
    SLICE_X97Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.302    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.402    

Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][28]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.606ns (12.591%)  route 4.207ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.892     9.900    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[0]_0
    SLICE_X97Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.624    24.586    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X97Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][28]/C
                         clock pessimism              0.364    24.950    
                         clock uncertainty           -0.035    24.915    
    SLICE_X97Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.302    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][28]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.402    

Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][29]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.606ns (12.591%)  route 4.207ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.586ns = ( 24.586 - 20.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.876     5.087    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.456     5.543 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           1.315     6.858    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.150     7.008 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         2.892     9.900    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rflag_d1_reg[0]_0
    SLICE_X97Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         1.624    24.586    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X97Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][29]/C
                         clock pessimism              0.364    24.950    
                         clock uncertainty           -0.035    24.915    
    SLICE_X97Y5          FDCE (Recov_fdce_C_CLR)     -0.613    24.302    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][29]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                 14.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.228%)  route 0.734ns (79.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.045     2.396 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txd[0]_i_2/O
                         net (fo=67, routed)          0.231     2.626    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]_0
    SLICE_X113Y6         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X113Y6         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y6         FDCE (Remov_fdce_C_CLR)     -0.092     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[9]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.184ns (21.009%)  route 0.692ns (78.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.189     2.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X113Y4         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X113Y4         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[9]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X113Y4         FDPE (Remov_fdpe_C_PRE)     -0.162     1.588    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.184ns (19.635%)  route 0.753ns (80.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.250     2.644    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X112Y3         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X112Y3         FDPE (Remov_fdpe_C_PRE)     -0.138     1.612    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[20]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.184ns (19.635%)  route 0.753ns (80.365%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.637     1.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X109Y13        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y13        FDCE (Prop_fdce_C_Q)         0.141     1.848 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=5, routed)           0.503     2.351    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X111Y6         LUT1 (Prop_lut1_I0_O)        0.043     2.394 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_txen_i_2/O
                         net (fo=144, routed)         0.250     2.644    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[24]_0
    SLICE_X112Y3         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=311, routed)         0.913     2.074    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X112Y3         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[20]/C
                         clock pessimism             -0.324     1.750    
    SLICE_X112Y3         FDPE (Remov_fdpe_C_PRE)     -0.138     1.612    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.032    





