#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e3f83a80e0 .scope module, "bench" "bench" 2 1;
 .timescale 0 0;
v0x55e3f845b630_0 .var "CLK", 0 0;
v0x55e3f845b740_0 .net "LEDS", 4 0, v0x55e3f845a0a0_0;  1 drivers
L_0x7fdcf2058018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e3f845b800_0 .net "RESET", 0 0, L_0x7fdcf2058018;  1 drivers
v0x55e3f845b8f0_0 .var "RXD", 0 0;
v0x55e3f845b990_0 .net "TXD", 0 0, L_0x55e3f8481aa0;  1 drivers
v0x55e3f845bad0_0 .var "prev_LEDS", 4 0;
S_0x55e3f83c4670 .scope module, "uut" "SOC" 2 8, 3 457 0, S_0x55e3f83a80e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 5 "LEDS"
    .port_info 3 /INPUT 1 "RXD"
    .port_info 4 /OUTPUT 1 "TXD"
P_0x55e3f83f66c0 .param/l "IO_LEDS_bit" 1 3 520, +C4<00000000000000000000000000000000>;
P_0x55e3f83f6700 .param/l "IO_UART_CNTL_bit" 1 3 522, +C4<00000000000000000000000000000010>;
P_0x55e3f83f6740 .param/l "IO_UART_DAT_bit" 1 3 521, +C4<00000000000000000000000000000001>;
L_0x55e3f8481270 .functor AND 1, L_0x55e3f8481090, L_0x55e3f8478160, C4<1>, C4<1>;
L_0x55e3f8481460 .functor AND 4, L_0x55e3f8481330, L_0x55e3f8480720, C4<1111>, C4<1111>;
L_0x55e3f8481560 .functor AND 1, L_0x55e3f8480ff0, L_0x55e3f8481130, C4<1>, C4<1>;
L_0x55e3f84816c0 .functor AND 1, L_0x55e3f8481560, L_0x55e3f84815d0, C4<1>, C4<1>;
v0x55e3f8459f20_0 .net "CLK", 0 0, v0x55e3f845b630_0;  1 drivers
v0x55e3f8459fe0_0 .net "IO_rdata", 31 0, L_0x55e3f84820b0;  1 drivers
v0x55e3f845a0a0_0 .var "LEDS", 4 0;
v0x55e3f845a190_0 .net "RAM_rdata", 31 0, v0x55e3f8458490_0;  1 drivers
v0x55e3f845a280_0 .net "RESET", 0 0, L_0x7fdcf2058018;  alias, 1 drivers
v0x55e3f845a320_0 .net "RXD", 0 0, v0x55e3f845b8f0_0;  1 drivers
v0x55e3f845a3c0_0 .net "TXD", 0 0, L_0x55e3f8481aa0;  alias, 1 drivers
v0x55e3f845a490_0 .net *"_s10", 3 0, L_0x55e3f8481330;  1 drivers
v0x55e3f845a530_0 .net *"_s14", 0 0, L_0x55e3f8481560;  1 drivers
v0x55e3f845a610_0 .net *"_s17", 0 0, L_0x55e3f84815d0;  1 drivers
v0x55e3f845a6f0_0 .net *"_s25", 0 0, L_0x55e3f8481dd0;  1 drivers
L_0x7fdcf2058d98 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f845a7d0_0 .net/2u *"_s26", 21 0, L_0x7fdcf2058d98;  1 drivers
v0x55e3f845a8b0_0 .net *"_s29", 0 0, L_0x55e3f8481e70;  1 drivers
L_0x7fdcf2058de0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f845a970_0 .net/2u *"_s30", 8 0, L_0x7fdcf2058de0;  1 drivers
v0x55e3f845aa50_0 .net *"_s32", 31 0, L_0x55e3f8481f70;  1 drivers
L_0x7fdcf2058e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f845ab30_0 .net/2u *"_s34", 31 0, L_0x7fdcf2058e28;  1 drivers
v0x55e3f845ac10_0 .net "clk", 0 0, L_0x55e3f84823f0;  1 drivers
v0x55e3f845acb0_0 .net "isIO", 0 0, L_0x55e3f8480ff0;  1 drivers
v0x55e3f845ad70_0 .net "isRAM", 0 0, L_0x55e3f8481090;  1 drivers
v0x55e3f845ae30_0 .net "mem_addr", 31 0, L_0x55e3f84802d0;  1 drivers
v0x55e3f845aef0_0 .net "mem_rdata", 31 0, L_0x55e3f84822b0;  1 drivers
v0x55e3f845afb0_0 .net "mem_rstrb", 0 0, L_0x55e3f8478160;  1 drivers
v0x55e3f845b080_0 .net "mem_wdata", 31 0, L_0x55e3f847e830;  1 drivers
v0x55e3f845b120_0 .net "mem_wmask", 3 0, L_0x55e3f8480720;  1 drivers
v0x55e3f845b1c0_0 .net "mem_wordaddr", 29 0, L_0x55e3f84808c0;  1 drivers
v0x55e3f845b280_0 .net "mem_wstrb", 0 0, L_0x55e3f8481130;  1 drivers
v0x55e3f845b340_0 .net "resetn", 0 0, L_0x55e3f8482460;  1 drivers
v0x55e3f845b430_0 .net "uart_ready", 0 0, v0x55e3f8459ca0_0;  1 drivers
v0x55e3f845b4d0_0 .net "uart_valid", 0 0, L_0x55e3f84816c0;  1 drivers
L_0x55e3f84808c0 .part L_0x55e3f84802d0, 2, 30;
L_0x55e3f8480ff0 .part L_0x55e3f84802d0, 22, 1;
L_0x55e3f8481090 .reduce/nor L_0x55e3f8480ff0;
L_0x55e3f8481130 .reduce/or L_0x55e3f8480720;
L_0x55e3f8481330 .concat [ 1 1 1 1], L_0x55e3f8481090, L_0x55e3f8481090, L_0x55e3f8481090, L_0x55e3f8481090;
L_0x55e3f84815d0 .part L_0x55e3f84808c0, 1, 1;
L_0x55e3f8481bb0 .reduce/nor L_0x55e3f8482460;
L_0x55e3f8481c50 .part L_0x55e3f847e830, 0, 8;
L_0x55e3f8481dd0 .part L_0x55e3f84808c0, 2, 1;
L_0x55e3f8481e70 .reduce/nor v0x55e3f8459ca0_0;
L_0x55e3f8481f70 .concat [ 9 1 22 0], L_0x7fdcf2058de0, L_0x55e3f8481e70, L_0x7fdcf2058d98;
L_0x55e3f84820b0 .functor MUXZ 32, L_0x7fdcf2058e28, L_0x55e3f8481f70, L_0x55e3f8481dd0, C4<>;
L_0x55e3f84822b0 .functor MUXZ 32, L_0x55e3f84820b0, v0x55e3f8458490_0, L_0x55e3f8481090, C4<>;
S_0x55e3f83c5360 .scope module, "CPU" "Processor" 3 483, 3 209 0, S_0x55e3f83c4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /OUTPUT 32 "mem_addr"
    .port_info 3 /INPUT 32 "mem_rdata"
    .port_info 4 /OUTPUT 1 "mem_rstrb"
    .port_info 5 /OUTPUT 32 "mem_wdata"
    .port_info 6 /OUTPUT 4 "mem_wmask"
P_0x55e3f83ad3e0 .param/l "EXECUTE" 1 3 376, +C4<00000000000000000000000000000011>;
P_0x55e3f83ad420 .param/l "FETCH_INSTR" 1 3 373, +C4<00000000000000000000000000000000>;
P_0x55e3f83ad460 .param/l "FETCH_REGS" 1 3 375, +C4<00000000000000000000000000000010>;
P_0x55e3f83ad4a0 .param/l "LOAD" 1 3 377, +C4<00000000000000000000000000000100>;
P_0x55e3f83ad4e0 .param/l "STORE" 1 3 379, +C4<00000000000000000000000000000110>;
P_0x55e3f83ad520 .param/l "WAIT_DATA" 1 3 378, +C4<00000000000000000000000000000101>;
P_0x55e3f83ad560 .param/l "WAIT_INSTR" 1 3 374, +C4<00000000000000000000000000000001>;
L_0x55e3f82d7010 .functor BUFZ 32, v0x55e3f8441440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e3f82d7100 .functor OR 1, L_0x55e3f845bc40, L_0x55e3f845c0e0, C4<0>, C4<0>;
L_0x55e3f82d71f0 .functor NOT 32, L_0x55e3f8470550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e3f82d72e0 .functor XOR 1, L_0x55e3f8471d00, L_0x55e3f8471fa0, C4<0>, C4<0>;
L_0x55e3f8319aa0 .functor AND 1, L_0x55e3f84727e0, L_0x55e3f8472c90, C4<1>, C4<1>;
L_0x55e3f82cb380 .functor AND 1, L_0x55e3f845c0e0, v0x55e3f8441b40_0, C4<1>, C4<1>;
L_0x55e3f8475140 .functor OR 1, L_0x55e3f82cb380, L_0x55e3f845c560, C4<0>, C4<0>;
L_0x55e3f8475ef0 .functor OR 1, L_0x55e3f845c560, L_0x55e3f845c330, C4<0>, C4<0>;
L_0x55e3f8477370 .functor AND 1, L_0x55e3f8476e90, L_0x55e3f84772d0, C4<1>, C4<1>;
L_0x55e3f84777e0 .functor AND 1, L_0x55e3f8477370, L_0x55e3f8477430, C4<1>, C4<1>;
L_0x55e3f84779f0 .functor AND 1, L_0x55e3f84777e0, L_0x55e3f8477950, C4<1>, C4<1>;
L_0x55e3f8478050 .functor OR 1, L_0x55e3f84779f0, L_0x55e3f8477f10, C4<0>, C4<0>;
L_0x55e3f847b7c0 .functor AND 1, L_0x55e3f847ac00, L_0x55e3f847b2c0, C4<1>, C4<1>;
L_0x55e3f847f970 .functor OR 1, L_0x55e3f847f650, L_0x55e3f847f830, C4<0>, C4<0>;
L_0x55e3f8478160 .functor OR 1, L_0x55e3f847fd00, L_0x55e3f847ff30, C4<0>, C4<0>;
L_0x55e3f8480720 .functor AND 4, L_0x55e3f84805a0, L_0x55e3f847fc10, C4<1111>, C4<1111>;
v0x55e3f8419c20_0 .net "Bimm", 31 0, L_0x55e3f846f8a0;  1 drivers
v0x55e3f8415960_0 .net "EQ", 0 0, L_0x55e3f8471930;  1 drivers
v0x55e3f8434940_0 .net "Iimm", 31 0, L_0x55e3f846e410;  1 drivers
v0x55e3f8434a00_0 .net "Jimm", 31 0, L_0x55e3f84702a0;  1 drivers
v0x55e3f8434ae0_0 .net "LOAD_byte", 15 0, L_0x55e3f847a630;  1 drivers
v0x55e3f8434c10_0 .net "LOAD_data", 31 0, L_0x55e3f847d630;  1 drivers
v0x55e3f8434cf0_0 .net "LOAD_halfword", 15 0, L_0x55e3f8479570;  1 drivers
v0x55e3f8434dd0_0 .net "LOAD_sign", 0 0, L_0x55e3f847b7c0;  1 drivers
v0x55e3f8434e90_0 .net "LT", 0 0, L_0x55e3f8472450;  1 drivers
v0x55e3f8434f50_0 .net "LTU", 0 0, L_0x55e3f8471c60;  1 drivers
v0x55e3f8435010_0 .var "PC", 31 0;
v0x55e3f84350f0_0 .net "PCplus4", 31 0, L_0x55e3f8474d20;  1 drivers
v0x55e3f84351d0_0 .net "PCplusImm", 31 0, L_0x55e3f8474c30;  1 drivers
v0x55e3f84352b0 .array "RegisterBank", 31 0, 31 0;
v0x55e3f8435370_0 .net "STORE_wmask", 3 0, L_0x55e3f847fc10;  1 drivers
v0x55e3f8435450_0 .net "Simm", 31 0, L_0x55e3f846ea70;  1 drivers
v0x55e3f8435530_0 .net "Uimm", 31 0, L_0x55e3f846dbf0;  1 drivers
v0x55e3f8435610_0 .net *"_s1", 6 0, L_0x55e3f845bb70;  1 drivers
v0x55e3f84356f0_0 .net *"_s101", 0 0, L_0x55e3f846f3b0;  1 drivers
v0x55e3f84357d0_0 .net *"_s103", 5 0, L_0x55e3f846f5a0;  1 drivers
v0x55e3f84358b0_0 .net *"_s105", 3 0, L_0x55e3f846f640;  1 drivers
L_0x7fdcf2058378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e3f8435990_0 .net/2u *"_s106", 0 0, L_0x7fdcf2058378;  1 drivers
v0x55e3f8435a70_0 .net *"_s111", 0 0, L_0x55e3f846fab0;  1 drivers
v0x55e3f8435b50_0 .net *"_s112", 11 0, L_0x55e3f846fcc0;  1 drivers
v0x55e3f8435c30_0 .net *"_s115", 7 0, L_0x55e3f846fdb0;  1 drivers
v0x55e3f8435d10_0 .net *"_s117", 0 0, L_0x55e3f846ffd0;  1 drivers
v0x55e3f8435df0_0 .net *"_s119", 9 0, L_0x55e3f8470070;  1 drivers
L_0x7fdcf20583c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e3f8435ed0_0 .net/2u *"_s120", 0 0, L_0x7fdcf20583c0;  1 drivers
v0x55e3f8435fb0_0 .net *"_s126", 0 0, L_0x55e3f82d7100;  1 drivers
v0x55e3f8436090_0 .net *"_s13", 6 0, L_0x55e3f845c040;  1 drivers
v0x55e3f8436170_0 .net *"_s131", 4 0, L_0x55e3f8470830;  1 drivers
v0x55e3f8436250_0 .net *"_s133", 4 0, L_0x55e3f8470920;  1 drivers
L_0x7fdcf2058408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e3f8436330_0 .net/2u *"_s138", 0 0, L_0x7fdcf2058408;  1 drivers
L_0x7fdcf20580f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55e3f8436410_0 .net/2u *"_s14", 6 0, L_0x7fdcf20580f0;  1 drivers
v0x55e3f84364f0_0 .net *"_s140", 31 0, L_0x55e3f82d71f0;  1 drivers
v0x55e3f84365d0_0 .net *"_s142", 32 0, L_0x55e3f8470fb0;  1 drivers
L_0x7fdcf2058450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e3f84366b0_0 .net/2u *"_s144", 0 0, L_0x7fdcf2058450;  1 drivers
v0x55e3f8436790_0 .net *"_s146", 32 0, L_0x55e3f84710f0;  1 drivers
v0x55e3f8436870_0 .net *"_s148", 32 0, L_0x55e3f84713b0;  1 drivers
L_0x7fdcf2058498 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e3f8436950_0 .net/2u *"_s150", 32 0, L_0x7fdcf2058498;  1 drivers
v0x55e3f8436a30_0 .net *"_s155", 31 0, L_0x55e3f8471840;  1 drivers
L_0x7fdcf20584e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f8436b10_0 .net/2u *"_s156", 31 0, L_0x7fdcf20584e0;  1 drivers
v0x55e3f8436bf0_0 .net *"_s163", 0 0, L_0x55e3f8471d00;  1 drivers
v0x55e3f8436cd0_0 .net *"_s165", 0 0, L_0x55e3f8471fa0;  1 drivers
v0x55e3f8436db0_0 .net *"_s166", 0 0, L_0x55e3f82d72e0;  1 drivers
v0x55e3f8436e90_0 .net *"_s169", 0 0, L_0x55e3f8472070;  1 drivers
v0x55e3f8436f70_0 .net *"_s171", 0 0, L_0x55e3f8472320;  1 drivers
v0x55e3f8437050_0 .net *"_s175", 0 0, L_0x55e3f84727e0;  1 drivers
v0x55e3f8437130_0 .net *"_s177", 0 0, L_0x55e3f8472c90;  1 drivers
v0x55e3f8437210_0 .net *"_s178", 0 0, L_0x55e3f8319aa0;  1 drivers
v0x55e3f84372f0_0 .net *"_s180", 32 0, L_0x55e3f8473000;  1 drivers
v0x55e3f84373d0_0 .net *"_s183", 4 0, L_0x55e3f84730f0;  1 drivers
v0x55e3f84374b0_0 .net *"_s184", 32 0, L_0x55e3f84733d0;  1 drivers
L_0x7fdcf2058528 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e3f8437590_0 .net/2u *"_s188", 2 0, L_0x7fdcf2058528;  1 drivers
v0x55e3f8437670_0 .net *"_s19", 6 0, L_0x55e3f845c290;  1 drivers
v0x55e3f8437750_0 .net *"_s190", 0 0, L_0x55e3f8473880;  1 drivers
v0x55e3f8437810_0 .net *"_s193", 31 0, L_0x55e3f84739c0;  1 drivers
v0x55e3f84378f0_0 .net *"_s199", 0 0, L_0x55e3f84742c0;  1 drivers
L_0x7fdcf2058060 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55e3f84379d0_0 .net/2u *"_s2", 6 0, L_0x7fdcf2058060;  1 drivers
L_0x7fdcf2058138 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55e3f8437ab0_0 .net/2u *"_s20", 6 0, L_0x7fdcf2058138;  1 drivers
v0x55e3f8437b90_0 .net *"_s201", 0 0, L_0x55e3f8474360;  1 drivers
v0x55e3f8437c70_0 .net *"_s202", 31 0, L_0x55e3f8474680;  1 drivers
v0x55e3f8437d50_0 .net *"_s204", 31 0, L_0x55e3f8474810;  1 drivers
L_0x7fdcf2058570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e3f8437e30_0 .net/2u *"_s208", 31 0, L_0x7fdcf2058570;  1 drivers
v0x55e3f8437f10_0 .net *"_s212", 0 0, L_0x55e3f82cb380;  1 drivers
v0x55e3f8437fd0_0 .net *"_s214", 0 0, L_0x55e3f8475140;  1 drivers
v0x55e3f8438090_0 .net *"_s217", 30 0, L_0x55e3f8475250;  1 drivers
L_0x7fdcf20585b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e3f8438170_0 .net/2u *"_s218", 0 0, L_0x7fdcf20585b8;  1 drivers
v0x55e3f8438250_0 .net *"_s220", 31 0, L_0x55e3f8475340;  1 drivers
v0x55e3f8438330_0 .net *"_s222", 31 0, L_0x55e3f8475730;  1 drivers
v0x55e3f8438410_0 .net *"_s226", 31 0, L_0x55e3f8475d10;  1 drivers
v0x55e3f84384f0_0 .net *"_s230", 0 0, L_0x55e3f8475ef0;  1 drivers
v0x55e3f84385b0_0 .net *"_s232", 31 0, L_0x55e3f8476320;  1 drivers
v0x55e3f8438690_0 .net *"_s234", 31 0, L_0x55e3f8476410;  1 drivers
v0x55e3f8438770_0 .net *"_s236", 31 0, L_0x55e3f8476830;  1 drivers
v0x55e3f8438850_0 .net *"_s240", 31 0, L_0x55e3f8476da0;  1 drivers
L_0x7fdcf2058600 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f8438930_0 .net *"_s243", 28 0, L_0x7fdcf2058600;  1 drivers
L_0x7fdcf2058648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e3f8438a10_0 .net/2u *"_s244", 31 0, L_0x7fdcf2058648;  1 drivers
v0x55e3f8438af0_0 .net *"_s246", 0 0, L_0x55e3f8476e90;  1 drivers
v0x55e3f8438bb0_0 .net *"_s249", 0 0, L_0x55e3f84772d0;  1 drivers
v0x55e3f8438c70_0 .net *"_s25", 6 0, L_0x55e3f845c4c0;  1 drivers
v0x55e3f8438d50_0 .net *"_s250", 0 0, L_0x55e3f8477370;  1 drivers
v0x55e3f8438e10_0 .net *"_s253", 0 0, L_0x55e3f8477430;  1 drivers
v0x55e3f8438ed0_0 .net *"_s254", 0 0, L_0x55e3f84777e0;  1 drivers
v0x55e3f8438f90_0 .net *"_s257", 0 0, L_0x55e3f8477950;  1 drivers
v0x55e3f8439050_0 .net *"_s258", 0 0, L_0x55e3f84779f0;  1 drivers
L_0x7fdcf2058180 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55e3f8439110_0 .net/2u *"_s26", 6 0, L_0x7fdcf2058180;  1 drivers
v0x55e3f84391f0_0 .net *"_s260", 31 0, L_0x55e3f8477ab0;  1 drivers
L_0x7fdcf2058690 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f84392d0_0 .net *"_s263", 28 0, L_0x7fdcf2058690;  1 drivers
L_0x7fdcf20586d8 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55e3f84393b0_0 .net/2u *"_s264", 31 0, L_0x7fdcf20586d8;  1 drivers
v0x55e3f8439490_0 .net *"_s266", 0 0, L_0x55e3f8477f10;  1 drivers
v0x55e3f8439550_0 .net *"_s271", 1 0, L_0x55e3f84781d0;  1 drivers
L_0x7fdcf2058720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e3f8439630_0 .net/2u *"_s272", 1 0, L_0x7fdcf2058720;  1 drivers
v0x55e3f8439710_0 .net *"_s277", 1 0, L_0x55e3f84786e0;  1 drivers
L_0x7fdcf2058768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55e3f84397f0_0 .net/2u *"_s278", 1 0, L_0x7fdcf2058768;  1 drivers
v0x55e3f84398d0_0 .net *"_s283", 0 0, L_0x55e3f8478c40;  1 drivers
v0x55e3f84399b0_0 .net *"_s285", 15 0, L_0x55e3f8479080;  1 drivers
v0x55e3f8439a90_0 .net *"_s287", 15 0, L_0x55e3f8479170;  1 drivers
v0x55e3f8439b70_0 .net *"_s291", 0 0, L_0x55e3f8479700;  1 drivers
v0x55e3f8439c50_0 .net *"_s293", 7 0, L_0x55e3f8479b10;  1 drivers
v0x55e3f8439d30_0 .net *"_s294", 15 0, L_0x55e3f8479c00;  1 drivers
L_0x7fdcf20587b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f8439e10_0 .net *"_s297", 7 0, L_0x7fdcf20587b0;  1 drivers
v0x55e3f8439ef0_0 .net *"_s299", 7 0, L_0x55e3f847a0c0;  1 drivers
v0x55e3f8439fd0_0 .net *"_s300", 15 0, L_0x55e3f847a160;  1 drivers
L_0x7fdcf20587f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843a0b0_0 .net *"_s303", 7 0, L_0x7fdcf20587f8;  1 drivers
v0x55e3f843a190_0 .net *"_s307", 0 0, L_0x55e3f847a7c0;  1 drivers
v0x55e3f843a270_0 .net *"_s309", 0 0, L_0x55e3f847ac00;  1 drivers
v0x55e3f843a330_0 .net *"_s31", 6 0, L_0x55e3f845c700;  1 drivers
v0x55e3f843a410_0 .net *"_s311", 0 0, L_0x55e3f847acf0;  1 drivers
v0x55e3f843a4f0_0 .net *"_s313", 0 0, L_0x55e3f847b190;  1 drivers
v0x55e3f843a5d0_0 .net *"_s314", 0 0, L_0x55e3f847b2c0;  1 drivers
v0x55e3f843a6b0_0 .net *"_s318", 23 0, L_0x55e3f847b8d0;  1 drivers
L_0x7fdcf20581c8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x55e3f843a790_0 .net/2u *"_s32", 6 0, L_0x7fdcf20581c8;  1 drivers
v0x55e3f843a870_0 .net *"_s320", 39 0, L_0x55e3f847bb60;  1 drivers
v0x55e3f843a950_0 .net *"_s322", 15 0, L_0x55e3f847bfd0;  1 drivers
v0x55e3f843aa30_0 .net *"_s324", 31 0, L_0x55e3f847c480;  1 drivers
v0x55e3f843ab10_0 .net *"_s326", 39 0, L_0x55e3f847c900;  1 drivers
L_0x7fdcf2058840 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843abf0_0 .net *"_s329", 7 0, L_0x7fdcf2058840;  1 drivers
v0x55e3f843acd0_0 .net *"_s330", 39 0, L_0x55e3f847ca40;  1 drivers
L_0x7fdcf2058888 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843adb0_0 .net *"_s333", 7 0, L_0x7fdcf2058888;  1 drivers
v0x55e3f843ae90_0 .net *"_s334", 39 0, L_0x55e3f847cf60;  1 drivers
v0x55e3f843af70_0 .net *"_s336", 39 0, L_0x55e3f847d0f0;  1 drivers
v0x55e3f843b050_0 .net *"_s343", 7 0, L_0x55e3f847d770;  1 drivers
v0x55e3f843b130_0 .net *"_s347", 0 0, L_0x55e3f847dc20;  1 drivers
v0x55e3f843b210_0 .net *"_s349", 7 0, L_0x55e3f847dd50;  1 drivers
v0x55e3f843b2f0_0 .net *"_s351", 7 0, L_0x55e3f847e2a0;  1 drivers
v0x55e3f843b3d0_0 .net *"_s352", 7 0, L_0x55e3f847e340;  1 drivers
v0x55e3f843b4b0_0 .net *"_s357", 0 0, L_0x55e3f847ded0;  1 drivers
v0x55e3f843b590_0 .net *"_s359", 7 0, L_0x55e3f847df70;  1 drivers
v0x55e3f843be80_0 .net *"_s361", 7 0, L_0x55e3f847e010;  1 drivers
v0x55e3f843bf60_0 .net *"_s362", 7 0, L_0x55e3f847e0b0;  1 drivers
v0x55e3f843c040_0 .net *"_s368", 0 0, L_0x55e3f847e970;  1 drivers
v0x55e3f843c120_0 .net *"_s37", 6 0, L_0x55e3f845c930;  1 drivers
v0x55e3f843c200_0 .net *"_s370", 7 0, L_0x55e3f847e3e0;  1 drivers
v0x55e3f843c2e0_0 .net *"_s372", 0 0, L_0x55e3f847e480;  1 drivers
v0x55e3f843c3c0_0 .net *"_s374", 7 0, L_0x55e3f847e520;  1 drivers
v0x55e3f843c4a0_0 .net *"_s376", 7 0, L_0x55e3f847e5c0;  1 drivers
v0x55e3f843c580_0 .net *"_s377", 7 0, L_0x55e3f847e660;  1 drivers
v0x55e3f843c660_0 .net *"_s379", 7 0, L_0x55e3f847ee90;  1 drivers
L_0x7fdcf2058210 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x55e3f843c740_0 .net/2u *"_s38", 6 0, L_0x7fdcf2058210;  1 drivers
v0x55e3f843c820_0 .net *"_s382", 0 0, L_0x55e3f847eb50;  1 drivers
v0x55e3f843c900_0 .net *"_s384", 0 0, L_0x55e3f847ed00;  1 drivers
L_0x7fdcf20588d0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843c9e0_0 .net/2u *"_s385", 3 0, L_0x7fdcf20588d0;  1 drivers
L_0x7fdcf2058918 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55e3f843cac0_0 .net/2u *"_s387", 3 0, L_0x7fdcf2058918;  1 drivers
v0x55e3f843cba0_0 .net *"_s389", 3 0, L_0x55e3f847eda0;  1 drivers
v0x55e3f843cc80_0 .net *"_s392", 0 0, L_0x55e3f847f470;  1 drivers
L_0x7fdcf2058960 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55e3f843cd60_0 .net/2u *"_s393", 3 0, L_0x7fdcf2058960;  1 drivers
L_0x7fdcf20589a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55e3f843ce40_0 .net/2u *"_s395", 3 0, L_0x7fdcf20589a8;  1 drivers
v0x55e3f843cf20_0 .net *"_s397", 3 0, L_0x55e3f847ef30;  1 drivers
v0x55e3f843d000_0 .net *"_s399", 3 0, L_0x55e3f847f0c0;  1 drivers
v0x55e3f843d0e0_0 .net *"_s402", 0 0, L_0x55e3f847f250;  1 drivers
L_0x7fdcf20589f0 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x55e3f843d1c0_0 .net/2u *"_s403", 3 0, L_0x7fdcf20589f0;  1 drivers
L_0x7fdcf2058a38 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55e3f843d2a0_0 .net/2u *"_s405", 3 0, L_0x7fdcf2058a38;  1 drivers
v0x55e3f843d380_0 .net *"_s407", 3 0, L_0x55e3f847f2f0;  1 drivers
L_0x7fdcf2058a80 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55e3f843d460_0 .net/2u *"_s409", 3 0, L_0x7fdcf2058a80;  1 drivers
v0x55e3f843d540_0 .net *"_s411", 3 0, L_0x55e3f847fad0;  1 drivers
v0x55e3f843d620_0 .net *"_s415", 31 0, L_0x55e3f847f560;  1 drivers
L_0x7fdcf2058ac8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843d700_0 .net *"_s418", 28 0, L_0x7fdcf2058ac8;  1 drivers
L_0x7fdcf2058b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e3f843d7e0_0 .net/2u *"_s419", 31 0, L_0x7fdcf2058b10;  1 drivers
v0x55e3f843d8c0_0 .net *"_s421", 0 0, L_0x55e3f847f650;  1 drivers
v0x55e3f843d980_0 .net *"_s423", 31 0, L_0x55e3f847f790;  1 drivers
L_0x7fdcf2058b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843da60_0 .net *"_s426", 28 0, L_0x7fdcf2058b58;  1 drivers
L_0x7fdcf2058ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843db40_0 .net/2u *"_s427", 31 0, L_0x7fdcf2058ba0;  1 drivers
v0x55e3f843dc20_0 .net *"_s429", 0 0, L_0x55e3f847f830;  1 drivers
v0x55e3f843dce0_0 .net *"_s43", 6 0, L_0x55e3f845cbc0;  1 drivers
v0x55e3f843ddc0_0 .net *"_s431", 0 0, L_0x55e3f847f970;  1 drivers
v0x55e3f843de80_0 .net *"_s435", 31 0, L_0x55e3f84803c0;  1 drivers
L_0x7fdcf2058be8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843df60_0 .net *"_s438", 28 0, L_0x7fdcf2058be8;  1 drivers
L_0x7fdcf2058c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e040_0 .net/2u *"_s439", 31 0, L_0x7fdcf2058c30;  1 drivers
L_0x7fdcf2058258 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e120_0 .net/2u *"_s44", 6 0, L_0x7fdcf2058258;  1 drivers
v0x55e3f843e200_0 .net *"_s441", 0 0, L_0x55e3f847fd00;  1 drivers
v0x55e3f843e2c0_0 .net *"_s443", 31 0, L_0x55e3f847fe40;  1 drivers
L_0x7fdcf2058c78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e3a0_0 .net *"_s446", 28 0, L_0x7fdcf2058c78;  1 drivers
L_0x7fdcf2058cc0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e480_0 .net/2u *"_s447", 31 0, L_0x7fdcf2058cc0;  1 drivers
v0x55e3f843e560_0 .net *"_s449", 0 0, L_0x55e3f847ff30;  1 drivers
v0x55e3f843e620_0 .net *"_s453", 31 0, L_0x55e3f8480980;  1 drivers
L_0x7fdcf2058d08 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e700_0 .net *"_s456", 28 0, L_0x7fdcf2058d08;  1 drivers
L_0x7fdcf2058d50 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55e3f843e7e0_0 .net/2u *"_s457", 31 0, L_0x7fdcf2058d50;  1 drivers
v0x55e3f843e8c0_0 .net *"_s459", 0 0, L_0x55e3f8480460;  1 drivers
v0x55e3f843e980_0 .net *"_s461", 3 0, L_0x55e3f84805a0;  1 drivers
v0x55e3f843ea60_0 .net *"_s49", 6 0, L_0x55e3f845cf20;  1 drivers
L_0x7fdcf20582a0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55e3f843eb40_0 .net/2u *"_s50", 6 0, L_0x7fdcf20582a0;  1 drivers
v0x55e3f843ec20_0 .net *"_s55", 6 0, L_0x55e3f845d1d0;  1 drivers
L_0x7fdcf20582e8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x55e3f843ed00_0 .net/2u *"_s56", 6 0, L_0x7fdcf20582e8;  1 drivers
v0x55e3f843ede0_0 .net *"_s7", 6 0, L_0x55e3f845bdb0;  1 drivers
v0x55e3f843eec0_0 .net *"_s71", 0 0, L_0x55e3f845d930;  1 drivers
v0x55e3f843efa0_0 .net *"_s73", 18 0, L_0x55e3f845dae0;  1 drivers
L_0x7fdcf2058330 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e3f843f080_0 .net/2u *"_s74", 11 0, L_0x7fdcf2058330;  1 drivers
v0x55e3f843f160_0 .net *"_s79", 0 0, L_0x55e3f846ded0;  1 drivers
L_0x7fdcf20580a8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55e3f843f240_0 .net/2u *"_s8", 6 0, L_0x7fdcf20580a8;  1 drivers
v0x55e3f843f320_0 .net *"_s80", 20 0, L_0x55e3f846df70;  1 drivers
v0x55e3f843f400_0 .net *"_s83", 10 0, L_0x55e3f846e370;  1 drivers
v0x55e3f843f4e0_0 .net *"_s87", 0 0, L_0x55e3f846e610;  1 drivers
v0x55e3f843f5c0_0 .net *"_s88", 20 0, L_0x55e3f846e6b0;  1 drivers
v0x55e3f843f6a0_0 .net *"_s91", 5 0, L_0x55e3f846eb90;  1 drivers
v0x55e3f843f780_0 .net *"_s93", 4 0, L_0x55e3f846ec30;  1 drivers
v0x55e3f843f860_0 .net *"_s97", 0 0, L_0x55e3f846eed0;  1 drivers
v0x55e3f843f940_0 .net *"_s98", 19 0, L_0x55e3f846f0b0;  1 drivers
v0x55e3f843fa20_0 .net "aluIn1", 31 0, L_0x55e3f82d7010;  1 drivers
v0x55e3f843fb00_0 .net "aluIn2", 31 0, L_0x55e3f8470550;  1 drivers
v0x55e3f843fbe0_0 .net "aluMinus", 32 0, L_0x55e3f8471520;  1 drivers
v0x55e3f843fcc0_0 .var "aluOut", 31 0;
v0x55e3f843fda0_0 .net "aluPlus", 31 0, L_0x55e3f8470cb0;  1 drivers
v0x55e3f843fe80_0 .net "clk", 0 0, L_0x55e3f84823f0;  alias, 1 drivers
v0x55e3f843ff40_0 .net "funct3", 2 0, L_0x55e3f845d860;  1 drivers
v0x55e3f8440020_0 .net "funct7", 6 0, L_0x55e3f845d6c0;  1 drivers
v0x55e3f8440100_0 .var/i "i", 31 0;
v0x55e3f84401e0_0 .var "instr", 31 0;
v0x55e3f84402c0_0 .net "isALUimm", 0 0, L_0x55e3f845bea0;  1 drivers
v0x55e3f8440380_0 .net "isALUreg", 0 0, L_0x55e3f845bc40;  1 drivers
v0x55e3f8440440_0 .net "isAUIPC", 0 0, L_0x55e3f845c7a0;  1 drivers
v0x55e3f8440500_0 .net "isBranch", 0 0, L_0x55e3f845c0e0;  1 drivers
v0x55e3f84405c0_0 .net "isJAL", 0 0, L_0x55e3f845c560;  1 drivers
v0x55e3f8440680_0 .net "isJALR", 0 0, L_0x55e3f845c330;  1 drivers
v0x55e3f8440740_0 .net "isLUI", 0 0, L_0x55e3f845c9d0;  1 drivers
v0x55e3f8440800_0 .net "isLoad", 0 0, L_0x55e3f845cd70;  1 drivers
v0x55e3f84408c0_0 .net "isSYSTEM", 0 0, L_0x55e3f845d270;  1 drivers
v0x55e3f8440980_0 .net "isStore", 0 0, L_0x55e3f845cfc0;  1 drivers
v0x55e3f8440a40_0 .net "leftshift", 31 0, L_0x55e3f8473f60;  1 drivers
v0x55e3f8440b20_0 .net "loadstore_addr", 31 0, L_0x55e3f8475e50;  1 drivers
v0x55e3f8440c00_0 .net "mem_addr", 31 0, L_0x55e3f84802d0;  alias, 1 drivers
v0x55e3f8440ce0_0 .net "mem_byteAccess", 0 0, L_0x55e3f84785a0;  1 drivers
v0x55e3f8440da0_0 .net "mem_halfwordAccess", 0 0, L_0x55e3f8478b50;  1 drivers
v0x55e3f8440e60_0 .net "mem_rdata", 31 0, L_0x55e3f84822b0;  alias, 1 drivers
v0x55e3f8440f40_0 .net "mem_rstrb", 0 0, L_0x55e3f8478160;  alias, 1 drivers
v0x55e3f8441000_0 .net "mem_wdata", 31 0, L_0x55e3f847e830;  alias, 1 drivers
v0x55e3f84410e0_0 .net "mem_wmask", 3 0, L_0x55e3f8480720;  alias, 1 drivers
v0x55e3f84411c0_0 .net "nextPC", 31 0, L_0x55e3f84758c0;  1 drivers
v0x55e3f84412a0_0 .net "rdId", 4 0, L_0x55e3f845d5f0;  1 drivers
v0x55e3f8441380_0 .net "resetn", 0 0, L_0x55e3f8482460;  alias, 1 drivers
v0x55e3f8441440_0 .var "rs1", 31 0;
v0x55e3f8441520_0 .net "rs1Id", 4 0, L_0x55e3f845d490;  1 drivers
v0x55e3f8441600_0 .var "rs2", 31 0;
v0x55e3f84416e0_0 .net "rs2Id", 4 0, L_0x55e3f845d130;  1 drivers
v0x55e3f84417c0_0 .net "shamt", 4 0, L_0x55e3f8470b70;  1 drivers
v0x55e3f84418a0_0 .net "shifter", 31 0, L_0x55e3f8473540;  1 drivers
v0x55e3f8441980_0 .net "shifter_in", 31 0, L_0x55e3f8473cc0;  1 drivers
v0x55e3f8441a60_0 .var "state", 2 0;
v0x55e3f8441b40_0 .var "takeBranch", 0 0;
v0x55e3f8441c00_0 .net "writeBackData", 31 0, L_0x55e3f8476970;  1 drivers
v0x55e3f8441ce0_0 .net "writeBackEn", 0 0, L_0x55e3f8478050;  1 drivers
E_0x55e3f82cac80 .event posedge, v0x55e3f843fe80_0;
E_0x55e3f82cae80 .event edge, v0x55e3f843ff40_0, v0x55e3f8415960_0, v0x55e3f8434e90_0, v0x55e3f8434f50_0;
E_0x55e3f82cb080/0 .event edge, v0x55e3f843ff40_0, v0x55e3f8440020_0, v0x55e3f84401e0_0, v0x55e3f843fbe0_0;
E_0x55e3f82cb080/1 .event edge, v0x55e3f843fda0_0, v0x55e3f8440a40_0, v0x55e3f8434e90_0, v0x55e3f8434f50_0;
E_0x55e3f82cb080/2 .event edge, v0x55e3f843fa20_0, v0x55e3f843fb00_0, v0x55e3f84418a0_0;
E_0x55e3f82cb080 .event/or E_0x55e3f82cb080/0, E_0x55e3f82cb080/1, E_0x55e3f82cb080/2;
L_0x55e3f845bb70 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845bc40 .cmp/eq 7, L_0x55e3f845bb70, L_0x7fdcf2058060;
L_0x55e3f845bdb0 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845bea0 .cmp/eq 7, L_0x55e3f845bdb0, L_0x7fdcf20580a8;
L_0x55e3f845c040 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845c0e0 .cmp/eq 7, L_0x55e3f845c040, L_0x7fdcf20580f0;
L_0x55e3f845c290 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845c330 .cmp/eq 7, L_0x55e3f845c290, L_0x7fdcf2058138;
L_0x55e3f845c4c0 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845c560 .cmp/eq 7, L_0x55e3f845c4c0, L_0x7fdcf2058180;
L_0x55e3f845c700 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845c7a0 .cmp/eq 7, L_0x55e3f845c700, L_0x7fdcf20581c8;
L_0x55e3f845c930 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845c9d0 .cmp/eq 7, L_0x55e3f845c930, L_0x7fdcf2058210;
L_0x55e3f845cbc0 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845cd70 .cmp/eq 7, L_0x55e3f845cbc0, L_0x7fdcf2058258;
L_0x55e3f845cf20 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845cfc0 .cmp/eq 7, L_0x55e3f845cf20, L_0x7fdcf20582a0;
L_0x55e3f845d1d0 .part v0x55e3f84401e0_0, 0, 7;
L_0x55e3f845d270 .cmp/eq 7, L_0x55e3f845d1d0, L_0x7fdcf20582e8;
L_0x55e3f845d130 .part v0x55e3f84401e0_0, 20, 5;
L_0x55e3f845d490 .part v0x55e3f84401e0_0, 15, 5;
L_0x55e3f845d5f0 .part v0x55e3f84401e0_0, 7, 5;
L_0x55e3f845d6c0 .part v0x55e3f84401e0_0, 25, 7;
L_0x55e3f845d860 .part v0x55e3f84401e0_0, 12, 3;
L_0x55e3f845d930 .part v0x55e3f84401e0_0, 31, 1;
L_0x55e3f845dae0 .part v0x55e3f84401e0_0, 12, 19;
L_0x55e3f846dbf0 .concat [ 12 19 1 0], L_0x7fdcf2058330, L_0x55e3f845dae0, L_0x55e3f845d930;
L_0x55e3f846ded0 .part v0x55e3f84401e0_0, 31, 1;
LS_0x55e3f846df70_0_0 .concat [ 1 1 1 1], L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0;
LS_0x55e3f846df70_0_4 .concat [ 1 1 1 1], L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0;
LS_0x55e3f846df70_0_8 .concat [ 1 1 1 1], L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0;
LS_0x55e3f846df70_0_12 .concat [ 1 1 1 1], L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0;
LS_0x55e3f846df70_0_16 .concat [ 1 1 1 1], L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0, L_0x55e3f846ded0;
LS_0x55e3f846df70_0_20 .concat [ 1 0 0 0], L_0x55e3f846ded0;
LS_0x55e3f846df70_1_0 .concat [ 4 4 4 4], LS_0x55e3f846df70_0_0, LS_0x55e3f846df70_0_4, LS_0x55e3f846df70_0_8, LS_0x55e3f846df70_0_12;
LS_0x55e3f846df70_1_4 .concat [ 4 1 0 0], LS_0x55e3f846df70_0_16, LS_0x55e3f846df70_0_20;
L_0x55e3f846df70 .concat [ 16 5 0 0], LS_0x55e3f846df70_1_0, LS_0x55e3f846df70_1_4;
L_0x55e3f846e370 .part v0x55e3f84401e0_0, 20, 11;
L_0x55e3f846e410 .concat [ 11 21 0 0], L_0x55e3f846e370, L_0x55e3f846df70;
L_0x55e3f846e610 .part v0x55e3f84401e0_0, 31, 1;
LS_0x55e3f846e6b0_0_0 .concat [ 1 1 1 1], L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610;
LS_0x55e3f846e6b0_0_4 .concat [ 1 1 1 1], L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610;
LS_0x55e3f846e6b0_0_8 .concat [ 1 1 1 1], L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610;
LS_0x55e3f846e6b0_0_12 .concat [ 1 1 1 1], L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610;
LS_0x55e3f846e6b0_0_16 .concat [ 1 1 1 1], L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610, L_0x55e3f846e610;
LS_0x55e3f846e6b0_0_20 .concat [ 1 0 0 0], L_0x55e3f846e610;
LS_0x55e3f846e6b0_1_0 .concat [ 4 4 4 4], LS_0x55e3f846e6b0_0_0, LS_0x55e3f846e6b0_0_4, LS_0x55e3f846e6b0_0_8, LS_0x55e3f846e6b0_0_12;
LS_0x55e3f846e6b0_1_4 .concat [ 4 1 0 0], LS_0x55e3f846e6b0_0_16, LS_0x55e3f846e6b0_0_20;
L_0x55e3f846e6b0 .concat [ 16 5 0 0], LS_0x55e3f846e6b0_1_0, LS_0x55e3f846e6b0_1_4;
L_0x55e3f846eb90 .part v0x55e3f84401e0_0, 25, 6;
L_0x55e3f846ec30 .part v0x55e3f84401e0_0, 7, 5;
L_0x55e3f846ea70 .concat [ 5 6 21 0], L_0x55e3f846ec30, L_0x55e3f846eb90, L_0x55e3f846e6b0;
L_0x55e3f846eed0 .part v0x55e3f84401e0_0, 31, 1;
LS_0x55e3f846f0b0_0_0 .concat [ 1 1 1 1], L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0;
LS_0x55e3f846f0b0_0_4 .concat [ 1 1 1 1], L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0;
LS_0x55e3f846f0b0_0_8 .concat [ 1 1 1 1], L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0;
LS_0x55e3f846f0b0_0_12 .concat [ 1 1 1 1], L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0;
LS_0x55e3f846f0b0_0_16 .concat [ 1 1 1 1], L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0, L_0x55e3f846eed0;
LS_0x55e3f846f0b0_1_0 .concat [ 4 4 4 4], LS_0x55e3f846f0b0_0_0, LS_0x55e3f846f0b0_0_4, LS_0x55e3f846f0b0_0_8, LS_0x55e3f846f0b0_0_12;
LS_0x55e3f846f0b0_1_4 .concat [ 4 0 0 0], LS_0x55e3f846f0b0_0_16;
L_0x55e3f846f0b0 .concat [ 16 4 0 0], LS_0x55e3f846f0b0_1_0, LS_0x55e3f846f0b0_1_4;
L_0x55e3f846f3b0 .part v0x55e3f84401e0_0, 7, 1;
L_0x55e3f846f5a0 .part v0x55e3f84401e0_0, 25, 6;
L_0x55e3f846f640 .part v0x55e3f84401e0_0, 8, 4;
LS_0x55e3f846f8a0_0_0 .concat [ 1 4 6 1], L_0x7fdcf2058378, L_0x55e3f846f640, L_0x55e3f846f5a0, L_0x55e3f846f3b0;
LS_0x55e3f846f8a0_0_4 .concat [ 20 0 0 0], L_0x55e3f846f0b0;
L_0x55e3f846f8a0 .concat [ 12 20 0 0], LS_0x55e3f846f8a0_0_0, LS_0x55e3f846f8a0_0_4;
L_0x55e3f846fab0 .part v0x55e3f84401e0_0, 31, 1;
LS_0x55e3f846fcc0_0_0 .concat [ 1 1 1 1], L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0;
LS_0x55e3f846fcc0_0_4 .concat [ 1 1 1 1], L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0;
LS_0x55e3f846fcc0_0_8 .concat [ 1 1 1 1], L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0, L_0x55e3f846fab0;
L_0x55e3f846fcc0 .concat [ 4 4 4 0], LS_0x55e3f846fcc0_0_0, LS_0x55e3f846fcc0_0_4, LS_0x55e3f846fcc0_0_8;
L_0x55e3f846fdb0 .part v0x55e3f84401e0_0, 12, 8;
L_0x55e3f846ffd0 .part v0x55e3f84401e0_0, 20, 1;
L_0x55e3f8470070 .part v0x55e3f84401e0_0, 21, 10;
LS_0x55e3f84702a0_0_0 .concat [ 1 10 1 8], L_0x7fdcf20583c0, L_0x55e3f8470070, L_0x55e3f846ffd0, L_0x55e3f846fdb0;
LS_0x55e3f84702a0_0_4 .concat [ 12 0 0 0], L_0x55e3f846fcc0;
L_0x55e3f84702a0 .concat [ 20 12 0 0], LS_0x55e3f84702a0_0_0, LS_0x55e3f84702a0_0_4;
L_0x55e3f8470550 .functor MUXZ 32, L_0x55e3f846e410, v0x55e3f8441600_0, L_0x55e3f82d7100, C4<>;
L_0x55e3f8470830 .part v0x55e3f8441600_0, 0, 5;
L_0x55e3f8470920 .part v0x55e3f84401e0_0, 20, 5;
L_0x55e3f8470b70 .functor MUXZ 5, L_0x55e3f8470920, L_0x55e3f8470830, L_0x55e3f845bc40, C4<>;
L_0x55e3f8470cb0 .arith/sum 32, L_0x55e3f82d7010, L_0x55e3f8470550;
L_0x55e3f8470fb0 .concat [ 32 1 0 0], L_0x55e3f82d71f0, L_0x7fdcf2058408;
L_0x55e3f84710f0 .concat [ 32 1 0 0], L_0x55e3f82d7010, L_0x7fdcf2058450;
L_0x55e3f84713b0 .arith/sum 33, L_0x55e3f8470fb0, L_0x55e3f84710f0;
L_0x55e3f8471520 .arith/sum 33, L_0x55e3f84713b0, L_0x7fdcf2058498;
L_0x55e3f8471840 .part L_0x55e3f8471520, 0, 32;
L_0x55e3f8471930 .cmp/eq 32, L_0x55e3f8471840, L_0x7fdcf20584e0;
L_0x55e3f8471c60 .part L_0x55e3f8471520, 32, 1;
L_0x55e3f8471d00 .part L_0x55e3f82d7010, 31, 1;
L_0x55e3f8471fa0 .part L_0x55e3f8470550, 31, 1;
L_0x55e3f8472070 .part L_0x55e3f82d7010, 31, 1;
L_0x55e3f8472320 .part L_0x55e3f8471520, 32, 1;
L_0x55e3f8472450 .functor MUXZ 1, L_0x55e3f8472320, L_0x55e3f8472070, L_0x55e3f82d72e0, C4<>;
L_0x55e3f84727e0 .part v0x55e3f84401e0_0, 30, 1;
L_0x55e3f8472c90 .part L_0x55e3f82d7010, 31, 1;
L_0x55e3f8473000 .concat [ 32 1 0 0], L_0x55e3f8473cc0, L_0x55e3f8319aa0;
L_0x55e3f84730f0 .part L_0x55e3f8470550, 0, 5;
L_0x55e3f84733d0 .shift/rs 33, L_0x55e3f8473000, L_0x55e3f84730f0;
L_0x55e3f8473540 .part L_0x55e3f84733d0, 0, 32;
L_0x55e3f8473880 .cmp/eq 3, L_0x55e3f845d860, L_0x7fdcf2058528;
L_0x55e3f84739c0 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x55e3f82d7010 (v0x55e3f841e160_0) v0x55e3f841da70_0 S_0x55e3f83c5f30;
L_0x55e3f8473cc0 .functor MUXZ 32, L_0x55e3f82d7010, L_0x55e3f84739c0, L_0x55e3f8473880, C4<>;
L_0x55e3f8473f60 .ufunc TD_bench.uut.CPU.flip32, 32, L_0x55e3f8473540 (v0x55e3f841e160_0) v0x55e3f841da70_0 S_0x55e3f83c5f30;
L_0x55e3f84742c0 .part v0x55e3f84401e0_0, 3, 1;
L_0x55e3f8474360 .part v0x55e3f84401e0_0, 4, 1;
L_0x55e3f8474680 .functor MUXZ 32, L_0x55e3f846f8a0, L_0x55e3f846dbf0, L_0x55e3f8474360, C4<>;
L_0x55e3f8474810 .functor MUXZ 32, L_0x55e3f8474680, L_0x55e3f84702a0, L_0x55e3f84742c0, C4<>;
L_0x55e3f8474c30 .arith/sum 32, v0x55e3f8435010_0, L_0x55e3f8474810;
L_0x55e3f8474d20 .arith/sum 32, v0x55e3f8435010_0, L_0x7fdcf2058570;
L_0x55e3f8475250 .part L_0x55e3f8470cb0, 1, 31;
L_0x55e3f8475340 .concat [ 1 31 0 0], L_0x7fdcf20585b8, L_0x55e3f8475250;
L_0x55e3f8475730 .functor MUXZ 32, L_0x55e3f8474d20, L_0x55e3f8475340, L_0x55e3f845c330, C4<>;
L_0x55e3f84758c0 .functor MUXZ 32, L_0x55e3f8475730, L_0x55e3f8474c30, L_0x55e3f8475140, C4<>;
L_0x55e3f8475d10 .functor MUXZ 32, L_0x55e3f846e410, L_0x55e3f846ea70, L_0x55e3f845cfc0, C4<>;
L_0x55e3f8475e50 .arith/sum 32, v0x55e3f8441440_0, L_0x55e3f8475d10;
L_0x55e3f8476320 .functor MUXZ 32, v0x55e3f843fcc0_0, L_0x55e3f847d630, L_0x55e3f845cd70, C4<>;
L_0x55e3f8476410 .functor MUXZ 32, L_0x55e3f8476320, L_0x55e3f8474c30, L_0x55e3f845c7a0, C4<>;
L_0x55e3f8476830 .functor MUXZ 32, L_0x55e3f8476410, L_0x55e3f846dbf0, L_0x55e3f845c9d0, C4<>;
L_0x55e3f8476970 .functor MUXZ 32, L_0x55e3f8476830, L_0x55e3f8474d20, L_0x55e3f8475ef0, C4<>;
L_0x55e3f8476da0 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058600;
L_0x55e3f8476e90 .cmp/eq 32, L_0x55e3f8476da0, L_0x7fdcf2058648;
L_0x55e3f84772d0 .reduce/nor L_0x55e3f845c0e0;
L_0x55e3f8477430 .reduce/nor L_0x55e3f845cfc0;
L_0x55e3f8477950 .reduce/nor L_0x55e3f845cd70;
L_0x55e3f8477ab0 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058690;
L_0x55e3f8477f10 .cmp/eq 32, L_0x55e3f8477ab0, L_0x7fdcf20586d8;
L_0x55e3f84781d0 .part L_0x55e3f845d860, 0, 2;
L_0x55e3f84785a0 .cmp/eq 2, L_0x55e3f84781d0, L_0x7fdcf2058720;
L_0x55e3f84786e0 .part L_0x55e3f845d860, 0, 2;
L_0x55e3f8478b50 .cmp/eq 2, L_0x55e3f84786e0, L_0x7fdcf2058768;
L_0x55e3f8478c40 .part L_0x55e3f8475e50, 1, 1;
L_0x55e3f8479080 .part L_0x55e3f84822b0, 16, 16;
L_0x55e3f8479170 .part L_0x55e3f84822b0, 0, 16;
L_0x55e3f8479570 .functor MUXZ 16, L_0x55e3f8479170, L_0x55e3f8479080, L_0x55e3f8478c40, C4<>;
L_0x55e3f8479700 .part L_0x55e3f8475e50, 0, 1;
L_0x55e3f8479b10 .part L_0x55e3f8479570, 8, 8;
L_0x55e3f8479c00 .concat [ 8 8 0 0], L_0x55e3f8479b10, L_0x7fdcf20587b0;
L_0x55e3f847a0c0 .part L_0x55e3f8479570, 0, 8;
L_0x55e3f847a160 .concat [ 8 8 0 0], L_0x55e3f847a0c0, L_0x7fdcf20587f8;
L_0x55e3f847a630 .functor MUXZ 16, L_0x55e3f847a160, L_0x55e3f8479c00, L_0x55e3f8479700, C4<>;
L_0x55e3f847a7c0 .part L_0x55e3f845d860, 2, 1;
L_0x55e3f847ac00 .reduce/nor L_0x55e3f847a7c0;
L_0x55e3f847acf0 .part L_0x55e3f847a630, 7, 1;
L_0x55e3f847b190 .part L_0x55e3f8479570, 15, 1;
L_0x55e3f847b2c0 .functor MUXZ 1, L_0x55e3f847b190, L_0x55e3f847acf0, L_0x55e3f84785a0, C4<>;
LS_0x55e3f847b8d0_0_0 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_0_4 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_0_8 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_0_12 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_0_16 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_0_20 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847b8d0_1_0 .concat [ 4 4 4 4], LS_0x55e3f847b8d0_0_0, LS_0x55e3f847b8d0_0_4, LS_0x55e3f847b8d0_0_8, LS_0x55e3f847b8d0_0_12;
LS_0x55e3f847b8d0_1_4 .concat [ 4 4 0 0], LS_0x55e3f847b8d0_0_16, LS_0x55e3f847b8d0_0_20;
L_0x55e3f847b8d0 .concat [ 16 8 0 0], LS_0x55e3f847b8d0_1_0, LS_0x55e3f847b8d0_1_4;
L_0x55e3f847bb60 .concat [ 16 24 0 0], L_0x55e3f847a630, L_0x55e3f847b8d0;
LS_0x55e3f847bfd0_0_0 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847bfd0_0_4 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847bfd0_0_8 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
LS_0x55e3f847bfd0_0_12 .concat [ 1 1 1 1], L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0, L_0x55e3f847b7c0;
L_0x55e3f847bfd0 .concat [ 4 4 4 4], LS_0x55e3f847bfd0_0_0, LS_0x55e3f847bfd0_0_4, LS_0x55e3f847bfd0_0_8, LS_0x55e3f847bfd0_0_12;
L_0x55e3f847c480 .concat [ 16 16 0 0], L_0x55e3f8479570, L_0x55e3f847bfd0;
L_0x55e3f847c900 .concat [ 32 8 0 0], L_0x55e3f847c480, L_0x7fdcf2058840;
L_0x55e3f847ca40 .concat [ 32 8 0 0], L_0x55e3f84822b0, L_0x7fdcf2058888;
L_0x55e3f847cf60 .functor MUXZ 40, L_0x55e3f847ca40, L_0x55e3f847c900, L_0x55e3f8478b50, C4<>;
L_0x55e3f847d0f0 .functor MUXZ 40, L_0x55e3f847cf60, L_0x55e3f847bb60, L_0x55e3f84785a0, C4<>;
L_0x55e3f847d630 .part L_0x55e3f847d0f0, 0, 32;
L_0x55e3f847d770 .part v0x55e3f8441600_0, 0, 8;
L_0x55e3f847dc20 .part L_0x55e3f8475e50, 0, 1;
L_0x55e3f847dd50 .part v0x55e3f8441600_0, 0, 8;
L_0x55e3f847e2a0 .part v0x55e3f8441600_0, 8, 8;
L_0x55e3f847e340 .functor MUXZ 8, L_0x55e3f847e2a0, L_0x55e3f847dd50, L_0x55e3f847dc20, C4<>;
L_0x55e3f847ded0 .part L_0x55e3f8475e50, 1, 1;
L_0x55e3f847df70 .part v0x55e3f8441600_0, 0, 8;
L_0x55e3f847e010 .part v0x55e3f8441600_0, 16, 8;
L_0x55e3f847e0b0 .functor MUXZ 8, L_0x55e3f847e010, L_0x55e3f847df70, L_0x55e3f847ded0, C4<>;
L_0x55e3f847e830 .concat8 [ 8 8 8 8], L_0x55e3f847d770, L_0x55e3f847e340, L_0x55e3f847e0b0, L_0x55e3f847ee90;
L_0x55e3f847e970 .part L_0x55e3f8475e50, 0, 1;
L_0x55e3f847e3e0 .part v0x55e3f8441600_0, 0, 8;
L_0x55e3f847e480 .part L_0x55e3f8475e50, 1, 1;
L_0x55e3f847e520 .part v0x55e3f8441600_0, 8, 8;
L_0x55e3f847e5c0 .part v0x55e3f8441600_0, 24, 8;
L_0x55e3f847e660 .functor MUXZ 8, L_0x55e3f847e5c0, L_0x55e3f847e520, L_0x55e3f847e480, C4<>;
L_0x55e3f847ee90 .functor MUXZ 8, L_0x55e3f847e660, L_0x55e3f847e3e0, L_0x55e3f847e970, C4<>;
L_0x55e3f847eb50 .part L_0x55e3f8475e50, 1, 1;
L_0x55e3f847ed00 .part L_0x55e3f8475e50, 0, 1;
L_0x55e3f847eda0 .functor MUXZ 4, L_0x7fdcf2058918, L_0x7fdcf20588d0, L_0x55e3f847ed00, C4<>;
L_0x55e3f847f470 .part L_0x55e3f8475e50, 0, 1;
L_0x55e3f847ef30 .functor MUXZ 4, L_0x7fdcf20589a8, L_0x7fdcf2058960, L_0x55e3f847f470, C4<>;
L_0x55e3f847f0c0 .functor MUXZ 4, L_0x55e3f847ef30, L_0x55e3f847eda0, L_0x55e3f847eb50, C4<>;
L_0x55e3f847f250 .part L_0x55e3f8475e50, 1, 1;
L_0x55e3f847f2f0 .functor MUXZ 4, L_0x7fdcf2058a38, L_0x7fdcf20589f0, L_0x55e3f847f250, C4<>;
L_0x55e3f847fad0 .functor MUXZ 4, L_0x7fdcf2058a80, L_0x55e3f847f2f0, L_0x55e3f8478b50, C4<>;
L_0x55e3f847fc10 .functor MUXZ 4, L_0x55e3f847fad0, L_0x55e3f847f0c0, L_0x55e3f84785a0, C4<>;
L_0x55e3f847f560 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058ac8;
L_0x55e3f847f650 .cmp/eq 32, L_0x55e3f847f560, L_0x7fdcf2058b10;
L_0x55e3f847f790 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058b58;
L_0x55e3f847f830 .cmp/eq 32, L_0x55e3f847f790, L_0x7fdcf2058ba0;
L_0x55e3f84802d0 .functor MUXZ 32, L_0x55e3f8475e50, v0x55e3f8435010_0, L_0x55e3f847f970, C4<>;
L_0x55e3f84803c0 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058be8;
L_0x55e3f847fd00 .cmp/eq 32, L_0x55e3f84803c0, L_0x7fdcf2058c30;
L_0x55e3f847fe40 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058c78;
L_0x55e3f847ff30 .cmp/eq 32, L_0x55e3f847fe40, L_0x7fdcf2058cc0;
L_0x55e3f8480980 .concat [ 3 29 0 0], v0x55e3f8441a60_0, L_0x7fdcf2058d08;
L_0x55e3f8480460 .cmp/eq 32, L_0x55e3f8480980, L_0x7fdcf2058d50;
L_0x55e3f84805a0 .concat [ 1 1 1 1], L_0x55e3f8480460, L_0x55e3f8480460, L_0x55e3f8480460, L_0x55e3f8480460;
S_0x55e3f83c5f30 .scope function, "flip32" "flip32" 3 286, 3 286 0, S_0x55e3f83c5360;
 .timescale 0 0;
v0x55e3f841da70_0 .var "flip32", 31 0;
v0x55e3f841e160_0 .var "x", 31 0;
TD_bench.uut.CPU.flip32 ;
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f841e160_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e3f841da70_0, 0, 32;
    %end;
S_0x55e3f83a5d10 .scope module, "CW" "Clockworks" 3 563, 4 25 0, S_0x55e3f83c4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RESET"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "resetn"
P_0x55e3f8441ea0 .param/l "SLOW" 0 4 33, +C4<00000000000000000000000000000000>;
v0x55e3f84420d0_0 .net "CLK", 0 0, v0x55e3f845b630_0;  alias, 1 drivers
v0x55e3f84421b0_0 .net "RESET", 0 0, L_0x7fdcf2058018;  alias, 1 drivers
v0x55e3f8442270_0 .net "clk", 0 0, L_0x55e3f84823f0;  alias, 1 drivers
v0x55e3f8442310_0 .net "resetn", 0 0, L_0x55e3f8482460;  alias, 1 drivers
S_0x55e3f83db1a0 .scope generate, "genblk2" "genblk2" 4 44, 4 44 0, S_0x55e3f83a5d10;
 .timescale 0 0;
L_0x55e3f84823f0 .functor BUFZ 1, v0x55e3f845b630_0, C4<0>, C4<0>, C4<0>;
v0x55e3f8441fd0_0 .var "reset_cnt", 15 0;
E_0x55e3f82d4e30 .event posedge, v0x55e3f84421b0_0, v0x55e3f84420d0_0;
L_0x55e3f8482460 .reduce/and v0x55e3f8441fd0_0;
S_0x55e3f83a6900 .scope module, "RAM" "Memory" 3 499, 3 5 0, S_0x55e3f83c4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_addr"
    .port_info 2 /OUTPUT 32 "mem_rdata"
    .port_info 3 /INPUT 1 "mem_rstrb"
    .port_info 4 /INPUT 32 "mem_wdata"
    .port_info 5 /INPUT 4 "mem_wmask"
P_0x55e3f8442420 .param/l "IO_LEDS_bit" 1 3 23, +C4<00000000000000000000000000000000>;
P_0x55e3f8442460 .param/l "IO_UART_CNTL_bit" 1 3 25, +C4<00000000000000000000000000000010>;
P_0x55e3f84424a0 .param/l "IO_UART_DAT_bit" 1 3 24, +C4<00000000000000000000000000000001>;
P_0x55e3f84424e0 .param/l "NOP_CODEOP" 1 5 60, C4<00000000000000000000000000110011>;
P_0x55e3f8442520 .param/l "a0" 1 5 664, +C4<00000000000000000000000000001010>;
P_0x55e3f8442560 .param/l "a1" 1 5 665, +C4<00000000000000000000000000001011>;
P_0x55e3f84425a0 .param/l "a2" 1 5 666, +C4<00000000000000000000000000001100>;
P_0x55e3f84425e0 .param/l "a3" 1 5 667, +C4<00000000000000000000000000001101>;
P_0x55e3f8442620 .param/l "a4" 1 5 668, +C4<00000000000000000000000000001110>;
P_0x55e3f8442660 .param/l "a5" 1 5 669, +C4<00000000000000000000000000001111>;
P_0x55e3f84426a0 .param/l "a6" 1 5 670, +C4<00000000000000000000000000010000>;
P_0x55e3f84426e0 .param/l "a7" 1 5 671, +C4<00000000000000000000000000010001>;
P_0x55e3f8442720 .param/l "fp" 1 5 661, +C4<00000000000000000000000000001000>;
P_0x55e3f8442760 .param/l "gp" 1 5 656, +C4<00000000000000000000000000000011>;
P_0x55e3f84427a0 .param/l "ra" 1 5 654, +C4<00000000000000000000000000000001>;
P_0x55e3f84427e0 .param/l "s0" 1 5 662, +C4<00000000000000000000000000001000>;
P_0x55e3f8442820 .param/l "s1" 1 5 663, +C4<00000000000000000000000000001001>;
P_0x55e3f8442860 .param/l "s10" 1 5 680, +C4<00000000000000000000000000011010>;
P_0x55e3f84428a0 .param/l "s11" 1 5 681, +C4<00000000000000000000000000011011>;
P_0x55e3f84428e0 .param/l "s2" 1 5 672, +C4<00000000000000000000000000010010>;
P_0x55e3f8442920 .param/l "s3" 1 5 673, +C4<00000000000000000000000000010011>;
P_0x55e3f8442960 .param/l "s4" 1 5 674, +C4<00000000000000000000000000010100>;
P_0x55e3f84429a0 .param/l "s5" 1 5 675, +C4<00000000000000000000000000010101>;
P_0x55e3f84429e0 .param/l "s6" 1 5 676, +C4<00000000000000000000000000010110>;
P_0x55e3f8442a20 .param/l "s7" 1 5 677, +C4<00000000000000000000000000010111>;
P_0x55e3f8442a60 .param/l "s8" 1 5 678, +C4<00000000000000000000000000011000>;
P_0x55e3f8442aa0 .param/l "s9" 1 5 679, +C4<00000000000000000000000000011001>;
P_0x55e3f8442ae0 .param/l "slow_bit" 1 3 17, +C4<00000000000000000000000000001100>;
P_0x55e3f8442b20 .param/l "sp" 1 5 655, +C4<00000000000000000000000000000010>;
P_0x55e3f8442b60 .param/l "t0" 1 5 658, +C4<00000000000000000000000000000101>;
P_0x55e3f8442ba0 .param/l "t1" 1 5 659, +C4<00000000000000000000000000000110>;
P_0x55e3f8442be0 .param/l "t2" 1 5 660, +C4<00000000000000000000000000000111>;
P_0x55e3f8442c20 .param/l "t3" 1 5 682, +C4<00000000000000000000000000011100>;
P_0x55e3f8442c60 .param/l "t4" 1 5 683, +C4<00000000000000000000000000011101>;
P_0x55e3f8442ca0 .param/l "t5" 1 5 684, +C4<00000000000000000000000000011110>;
P_0x55e3f8442ce0 .param/l "t6" 1 5 685, +C4<00000000000000000000000000011111>;
P_0x55e3f8442d20 .param/l "tp" 1 5 657, +C4<00000000000000000000000000000100>;
P_0x55e3f8442d60 .param/l "x0" 1 5 54, +C4<00000000000000000000000000000000>;
P_0x55e3f8442da0 .param/l "x1" 1 5 54, +C4<00000000000000000000000000000001>;
P_0x55e3f8442de0 .param/l "x10" 1 5 55, +C4<00000000000000000000000000001010>;
P_0x55e3f8442e20 .param/l "x11" 1 5 55, +C4<00000000000000000000000000001011>;
P_0x55e3f8442e60 .param/l "x12" 1 5 55, +C4<00000000000000000000000000001100>;
P_0x55e3f8442ea0 .param/l "x13" 1 5 55, +C4<00000000000000000000000000001101>;
P_0x55e3f8442ee0 .param/l "x14" 1 5 55, +C4<00000000000000000000000000001110>;
P_0x55e3f8442f20 .param/l "x15" 1 5 55, +C4<00000000000000000000000000001111>;
P_0x55e3f8442f60 .param/l "x16" 1 5 56, +C4<00000000000000000000000000010000>;
P_0x55e3f8442fa0 .param/l "x17" 1 5 56, +C4<00000000000000000000000000010001>;
P_0x55e3f8442fe0 .param/l "x18" 1 5 56, +C4<00000000000000000000000000010010>;
P_0x55e3f8443020 .param/l "x19" 1 5 56, +C4<00000000000000000000000000010011>;
P_0x55e3f8443060 .param/l "x2" 1 5 54, +C4<00000000000000000000000000000010>;
P_0x55e3f84430a0 .param/l "x20" 1 5 56, +C4<00000000000000000000000000010100>;
P_0x55e3f84430e0 .param/l "x21" 1 5 56, +C4<00000000000000000000000000010101>;
P_0x55e3f8443120 .param/l "x22" 1 5 56, +C4<00000000000000000000000000010110>;
P_0x55e3f8443160 .param/l "x23" 1 5 56, +C4<00000000000000000000000000010111>;
P_0x55e3f84431a0 .param/l "x24" 1 5 57, +C4<00000000000000000000000000011000>;
P_0x55e3f84431e0 .param/l "x25" 1 5 57, +C4<00000000000000000000000000011001>;
P_0x55e3f8443220 .param/l "x26" 1 5 57, +C4<00000000000000000000000000011010>;
P_0x55e3f8443260 .param/l "x27" 1 5 57, +C4<00000000000000000000000000011011>;
P_0x55e3f84432a0 .param/l "x28" 1 5 57, +C4<00000000000000000000000000011100>;
P_0x55e3f84432e0 .param/l "x29" 1 5 57, +C4<00000000000000000000000000011101>;
P_0x55e3f8443320 .param/l "x3" 1 5 54, +C4<00000000000000000000000000000011>;
P_0x55e3f8443360 .param/l "x30" 1 5 57, +C4<00000000000000000000000000011110>;
P_0x55e3f84433a0 .param/l "x31" 1 5 57, +C4<00000000000000000000000000011111>;
P_0x55e3f84433e0 .param/l "x4" 1 5 54, +C4<00000000000000000000000000000100>;
P_0x55e3f8443420 .param/l "x5" 1 5 54, +C4<00000000000000000000000000000101>;
P_0x55e3f8443460 .param/l "x6" 1 5 54, +C4<00000000000000000000000000000110>;
P_0x55e3f84434a0 .param/l "x7" 1 5 54, +C4<00000000000000000000000000000111>;
P_0x55e3f84434e0 .param/l "x8" 1 5 55, +C4<00000000000000000000000000001000>;
P_0x55e3f8443520 .param/l "x9" 1 5 55, +C4<00000000000000000000000000001001>;
P_0x55e3f8443560 .param/l "zero" 1 5 653, +C4<00000000000000000000000000000000>;
v0x55e3f84579c0_0 .var/i "ASMerror", 31 0;
v0x55e3f8457ac0 .array "MEM", 1535 0, 31 0;
v0x55e3f8457b80_0 .var/i "blink_", 31 0;
v0x55e3f8457c70_0 .net "clk", 0 0, L_0x55e3f84823f0;  alias, 1 drivers
v0x55e3f8457d60_0 .var/i "colormap_", 31 0;
v0x55e3f8457e90_0 .var/i "exit_Z_", 31 0;
v0x55e3f8457f70_0 .var/i "loop_Z_", 31 0;
v0x55e3f8458050_0 .var/i "loop_x_", 31 0;
v0x55e3f8458130_0 .var/i "loop_y_", 31 0;
v0x55e3f8458210_0 .var/i "mandelstart_", 31 0;
v0x55e3f84582f0_0 .var/i "memPC", 31 0;
v0x55e3f84583d0_0 .net "mem_addr", 31 0, L_0x55e3f84802d0;  alias, 1 drivers
v0x55e3f8458490_0 .var "mem_rdata", 31 0;
v0x55e3f8458550_0 .net "mem_rstrb", 0 0, L_0x55e3f8481270;  1 drivers
v0x55e3f8458610_0 .net "mem_wdata", 31 0, L_0x55e3f847e830;  alias, 1 drivers
v0x55e3f84586d0_0 .net "mem_wmask", 3 0, L_0x55e3f8481460;  1 drivers
v0x55e3f8458790_0 .var/i "mulsi3_", 31 0;
v0x55e3f8458870_0 .var/i "mulsi3_L0_", 31 0;
v0x55e3f8458950_0 .var/i "mulsi3_L1_", 31 0;
v0x55e3f8458a30_0 .var/i "putc_", 31 0;
v0x55e3f8458b10_0 .var/i "putc_L0_", 31 0;
v0x55e3f8458bf0_0 .var/i "wait_", 31 0;
v0x55e3f8458cd0_0 .var/i "wait_L0_", 31 0;
v0x55e3f8458db0_0 .net "word_addr", 29 0, L_0x55e3f84811d0;  1 drivers
L_0x55e3f84811d0 .part L_0x55e3f84802d0, 2, 30;
S_0x55e3f83a74f0 .scope task, "ADD" "ADD" 5 82, 5 82 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8445970_0 .var "rd", 4 0;
v0x55e3f8445a70_0 .var "rs1", 4 0;
v0x55e3f8445b50_0 .var "rs2", 4 0;
TD_bench.uut.RAM.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8445970_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8445a70_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8445b50_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8445c40 .scope task, "ADDI" "ADDI" 5 171, 5 171 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8445e30_0 .var "imm", 31 0;
v0x55e3f8445f10_0 .var "rd", 4 0;
v0x55e3f8445ff0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8445f10_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8445ff0_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8445e30_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f84460e0 .scope task, "AND" "AND" 5 145, 5 145 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84462e0_0 .var "rd", 4 0;
v0x55e3f84463c0_0 .var "rs1", 4 0;
v0x55e3f84464a0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f84462e0_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f84463c0_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f84464a0_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8446590 .scope task, "ANDI" "ANDI" 5 216, 5 216 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8446760_0 .var "imm", 31 0;
v0x55e3f8446860_0 .var "rd", 4 0;
v0x55e3f8446940_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8446860_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8446940_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8446760_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f8446a30 .scope task, "AUIPC" "AUIPC" 5 386, 5 386 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8446c50_0 .var "imm", 31 0;
v0x55e3f8446d50_0 .var "rd", 4 0;
TD_bench.uut.RAM.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x55e3f8456ce0_0, 0, 7;
    %load/vec4 v0x55e3f8446d50_0;
    %store/vec4 v0x55e3f8456dc0_0, 0, 5;
    %load/vec4 v0x55e3f8446c50_0;
    %store/vec4 v0x55e3f8456be0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x55e3f8456a10;
    %join;
    %end;
S_0x55e3f8446e30 .scope task, "BEQ" "BEQ" 5 308, 5 308 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8447000_0 .var "imm", 31 0;
v0x55e3f8447100_0 .var "rs1", 4 0;
v0x55e3f84471e0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f8447100_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f84471e0_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f8447000_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f84472a0 .scope task, "BEQZ" "BEQZ" 5 749, 5 749 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8447470_0 .var "imm", 31 0;
v0x55e3f8447570_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BEQZ ;
    %load/vec4 v0x55e3f8447570_0;
    %store/vec4 v0x55e3f8447100_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f84471e0_0, 0, 5;
    %load/vec4 v0x55e3f8447470_0;
    %store/vec4 v0x55e3f8447000_0, 0, 32;
    %fork TD_bench.uut.RAM.BEQ, S_0x55e3f8446e30;
    %join;
    %end;
S_0x55e3f8447650 .scope task, "BGE" "BGE" 5 335, 5 335 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8447820_0 .var "imm", 31 0;
v0x55e3f8447920_0 .var "rs1", 4 0;
v0x55e3f8447a00_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f8447920_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f8447a00_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f8447820_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f8447af0 .scope task, "BGEU" "BGEU" 5 353, 5 353 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8447cc0_0 .var "imm", 31 0;
v0x55e3f8447dc0_0 .var "rs1", 4 0;
v0x55e3f8447ea0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f8447dc0_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f8447ea0_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f8447cc0_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f8447f90 .scope task, "BGT" "BGT" 5 765, 5 765 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8448110_0 .var "imm", 31 0;
v0x55e3f8448210_0 .var "rs1", 4 0;
v0x55e3f84482f0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BGT ;
    %load/vec4 v0x55e3f84482f0_0;
    %store/vec4 v0x55e3f84486b0_0, 0, 5;
    %load/vec4 v0x55e3f8448210_0;
    %store/vec4 v0x55e3f8448790_0, 0, 5;
    %load/vec4 v0x55e3f8448110_0;
    %store/vec4 v0x55e3f84485b0_0, 0, 32;
    %fork TD_bench.uut.RAM.BLT, S_0x55e3f84483e0;
    %join;
    %end;
S_0x55e3f84483e0 .scope task, "BLT" "BLT" 5 326, 5 326 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84485b0_0 .var "imm", 31 0;
v0x55e3f84486b0_0 .var "rs1", 4 0;
v0x55e3f8448790_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f84486b0_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f8448790_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f84485b0_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f8448880 .scope task, "BLTU" "BLTU" 5 344, 5 344 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8448a50_0 .var "imm", 31 0;
v0x55e3f8448b50_0 .var "rs1", 4 0;
v0x55e3f8448c30_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f8448b50_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f8448c30_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f8448a50_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f8448d20 .scope task, "BNE" "BNE" 5 317, 5 317 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8448ef0_0 .var "imm", 31 0;
v0x55e3f8448ff0_0 .var "rs1", 4 0;
v0x55e3f84490d0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x55e3f8449920_0, 0, 7;
    %load/vec4 v0x55e3f8448ff0_0;
    %store/vec4 v0x55e3f8449a10_0, 0, 5;
    %load/vec4 v0x55e3f84490d0_0;
    %store/vec4 v0x55e3f8449af0_0, 0, 5;
    %load/vec4 v0x55e3f8448ef0_0;
    %store/vec4 v0x55e3f8449840_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e3f8449740_0, 0, 3;
    %fork TD_bench.uut.RAM.BType, S_0x55e3f8449570;
    %join;
    %end;
S_0x55e3f84491c0 .scope task, "BNEZ" "BNEZ" 5 757, 5 757 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8449390_0 .var "imm", 31 0;
v0x55e3f8449490_0 .var "rs1", 4 0;
TD_bench.uut.RAM.BNEZ ;
    %load/vec4 v0x55e3f8449490_0;
    %store/vec4 v0x55e3f8448ff0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f84490d0_0, 0, 5;
    %load/vec4 v0x55e3f8449390_0;
    %store/vec4 v0x55e3f8448ef0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55e3f8448d20;
    %join;
    %end;
S_0x55e3f8449570 .scope task, "BType" "BType" 5 296, 5 296 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8449740_0 .var "funct3", 2 0;
v0x55e3f8449840_0 .var "imm", 31 0;
v0x55e3f8449920_0 .var "opcode", 6 0;
v0x55e3f8449a10_0 .var "rs1", 4 0;
v0x55e3f8449af0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.BType ;
    %load/vec4 v0x55e3f8449840_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x55e3f8449840_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449840_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449840_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8449920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f8449c20 .scope task, "CALL" "CALL" 5 719, 5 719 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8449df0_0 .var "offset", 31 0;
TD_bench.uut.RAM.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f8446d50_0, 0, 5;
    %load/vec4 v0x55e3f8449df0_0;
    %store/vec4 v0x55e3f8446c50_0, 0, 32;
    %fork TD_bench.uut.RAM.AUIPC, S_0x55e3f8446a30;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e3f844dfa0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f844e080_0, 0, 5;
    %load/vec4 v0x55e3f8449df0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55e3f844dea0_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x55e3f844dcd0;
    %join;
    %end;
S_0x55e3f8449ef0 .scope task, "CSRRC" "CSRRC" 5 552, 5 552 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844a0c0_0 .var "csr", 11 0;
v0x55e3f844a1c0_0 .var "rd", 4 0;
v0x55e3f844a2a0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRC ;
    %load/vec4 v0x55e3f844a0c0_0;
    %load/vec4 v0x55e3f844a2a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x55e3f844a1c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844a360 .scope task, "CSRRCI" "CSRRCI" 5 582, 5 582 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844a530_0 .var "csr", 11 0;
v0x55e3f844a630_0 .var "imm", 31 0;
v0x55e3f844a710_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRCI ;
    %load/vec4 v0x55e3f844a530_0;
    %load/vec4 v0x55e3f844a630_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x55e3f844a710_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844a800 .scope task, "CSRRS" "CSRRS" 5 542, 5 542 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844a9d0_0 .var "csr", 11 0;
v0x55e3f844aad0_0 .var "rd", 4 0;
v0x55e3f844abb0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRS ;
    %load/vec4 v0x55e3f844a9d0_0;
    %load/vec4 v0x55e3f844abb0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x55e3f844aad0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844aca0 .scope task, "CSRRSI" "CSRRSI" 5 572, 5 572 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844ae70_0 .var "csr", 11 0;
v0x55e3f844af70_0 .var "imm", 31 0;
v0x55e3f844b050_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRSI ;
    %load/vec4 v0x55e3f844ae70_0;
    %load/vec4 v0x55e3f844af70_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x55e3f844b050_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844b140 .scope task, "CSRRW" "CSRRW" 5 532, 5 532 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844b310_0 .var "csr", 11 0;
v0x55e3f844b410_0 .var "rd", 4 0;
v0x55e3f844b4f0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.CSRRW ;
    %load/vec4 v0x55e3f844b310_0;
    %load/vec4 v0x55e3f844b4f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x55e3f844b410_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844b5e0 .scope task, "CSRRWI" "CSRRWI" 5 562, 5 562 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844b7b0_0 .var "csr", 11 0;
v0x55e3f844b8b0_0 .var "imm", 31 0;
v0x55e3f844b990_0 .var "rd", 4 0;
TD_bench.uut.RAM.CSRRWI ;
    %load/vec4 v0x55e3f844b7b0_0;
    %load/vec4 v0x55e3f844b8b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x55e3f844b990_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844ba80 .scope task, "DATAB" "DATAB" 5 782, 5 782 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844bc50_0 .var "b1", 7 0;
v0x55e3f844bd50_0 .var "b2", 7 0;
v0x55e3f844be30_0 .var "b3", 7 0;
v0x55e3f844bf20_0 .var "b4", 7 0;
TD_bench.uut.RAM.DATAB ;
    %load/vec4 v0x55e3f844bc50_0;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55e3f8457ac0, 4, 5;
    %load/vec4 v0x55e3f844bd50_0;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55e3f8457ac0, 4, 5;
    %load/vec4 v0x55e3f844be30_0;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55e3f8457ac0, 4, 5;
    %load/vec4 v0x55e3f844bf20_0;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55e3f8457ac0, 4, 5;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844c000 .scope task, "DATAW" "DATAW" 5 774, 5 774 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844c1d0_0 .var "w", 31 0;
TD_bench.uut.RAM.DATAW ;
    %load/vec4 v0x55e3f844c1d0_0;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844c2d0 .scope task, "EBREAK" "EBREAK" 5 525, 5 525 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844c4a0 .scope task, "ECALL" "ECALL" 5 518, 5 518 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844c670 .scope task, "FENCE" "FENCE" 5 502, 5 502 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844c840_0 .var "pred", 3 0;
v0x55e3f844c940_0 .var "succ", 3 0;
TD_bench.uut.RAM.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55e3f844c840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844c940_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844ca20 .scope task, "FENCE_I" "FENCE_I" 5 511, 5 511 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844cbf0 .scope function, "IO_BIT_TO_OFFSET" "IO_BIT_TO_OFFSET" 3 28, 3 28 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844cdc0_0 .var "IO_BIT_TO_OFFSET", 31 0;
v0x55e3f844cec0_0 .var "bitid", 31 0;
TD_bench.uut.RAM.IO_BIT_TO_OFFSET ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x55e3f844cec0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55e3f844cdc0_0, 0, 32;
    %end;
S_0x55e3f844cfa0 .scope task, "IType" "IType" 5 159, 5 159 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844d170_0 .var "funct3", 2 0;
v0x55e3f844d270_0 .var "imm", 31 0;
v0x55e3f844d350_0 .var "opcode", 6 0;
v0x55e3f844d440_0 .var "rd", 4 0;
v0x55e3f844d520_0 .var "rs1", 4 0;
TD_bench.uut.RAM.IType ;
    %load/vec4 v0x55e3f844d270_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x55e3f844d520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844d170_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844d440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844d350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844d650 .scope task, "J" "J" 5 741, 5 741 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844d820_0 .var "imm", 31 0;
TD_bench.uut.RAM.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f844dbf0_0, 0, 5;
    %load/vec4 v0x55e3f844d820_0;
    %store/vec4 v0x55e3f844daf0_0, 0, 32;
    %fork TD_bench.uut.RAM.JAL, S_0x55e3f844d920;
    %join;
    %end;
S_0x55e3f844d920 .scope task, "JAL" "JAL" 5 271, 5 271 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844daf0_0 .var "imm", 31 0;
v0x55e3f844dbf0_0 .var "rd", 4 0;
TD_bench.uut.RAM.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x55e3f844e410_0, 0, 7;
    %load/vec4 v0x55e3f844dbf0_0;
    %store/vec4 v0x55e3f844e4f0_0, 0, 5;
    %load/vec4 v0x55e3f844daf0_0;
    %store/vec4 v0x55e3f844e310_0, 0, 32;
    %fork TD_bench.uut.RAM.JType, S_0x55e3f844e140;
    %join;
    %end;
S_0x55e3f844dcd0 .scope task, "JALR" "JALR" 5 281, 5 281 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844dea0_0 .var "imm", 31 0;
v0x55e3f844dfa0_0 .var "rd", 4 0;
v0x55e3f844e080_0 .var "rs1", 4 0;
TD_bench.uut.RAM.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f844dfa0_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f844e080_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f844dea0_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f844e140 .scope task, "JType" "JType" 5 261, 5 261 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844e310_0 .var "imm", 31 0;
v0x55e3f844e410_0 .var "opcode", 6 0;
v0x55e3f844e4f0_0 .var "rd", 4 0;
TD_bench.uut.RAM.JType ;
    %load/vec4 v0x55e3f844e310_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55e3f844e310_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844e310_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844e310_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844e4f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f844e410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f844e5e0 .scope task, "LB" "LB" 5 400, 5 400 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844e7b0_0 .var "imm", 31 0;
v0x55e3f844e8b0_0 .var "rd", 4 0;
v0x55e3f844e990_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f844e8b0_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f844e990_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f844e7b0_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f844ea80 .scope task, "LBU" "LBU" 5 427, 5 427 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844ec50_0 .var "imm", 31 0;
v0x55e3f844ed50_0 .var "rd", 4 0;
v0x55e3f844ee30_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f844ed50_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f844ee30_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f844ec50_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f844ef20 .scope task, "LH" "LH" 5 409, 5 409 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844f0f0_0 .var "imm", 31 0;
v0x55e3f844f1f0_0 .var "rd", 4 0;
v0x55e3f844f2d0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f844f1f0_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f844f2d0_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f844f0f0_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f844f3c0 .scope task, "LHU" "LHU" 5 436, 5 436 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844f590_0 .var "imm", 31 0;
v0x55e3f844f690_0 .var "rd", 4 0;
v0x55e3f844f770_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f844f690_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f844f770_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f844f590_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f844f860 .scope task, "LI" "LI" 5 702, 5 702 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844fa30_0 .var "imm", 31 0;
v0x55e3f844fb30_0 .var "rd", 4 0;
TD_bench.uut.RAM.LI ;
    %load/vec4 v0x55e3f844fa30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0x55e3f844fb30_0;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %jmp T_39.1;
T_39.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x55e3f844fa30_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x55e3f844fa30_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x55e3f844fb30_0;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %load/vec4 v0x55e3f844fa30_0;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x55e3f844fb30_0;
    %store/vec4 v0x55e3f844fee0_0, 0, 5;
    %load/vec4 v0x55e3f844fa30_0;
    %load/vec4 v0x55e3f844fa30_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x55e3f844fde0_0, 0, 32;
    %fork TD_bench.uut.RAM.LUI, S_0x55e3f844fc10;
    %join;
    %load/vec4 v0x55e3f844fa30_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %load/vec4 v0x55e3f844fb30_0;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %load/vec4 v0x55e3f844fb30_0;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %load/vec4 v0x55e3f844fa30_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
T_39.4 ;
T_39.3 ;
T_39.1 ;
    %end;
S_0x55e3f844fc10 .scope task, "LUI" "LUI" 5 378, 5 378 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f844fde0_0 .var "imm", 31 0;
v0x55e3f844fee0_0 .var "rd", 4 0;
TD_bench.uut.RAM.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x55e3f8456ce0_0, 0, 7;
    %load/vec4 v0x55e3f844fee0_0;
    %store/vec4 v0x55e3f8456dc0_0, 0, 5;
    %load/vec4 v0x55e3f844fde0_0;
    %store/vec4 v0x55e3f8456be0_0, 0, 32;
    %fork TD_bench.uut.RAM.UType, S_0x55e3f8456a10;
    %join;
    %end;
S_0x55e3f844ffc0 .scope task, "LW" "LW" 5 418, 5 418 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8450190_0 .var "imm", 31 0;
v0x55e3f8450290_0 .var "rd", 4 0;
v0x55e3f8450370_0 .var "rs1", 4 0;
TD_bench.uut.RAM.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8450290_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8450370_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8450190_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f8450460 .scope task, "Label" "Label" 5 605, 5 605 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8450630_0 .var/i "L", 31 0;
TD_bench.uut.RAM.Label ;
    %load/vec4 v0x55e3f8450630_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.6, 6;
    %vpi_call 5 610 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f84579c0_0, 0, 32;
    %jmp T_42.7;
T_42.6 ;
    %load/vec4 v0x55e3f8450630_0;
    %load/vec4 v0x55e3f84582f0_0;
    %cmp/ne;
    %jmp/0xz  T_42.8, 4;
    %vpi_call 5 613 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 5 614 "$display", "Expected: %0d    Got: %0d", v0x55e3f84582f0_0, v0x55e3f8450630_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f84579c0_0, 0, 32;
T_42.8 ;
T_42.7 ;
    %vpi_call 5 617 "$display", "Label:", v0x55e3f84582f0_0 {0 0 0};
    %end;
S_0x55e3f8450730 .scope function, "LabelRef" "LabelRef" 5 622, 5 622 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8450900_0 .var/i "L", 31 0;
v0x55e3f8450a00_0 .var "LabelRef", 31 0;
TD_bench.uut.RAM.LabelRef ;
    %load/vec4 v0x55e3f8450900_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_43.10, 6;
    %vpi_call 5 627 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f84579c0_0, 0, 32;
T_43.10 ;
    %load/vec4 v0x55e3f8450900_0;
    %load/vec4 v0x55e3f84582f0_0;
    %sub;
    %store/vec4 v0x55e3f8450a00_0, 0, 32;
    %end;
S_0x55e3f8450ae0 .scope task, "MV" "MV" 5 733, 5 733 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8450cb0_0 .var "rd", 4 0;
v0x55e3f8450db0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.MV ;
    %load/vec4 v0x55e3f8450cb0_0;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %load/vec4 v0x55e3f8450db0_0;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %end;
S_0x55e3f8450e90 .scope task, "NOP" "NOP" 5 691, 5 691 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %end;
S_0x55e3f8451060 .scope task, "OR" "OR" 5 138, 5 138 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8451230_0 .var "rd", 4 0;
v0x55e3f8451330_0 .var "rs1", 4 0;
v0x55e3f8451410_0 .var "rs2", 4 0;
TD_bench.uut.RAM.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8451230_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8451330_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8451410_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8451500 .scope task, "ORI" "ORI" 5 207, 5 207 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84516d0_0 .var "imm", 31 0;
v0x55e3f84517d0_0 .var "rd", 4 0;
v0x55e3f84518b0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f84517d0_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f84518b0_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f84516d0_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f84519a0 .scope task, "RET" "RET" 5 727, 5 727 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f844dfa0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55e3f844e080_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844dea0_0, 0, 32;
    %fork TD_bench.uut.RAM.JALR, S_0x55e3f844dcd0;
    %join;
    %end;
S_0x55e3f8451b70 .scope task, "RType" "RType" 5 69, 5 69 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8451d40_0 .var "funct3", 2 0;
v0x55e3f8451e40_0 .var "funct7", 6 0;
v0x55e3f8451f20_0 .var "opcode", 6 0;
v0x55e3f8452010_0 .var "rd", 4 0;
v0x55e3f84520f0_0 .var "rs1", 4 0;
v0x55e3f8452220_0 .var "rs2", 4 0;
TD_bench.uut.RAM.RType ;
    %load/vec4 v0x55e3f8451e40_0;
    %load/vec4 v0x55e3f8452220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84520f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8451d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8452010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8451f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f8452300 .scope task, "SB" "SB" 5 469, 5 469 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84524d0_0 .var "imm", 31 0;
v0x55e3f84525d0_0 .var "rs1", 4 0;
v0x55e3f84526b0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55e3f8455e00_0, 0, 7;
    %load/vec4 v0x55e3f84526b0_0;
    %store/vec4 v0x55e3f8455ef0_0, 0, 5;
    %load/vec4 v0x55e3f84525d0_0;
    %store/vec4 v0x55e3f8455fd0_0, 0, 5;
    %load/vec4 v0x55e3f84524d0_0;
    %store/vec4 v0x55e3f8455d20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f8455c20_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55e3f8455a50;
    %join;
    %end;
S_0x55e3f8452770 .scope task, "SH" "SH" 5 478, 5 478 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8452940_0 .var "imm", 31 0;
v0x55e3f8452a40_0 .var "rs1", 4 0;
v0x55e3f8452b20_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55e3f8455e00_0, 0, 7;
    %load/vec4 v0x55e3f8452b20_0;
    %store/vec4 v0x55e3f8455ef0_0, 0, 5;
    %load/vec4 v0x55e3f8452a40_0;
    %store/vec4 v0x55e3f8455fd0_0, 0, 5;
    %load/vec4 v0x55e3f8452940_0;
    %store/vec4 v0x55e3f8455d20_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e3f8455c20_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55e3f8455a50;
    %join;
    %end;
S_0x55e3f8452c10 .scope task, "SLL" "SLL" 5 96, 5 96 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8452de0_0 .var "rd", 4 0;
v0x55e3f8452ee0_0 .var "rs1", 4 0;
v0x55e3f8452fc0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8452de0_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8452ee0_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8452fc0_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f84530b0 .scope task, "SLLI" "SLLI" 5 228, 5 228 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8453280_0 .var "imm", 31 0;
v0x55e3f8453380_0 .var "rd", 4 0;
v0x55e3f8453460_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8453380_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8453460_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8453280_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8453550 .scope task, "SLT" "SLT" 5 103, 5 103 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8453720_0 .var "rd", 4 0;
v0x55e3f8453820_0 .var "rs1", 4 0;
v0x55e3f8453900_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8453720_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8453820_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8453900_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f84539f0 .scope task, "SLTI" "SLTI" 5 180, 5 180 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8453bc0_0 .var "imm", 31 0;
v0x55e3f8453cc0_0 .var "rd", 4 0;
v0x55e3f8453da0_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8453cc0_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8453da0_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8453bc0_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f8453e90 .scope task, "SLTIU" "SLTIU" 5 189, 5 189 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8454060_0 .var "imm", 31 0;
v0x55e3f8454160_0 .var "rd", 4 0;
v0x55e3f8454240_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8454160_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8454240_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8454060_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f8454330 .scope task, "SLTU" "SLTU" 5 110, 5 110 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8454500_0 .var "rd", 4 0;
v0x55e3f8454600_0 .var "rs1", 4 0;
v0x55e3f84546e0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8454500_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8454600_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f84546e0_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f84547d0 .scope task, "SRA" "SRA" 5 131, 5 131 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84549a0_0 .var "rd", 4 0;
v0x55e3f8454aa0_0 .var "rs1", 4 0;
v0x55e3f8454b80_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f84549a0_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8454aa0_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8454b80_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8454c70 .scope task, "SRAI" "SRAI" 5 246, 5 246 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8454e40_0 .var "imm", 31 0;
v0x55e3f8454f40_0 .var "rd", 4 0;
v0x55e3f8455020_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8454f40_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8455020_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8454e40_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8455110 .scope task, "SRL" "SRL" 5 124, 5 124 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84552e0_0 .var "rd", 4 0;
v0x55e3f84553e0_0 .var "rs1", 4 0;
v0x55e3f84554c0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f84552e0_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f84553e0_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f84554c0_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f84555b0 .scope task, "SRLI" "SRLI" 5 237, 5 237 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8455780_0 .var "imm", 31 0;
v0x55e3f8455880_0 .var "rd", 4 0;
v0x55e3f8455960_0 .var "rs1", 4 0;
TD_bench.uut.RAM.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8455880_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8455960_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8455780_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8455a50 .scope task, "SType" "SType" 5 451, 5 451 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8455c20_0 .var "funct3", 2 0;
v0x55e3f8455d20_0 .var "imm", 31 0;
v0x55e3f8455e00_0 .var "opcode", 6 0;
v0x55e3f8455ef0_0 .var "rs1", 4 0;
v0x55e3f8455fd0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SType ;
    %load/vec4 v0x55e3f8455d20_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x55e3f8455fd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8455ef0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8455c20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8455d20_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8455e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f8456100 .scope task, "SUB" "SUB" 5 89, 5 89 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f84562d0_0 .var "rd", 4 0;
v0x55e3f84563d0_0 .var "rs1", 4 0;
v0x55e3f84564b0_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f84562d0_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f84563d0_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f84564b0_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8456570 .scope task, "SW" "SW" 5 487, 5 487 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8456740_0 .var "imm", 31 0;
v0x55e3f8456840_0 .var "rs1", 4 0;
v0x55e3f8456920_0 .var "rs2", 4 0;
TD_bench.uut.RAM.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x55e3f8455e00_0, 0, 7;
    %load/vec4 v0x55e3f8456920_0;
    %store/vec4 v0x55e3f8455ef0_0, 0, 5;
    %load/vec4 v0x55e3f8456840_0;
    %store/vec4 v0x55e3f8455fd0_0, 0, 5;
    %load/vec4 v0x55e3f8456740_0;
    %store/vec4 v0x55e3f8455d20_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55e3f8455c20_0, 0, 3;
    %fork TD_bench.uut.RAM.SType, S_0x55e3f8455a50;
    %join;
    %end;
S_0x55e3f8456a10 .scope task, "UType" "UType" 5 368, 5 368 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8456be0_0 .var "imm", 31 0;
v0x55e3f8456ce0_0 .var "opcode", 6 0;
v0x55e3f8456dc0_0 .var "rd", 4 0;
TD_bench.uut.RAM.UType ;
    %load/vec4 v0x55e3f8456be0_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x55e3f8456dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f8456ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e3f84582f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x55e3f8457ac0, 4, 0;
    %load/vec4 v0x55e3f84582f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
S_0x55e3f8456eb0 .scope task, "XOR" "XOR" 5 117, 5 117 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8457080_0 .var "rd", 4 0;
v0x55e3f8457180_0 .var "rs1", 4 0;
v0x55e3f8457260_0 .var "rs2", 4 0;
TD_bench.uut.RAM.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x55e3f8451f20_0, 0, 7;
    %load/vec4 v0x55e3f8457080_0;
    %store/vec4 v0x55e3f8452010_0, 0, 5;
    %load/vec4 v0x55e3f8457180_0;
    %store/vec4 v0x55e3f84520f0_0, 0, 5;
    %load/vec4 v0x55e3f8457260_0;
    %store/vec4 v0x55e3f8452220_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55e3f8451d40_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55e3f8451e40_0, 0, 7;
    %fork TD_bench.uut.RAM.RType, S_0x55e3f8451b70;
    %join;
    %end;
S_0x55e3f8457350 .scope task, "XORI" "XORI" 5 198, 5 198 0, S_0x55e3f83a6900;
 .timescale 0 0;
v0x55e3f8457520_0 .var "imm", 31 0;
v0x55e3f8457620_0 .var "rd", 4 0;
v0x55e3f8457700_0 .var "rs1", 4 0;
TD_bench.uut.RAM.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x55e3f844d350_0, 0, 7;
    %load/vec4 v0x55e3f8457620_0;
    %store/vec4 v0x55e3f844d440_0, 0, 5;
    %load/vec4 v0x55e3f8457700_0;
    %store/vec4 v0x55e3f844d520_0, 0, 5;
    %load/vec4 v0x55e3f8457520_0;
    %store/vec4 v0x55e3f844d270_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55e3f844d170_0, 0, 3;
    %fork TD_bench.uut.RAM.IType, S_0x55e3f844cfa0;
    %join;
    %end;
S_0x55e3f84577f0 .scope task, "endASM" "endASM" 5 635, 5 635 0, S_0x55e3f83a6900;
 .timescale 0 0;
TD_bench.uut.RAM.endASM ;
    %load/vec4 v0x55e3f84579c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_68.12, 4;
    %vpi_call 5 641 "$finish" {0 0 0};
T_68.12 ;
    %end;
S_0x55e3f8458f90 .scope module, "UART" "corescore_emitter_uart" 3 536, 6 1 0, S_0x55e3f83c4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_rst"
    .port_info 2 /INPUT 8 "i_data"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /OUTPUT 1 "o_ready"
    .port_info 5 /OUTPUT 1 "o_uart_tx"
P_0x55e3f841e7c0 .param/l "START_VALUE" 1 6 14, +C4<0000000000000000000000000000000000000000000000000000000000001010>;
P_0x55e3f841e800 .param/l "WIDTH" 1 6 16, +C4<00000000000000000000000000000100>;
P_0x55e3f841e840 .param/l "baud_rate" 0 6 4, +C4<00000000000011110100001001000000>;
P_0x55e3f841e880 .param/l "clk_freq_hz" 0 6 3, +C4<0000000000000000000000000000000000000000100110001001011010000000>;
L_0x55e3f8481aa0 .functor OR 1, L_0x55e3f8481820, L_0x55e3f84819b0, C4<0>, C4<0>;
v0x55e3f8459500_0 .net *"_s1", 0 0, L_0x55e3f8481820;  1 drivers
v0x55e3f8459600_0 .net *"_s3", 0 0, L_0x55e3f84818c0;  1 drivers
v0x55e3f84596c0_0 .net *"_s5", 0 0, L_0x55e3f84819b0;  1 drivers
v0x55e3f8459790_0 .var "cnt", 4 0;
v0x55e3f8459870_0 .var "data", 9 0;
v0x55e3f84599a0_0 .net "i_clk", 0 0, L_0x55e3f84823f0;  alias, 1 drivers
v0x55e3f8459a40_0 .net "i_data", 7 0, L_0x55e3f8481c50;  1 drivers
v0x55e3f8459b20_0 .net "i_rst", 0 0, L_0x55e3f8481bb0;  1 drivers
v0x55e3f8459be0_0 .net "i_valid", 0 0, L_0x55e3f84816c0;  alias, 1 drivers
v0x55e3f8459ca0_0 .var "o_ready", 0 0;
v0x55e3f8459d60_0 .net "o_uart_tx", 0 0, L_0x55e3f8481aa0;  alias, 1 drivers
L_0x55e3f8481820 .part v0x55e3f8459870_0, 0, 1;
L_0x55e3f84818c0 .reduce/or v0x55e3f8459870_0;
L_0x55e3f84819b0 .reduce/nor L_0x55e3f84818c0;
    .scope S_0x55e3f83c5360;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f8435010_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e3f8441a60_0, 0, 3;
    %end;
    .thread T_69;
    .scope S_0x55e3f83c5360;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f8440100_0, 0, 32;
T_70.0 ;
    %load/vec4 v0x55e3f8440100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_70.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55e3f8440100_0;
    %store/vec4a v0x55e3f84352b0, 4, 0;
    %load/vec4 v0x55e3f8440100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55e3f8440100_0, 0, 32;
    %jmp T_70.0;
T_70.1 ;
    %end;
    .thread T_70;
    .scope S_0x55e3f83c5360;
T_71 ;
    %wait E_0x55e3f82cb080;
    %load/vec4 v0x55e3f843ff40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_71.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_71.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %jmp T_71.8;
T_71.0 ;
    %load/vec4 v0x55e3f8440020_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x55e3f84401e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_71.9, 8;
    %load/vec4 v0x55e3f843fbe0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_71.10, 8;
T_71.9 ; End of true expr.
    %load/vec4 v0x55e3f843fda0_0;
    %jmp/0 T_71.10, 8;
 ; End of false expr.
    %blend;
T_71.10;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.1 ;
    %load/vec4 v0x55e3f8440a40_0;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55e3f8434e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55e3f8434f50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.4 ;
    %load/vec4 v0x55e3f843fa20_0;
    %load/vec4 v0x55e3f843fb00_0;
    %xor;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.5 ;
    %load/vec4 v0x55e3f84418a0_0;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.6 ;
    %load/vec4 v0x55e3f843fa20_0;
    %load/vec4 v0x55e3f843fb00_0;
    %or;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.7 ;
    %load/vec4 v0x55e3f843fa20_0;
    %load/vec4 v0x55e3f843fb00_0;
    %and;
    %store/vec4 v0x55e3f843fcc0_0, 0, 32;
    %jmp T_71.8;
T_71.8 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55e3f83c5360;
T_72 ;
    %wait E_0x55e3f82cae80;
    %load/vec4 v0x55e3f843ff40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.0 ;
    %load/vec4 v0x55e3f8415960_0;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.1 ;
    %load/vec4 v0x55e3f8415960_0;
    %nor/r;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.2 ;
    %load/vec4 v0x55e3f8434e90_0;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x55e3f8434e90_0;
    %nor/r;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x55e3f8434f50_0;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x55e3f8434f50_0;
    %nor/r;
    %store/vec4 v0x55e3f8441b40_0, 0, 1;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55e3f83c5360;
T_73 ;
    %wait E_0x55e3f82cac80;
    %load/vec4 v0x55e3f8441380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e3f8435010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x55e3f8441ce0_0;
    %load/vec4 v0x55e3f84412a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x55e3f8441c00_0;
    %load/vec4 v0x55e3f84412a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3f84352b0, 0, 4;
T_73.2 ;
    %load/vec4 v0x55e3f8441a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %jmp T_73.11;
T_73.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.5 ;
    %load/vec4 v0x55e3f8440e60_0;
    %assign/vec4 v0x55e3f84401e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.6 ;
    %load/vec4 v0x55e3f8441520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e3f84352b0, 4;
    %assign/vec4 v0x55e3f8441440_0, 0;
    %load/vec4 v0x55e3f84416e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55e3f84352b0, 4;
    %assign/vec4 v0x55e3f8441600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.7 ;
    %load/vec4 v0x55e3f84408c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x55e3f84411c0_0;
    %assign/vec4 v0x55e3f8435010_0, 0;
T_73.12 ;
    %load/vec4 v0x55e3f8440800_0;
    %flag_set/vec4 8;
    %jmp/0 T_73.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_73.15, 8;
T_73.14 ; End of true expr.
    %load/vec4 v0x55e3f8440980_0;
    %flag_set/vec4 9;
    %jmp/0 T_73.16, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_73.17, 9;
T_73.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_73.17, 9;
 ; End of false expr.
    %blend;
T_73.17;
    %jmp/0 T_73.15, 8;
 ; End of false expr.
    %blend;
T_73.15;
    %pad/s 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %load/vec4 v0x55e3f84408c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %vpi_call 3 414 "$finish" {0 0 0};
T_73.18 ;
    %jmp T_73.11;
T_73.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e3f8441a60_0, 0;
    %jmp T_73.11;
T_73.11 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55e3f83a6900;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f84579c0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55e3f8458210_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55e3f8457b80_0, 0, 32;
    %pushi/vec4 76, 0, 32;
    %store/vec4 v0x55e3f8458130_0, 0, 32;
    %pushi/vec4 84, 0, 32;
    %store/vec4 v0x55e3f8458050_0, 0, 32;
    %pushi/vec4 96, 0, 32;
    %store/vec4 v0x55e3f8457f70_0, 0, 32;
    %pushi/vec4 188, 0, 32;
    %store/vec4 v0x55e3f8457e90_0, 0, 32;
    %pushi/vec4 264, 0, 32;
    %store/vec4 v0x55e3f8458bf0_0, 0, 32;
    %pushi/vec4 272, 0, 32;
    %store/vec4 v0x55e3f8458cd0_0, 0, 32;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x55e3f8458a30_0, 0, 32;
    %pushi/vec4 292, 0, 32;
    %store/vec4 v0x55e3f8458b10_0, 0, 32;
    %pushi/vec4 308, 0, 32;
    %store/vec4 v0x55e3f8458790_0, 0, 32;
    %pushi/vec4 316, 0, 32;
    %store/vec4 v0x55e3f8458870_0, 0, 32;
    %pushi/vec4 328, 0, 32;
    %store/vec4 v0x55e3f8458950_0, 0, 32;
    %pushi/vec4 344, 0, 32;
    %store/vec4 v0x55e3f8457d60_0, 0, 32;
    %end;
    .thread T_74;
    .scope S_0x55e3f83a6900;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f84582f0_0, 0, 32;
    %end;
    .thread T_75;
    .scope S_0x55e3f83a6900;
T_76 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 6144, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 4194304, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458210_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458210_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8457b80_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8457b80_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8456840_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f8456920_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844cec0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55e3f844cbf0;
    %join;
    %load/vec4  v0x55e3f844cdc0_0;
    %store/vec4 v0x55e3f8456740_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55e3f8456570;
    %join;
    %load/vec4 v0x55e3f8458bf0_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8456840_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f8456920_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844cec0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55e3f844cbf0;
    %join;
    %load/vec4  v0x55e3f844cdc0_0;
    %store/vec4 v0x55e3f8456740_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55e3f8456570;
    %join;
    %load/vec4 v0x55e3f8458bf0_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8449490_0, 0, 5;
    %load/vec4 v0x55e3f8457b80_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449390_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55e3f84491c0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8456840_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f8456920_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844cec0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55e3f844cbf0;
    %join;
    %load/vec4  v0x55e3f844cdc0_0;
    %store/vec4 v0x55e3f8456740_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55e3f8456570;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 4294965248, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 80, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458130_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458130_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 4294965248, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458050_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458050_0, 0, 32;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8457f70_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8457f70_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %load/vec4 v0x55e3f8458790_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55e3f8455880_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8455960_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55e3f8455780_0, 0, 32;
    %fork TD_bench.uut.RAM.SRLI, S_0x55e3f84555b0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %load/vec4 v0x55e3f8458790_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55e3f8454f40_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8455020_0, 0, 5;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55e3f8454e40_0, 0, 32;
    %fork TD_bench.uut.RAM.SRAI, S_0x55e3f8454c70;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %load/vec4 v0x55e3f8458790_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55e3f8455880_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8455960_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x55e3f8455780_0, 0, 32;
    %fork TD_bench.uut.RAM.SRLI, S_0x55e3f84555b0;
    %join;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f84562d0_0, 0, 5;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55e3f84563d0_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55e3f84564b0_0, 0, 5;
    %fork TD_bench.uut.RAM.SUB, S_0x55e3f8456100;
    %join;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x55e3f8448210_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55e3f84482f0_0, 0, 5;
    %load/vec4 v0x55e3f8457e90_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8448110_0, 0, 32;
    %fork TD_bench.uut.RAM.BGT, S_0x55e3f8447f90;
    %join;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55e3f8449490_0, 0, 5;
    %load/vec4 v0x55e3f8457f70_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449390_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55e3f84491c0;
    %join;
    %load/vec4 v0x55e3f8457e90_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8457e90_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %load/vec4 v0x55e3f8457d60_0;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844ed50_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844ee30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844ec50_0, 0, 32;
    %fork TD_bench.uut.RAM.LBU, S_0x55e3f844ea80;
    %join;
    %load/vec4 v0x55e3f8458a30_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55e3f8448ff0_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55e3f84490d0_0, 0, 5;
    %load/vec4 v0x55e3f8458050_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8448ef0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55e3f8448d20;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 32, 0, 32; draw_string_vec4
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458a30_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 10, 0, 32; draw_string_vec4
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458a30_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449df0_0, 0, 32;
    %fork TD_bench.uut.RAM.CALL, S_0x55e3f8449c20;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 51, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55e3f8448ff0_0, 0, 5;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x55e3f84490d0_0, 0, 5;
    %load/vec4 v0x55e3f8458130_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8448ef0_0, 0, 32;
    %fork TD_bench.uut.RAM.BNE, S_0x55e3f8448d20;
    %join;
    %load/vec4 v0x55e3f8458210_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f844d820_0, 0, 32;
    %fork TD_bench.uut.RAM.J, S_0x55e3f844d650;
    %join;
    %fork TD_bench.uut.RAM.EBREAK, S_0x55e3f844c2d0;
    %join;
    %load/vec4 v0x55e3f8458bf0_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458bf0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f8453380_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f8453460_0, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55e3f8453280_0, 0, 32;
    %fork TD_bench.uut.RAM.SLLI, S_0x55e3f84530b0;
    %join;
    %load/vec4 v0x55e3f8458cd0_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458cd0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f8445f10_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f8445ff0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55e3f8445e30_0, 0, 32;
    %fork TD_bench.uut.RAM.ADDI, S_0x55e3f8445c40;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f8449490_0, 0, 5;
    %load/vec4 v0x55e3f8458cd0_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449390_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55e3f84491c0;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x55e3f84519a0;
    %join;
    %load/vec4 v0x55e3f8458a30_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458a30_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8456840_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f8456920_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f844cec0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55e3f844cbf0;
    %join;
    %load/vec4  v0x55e3f844cdc0_0;
    %store/vec4 v0x55e3f8456740_0, 0, 32;
    %fork TD_bench.uut.RAM.SW, S_0x55e3f8456570;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458b10_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458b10_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f8450290_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55e3f8450370_0, 0, 5;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55e3f844cec0_0, 0, 32;
    %fork TD_bench.uut.RAM.IO_BIT_TO_OFFSET, S_0x55e3f844cbf0;
    %join;
    %load/vec4  v0x55e3f844cdc0_0;
    %store/vec4 v0x55e3f8450190_0, 0, 32;
    %fork TD_bench.uut.RAM.LW, S_0x55e3f844ffc0;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f84462e0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f84463c0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x55e3f84464a0_0, 0, 5;
    %fork TD_bench.uut.RAM.AND, S_0x55e3f84460e0;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55e3f8449490_0, 0, 5;
    %load/vec4 v0x55e3f8458b10_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449390_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55e3f84491c0;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x55e3f84519a0;
    %join;
    %load/vec4 v0x55e3f8458790_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458790_0, 0, 32;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55e3f8450cb0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8450db0_0, 0, 5;
    %fork TD_bench.uut.RAM.MV, S_0x55e3f8450ae0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f844fb30_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e3f844fa30_0, 0, 32;
    %fork TD_bench.uut.RAM.LI, S_0x55e3f844f860;
    %join;
    %load/vec4 v0x55e3f8458870_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458870_0, 0, 32;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55e3f8446860_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8446940_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f8446760_0, 0, 32;
    %fork TD_bench.uut.RAM.ANDI, S_0x55e3f8446590;
    %join;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55e3f8447570_0, 0, 5;
    %load/vec4 v0x55e3f8458950_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8447470_0, 0, 32;
    %fork TD_bench.uut.RAM.BEQZ, S_0x55e3f84472a0;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8445970_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55e3f8445a70_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55e3f8445b50_0, 0, 5;
    %fork TD_bench.uut.RAM.ADD, S_0x55e3f83a74f0;
    %join;
    %load/vec4 v0x55e3f8458950_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8458950_0, 0, 32;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8455880_0, 0, 5;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8455960_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f8455780_0, 0, 32;
    %fork TD_bench.uut.RAM.SRLI, S_0x55e3f84555b0;
    %join;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55e3f8453380_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55e3f8453460_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55e3f8453280_0, 0, 32;
    %fork TD_bench.uut.RAM.SLLI, S_0x55e3f84530b0;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55e3f8449490_0, 0, 5;
    %load/vec4 v0x55e3f8458870_0;
    %store/vec4 v0x55e3f8450900_0, 0, 32;
    %fork TD_bench.uut.RAM.LabelRef, S_0x55e3f8450730;
    %join;
    %load/vec4  v0x55e3f8450a00_0;
    %store/vec4 v0x55e3f8449390_0, 0, 32;
    %fork TD_bench.uut.RAM.BNEZ, S_0x55e3f84491c0;
    %join;
    %fork TD_bench.uut.RAM.RET, S_0x55e3f84519a0;
    %join;
    %load/vec4 v0x55e3f8457d60_0;
    %store/vec4 v0x55e3f8450630_0, 0, 32;
    %fork TD_bench.uut.RAM.Label, S_0x55e3f8450460;
    %join;
    %load/vec4 v0x55e3f8450630_0;
    %store/vec4 v0x55e3f8457d60_0, 0, 32;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bc50_0, 0, 8;
    %pushi/vec4 46, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bd50_0, 0, 8;
    %pushi/vec4 44, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844be30_0, 0, 8;
    %pushi/vec4 58, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bf20_0, 0, 8;
    %fork TD_bench.uut.RAM.DATAB, S_0x55e3f844ba80;
    %join;
    %pushi/vec4 59, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bc50_0, 0, 8;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bd50_0, 0, 8;
    %pushi/vec4 120, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844be30_0, 0, 8;
    %pushi/vec4 37, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bf20_0, 0, 8;
    %fork TD_bench.uut.RAM.DATAB, S_0x55e3f844ba80;
    %join;
    %pushi/vec4 35, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bc50_0, 0, 8;
    %pushi/vec4 64, 0, 8; draw_string_vec4
    %store/vec4 v0x55e3f844bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e3f844be30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e3f844bf20_0, 0, 8;
    %fork TD_bench.uut.RAM.DATAB, S_0x55e3f844ba80;
    %join;
    %fork TD_bench.uut.RAM.endASM, S_0x55e3f84577f0;
    %join;
    %end;
    .thread T_76;
    .scope S_0x55e3f83a6900;
T_77 ;
    %wait E_0x55e3f82cac80;
    %load/vec4 v0x55e3f8458550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x55e3f84583d0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55e3f8457ac0, 4;
    %assign/vec4 v0x55e3f8458490_0, 0;
T_77.0 ;
    %load/vec4 v0x55e3f84586d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x55e3f8458610_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55e3f8458db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3f8457ac0, 0, 4;
T_77.2 ;
    %load/vec4 v0x55e3f84586d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %load/vec4 v0x55e3f8458610_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x55e3f8458db0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3f8457ac0, 4, 5;
T_77.4 ;
    %load/vec4 v0x55e3f84586d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0x55e3f8458610_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x55e3f8458db0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3f8457ac0, 4, 5;
T_77.6 ;
    %load/vec4 v0x55e3f84586d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.8, 8;
    %load/vec4 v0x55e3f8458610_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x55e3f8458db0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e3f8457ac0, 4, 5;
T_77.8 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x55e3f8458f90;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f8459790_0, 0, 5;
    %end;
    .thread T_78;
    .scope S_0x55e3f8458f90;
T_79 ;
    %wait E_0x55e3f82cac80;
    %load/vec4 v0x55e3f8459790_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55e3f8459870_0;
    %or/r;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e3f8459ca0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x55e3f8459be0_0;
    %load/vec4 v0x55e3f8459ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e3f8459ca0_0, 0;
T_79.2 ;
T_79.1 ;
    %load/vec4 v0x55e3f8459ca0_0;
    %load/vec4 v0x55e3f8459790_0;
    %parti/s 1, 4, 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x55e3f8459790_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0x55e3f8459790_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55e3f8459790_0, 0;
T_79.5 ;
    %load/vec4 v0x55e3f8459790_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55e3f8459870_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55e3f8459870_0, 0;
    %jmp T_79.7;
T_79.6 ;
    %load/vec4 v0x55e3f8459be0_0;
    %load/vec4 v0x55e3f8459ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.8, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55e3f8459a40_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55e3f8459870_0, 0;
T_79.8 ;
T_79.7 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x55e3f83db1a0;
T_80 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e3f8441fd0_0, 0, 16;
    %end;
    .thread T_80;
    .scope S_0x55e3f83db1a0;
T_81 ;
    %wait E_0x55e3f82d4e30;
    %load/vec4 v0x55e3f84421b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55e3f8441fd0_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x55e3f8441fd0_0;
    %load/vec4 v0x55e3f8442310_0;
    %nor/r;
    %pad/u 16;
    %add;
    %assign/vec4 v0x55e3f8441fd0_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x55e3f83c4670;
T_82 ;
    %wait E_0x55e3f82cac80;
    %load/vec4 v0x55e3f845acb0_0;
    %load/vec4 v0x55e3f845b280_0;
    %and;
    %load/vec4 v0x55e3f845b1c0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %load/vec4 v0x55e3f845b080_0;
    %pad/u 5;
    %assign/vec4 v0x55e3f845a0a0_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x55e3f83c4670;
T_83 ;
    %wait E_0x55e3f82cac80;
    %load/vec4 v0x55e3f845b4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %vpi_call 3 554 "$write", "%c", &PV<v0x55e3f845b080_0, 0, 8> {0 0 0};
    %vpi_call 3 555 "$fflush", 32'b10000000000000000000000000000001 {0 0 0};
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x55e3f83a80e0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3f845b8f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e3f845bad0_0, 0, 5;
    %end;
    .thread T_84;
    .scope S_0x55e3f83a80e0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e3f845b630_0, 0, 1;
T_85.0 ;
    %delay 1, 0;
    %load/vec4 v0x55e3f845b630_0;
    %inv;
    %store/vec4 v0x55e3f845b630_0, 0, 1;
    %load/vec4 v0x55e3f845b740_0;
    %load/vec4 v0x55e3f845bad0_0;
    %cmp/ne;
    %jmp/0xz  T_85.1, 4;
    %vpi_call 2 22 "$display", "LEDS = %b", v0x55e3f845b740_0 {0 0 0};
T_85.1 ;
    %load/vec4 v0x55e3f845b740_0;
    %assign/vec4 v0x55e3f845bad0_0, 0;
    %jmp T_85.0;
    %end;
    .thread T_85;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "bench_iverilog.v";
    "soc.v";
    "./clockworks.v";
    "./riscv_assembly.v";
    "./emitter_uart.v";
