****************************************
Report : power
        -significant_digits 2
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 02:35:08 2025
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/clock_opt.design'. (TIM-125)
Information: Design top has 80 nets, 0 global routed, 2 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.894195 ohm/um, via_r = 1.815407 ohm/cut, c = 0.141710 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.831777 ohm/um, via_r = 1.815407 ohm/cut, c = 0.143910 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 78, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 78, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Mode: mode1
Corner: cornerFF
Scenario: scenarioFF
Voltage: 1.32
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 1.09e+04 nW ( 73.2%)
  Net Switching Power    = 4.01e+03 nW ( 26.8%)
Total Dynamic Power      = 1.49e+04 nW (100.0%)

Cell Leakage Power       = 5.57e+03 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               5.55e+00               5.55e+00    (  0.0%)         
clock_network             8.21e+03               1.71e+03               2.16e+02               1.01e+04    ( 49.5%)        i
register                  1.20e+03               4.52e+02               1.76e+03               3.41e+03    ( 16.6%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             1.52e+03               1.84e+03               3.59e+03               6.94e+03    ( 33.9%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     1.09e+04 nW            4.01e+03 nW            5.57e+03 nW            2.05e+04 nW
Mode: mode1
Corner: cornerSS
Scenario: scenarioSS
Voltage: 1.08
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1nW
Leakage Power Unit   : 1nW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 6.34e+03 nW ( 70.3%)
  Net Switching Power    = 2.68e+03 nW ( 29.7%)
Total Dynamic Power      = 9.02e+03 nW (100.0%)

Cell Leakage Power       = 5.84e+01 nW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               3.12e-01               3.12e-01    (  0.0%)         
clock_network             4.80e+03               1.17e+03               2.75e+00               5.97e+03    ( 65.8%)        i
register                  6.96e+02               2.99e+02               1.94e+01               1.01e+03    ( 11.2%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             8.42e+02               1.21e+03               3.60e+01               2.09e+03    ( 23.0%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     6.34e+03 nW            2.68e+03 nW            5.84e+01 nW            9.08e+03 nW
1
