// Seed: 4081821927
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input reg id_1,
    input id_2
);
  reg id_3;
  always #(1 + id_2) begin
    if (id_2) id_3 <= id_1;
  end
  assign id_3 = 1'b0;
endmodule
