// Seed: 772152874
module module_0 (
    input tri1  id_0
    , id_6,
    input wire  id_1,
    input wor   id_2,
    input wire  id_3,
    input uwire id_4
);
  assign module_1.type_6 = 0;
  id_7(
      .id_0({1'b0, 1 & id_1}), .sum(id_2)
  );
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    inout wire id_2,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9
);
  wire id_11;
  wire id_12;
  nor primCall (id_1, id_0, id_2, id_9, id_12, id_7, id_3, id_11, id_4, id_8);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_8,
      id_8,
      id_6
  );
endmodule
