{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704892280345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704892280345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:11:20 2024 " "Processing started: Wed Jan 10 21:11:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704892280345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892280345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Led " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892280345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704892280836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704892280836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../.v/uart_rx.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T2MS t2ms smg.v(9) " "Verilog HDL Declaration information at smg.v(9): object \"T2MS\" differs only in case from object \"t2ms\" in the same scope" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/smg.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1704892287198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/smg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/smg.v" { { "Info" "ISGN_ENTITY_NAME" "1 smg " "Found entity 1: smg" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/smg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moduleRGB_Control.v(45) " "Verilog HDL information at moduleRGB_Control.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704892287201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/modulergb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/modulergb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 moduleRGB_Control " "Found entity 1: moduleRGB_Control" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../.v/TOP.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/rz_code.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/rz_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RZ_Code " "Found entity 1: RZ_Code" {  } { { "../.v/RZ_Code.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/RZ_Code.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unitn i/documents/project/fpga/course experiment/course experiment/.v/rgb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment/.v/rgb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Control " "Found entity 1: RGB_Control" {  } { { "../.v/RGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/RGB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704892287210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704892287263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "../.v/TOP.v" "uart_rx_inst" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/TOP.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704892287265 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(60) " "Verilog HDL assignment warning at uart_rx.v(60): truncated value with size 32 to match size of target (13)" {  } { { "../.v/uart_rx.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/uart_rx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704892287266 "|TOP|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(74) " "Verilog HDL assignment warning at uart_rx.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../.v/uart_rx.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/uart_rx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704892287266 "|TOP|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smg smg:smg_inst " "Elaborating entity \"smg\" for hierarchy \"smg:smg_inst\"" {  } { { "../.v/TOP.v" "smg_inst" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/TOP.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704892287267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 smg.v(24) " "Verilog HDL assignment warning at smg.v(24): truncated value with size 32 to match size of target (21)" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/smg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704892287268 "|TOP|smg:smg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduleRGB_Control moduleRGB_Control:moduleRGB_Control_inst0 " "Elaborating entity \"moduleRGB_Control\" for hierarchy \"moduleRGB_Control:moduleRGB_Control_inst0\"" {  } { { "../.v/TOP.v" "moduleRGB_Control_inst0" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/TOP.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704892287269 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode_1 moduleRGB_Control.v(131) " "Verilog HDL Always Construct warning at moduleRGB_Control.v(131): inferring latch(es) for variable \"mode_1\", which holds its previous value in one or more paths through the always construct" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704892287272 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "moduleRGB_Control.v(167) " "Verilog HDL Case Statement information at moduleRGB_Control.v(167): all case item expressions in this case statement are onehot" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1704892287273 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "moduleRGB_Control.v(292) " "Verilog HDL Case Statement information at moduleRGB_Control.v(292): all case item expressions in this case statement are onehot" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 292 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1704892287274 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "moduleRGB_Control.v(417) " "Verilog HDL Case Statement information at moduleRGB_Control.v(417): all case item expressions in this case statement are onehot" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 417 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1704892287276 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "moduleRGB_Control.v(542) " "Verilog HDL Case Statement information at moduleRGB_Control.v(542): all case item expressions in this case statement are onehot" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 542 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1704892287277 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 moduleRGB_Control.v(680) " "Verilog HDL assignment warning at moduleRGB_Control.v(680): truncated value with size 32 to match size of target (5)" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704892287280 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode_1\[0\] moduleRGB_Control.v(131) " "Inferred latch for \"mode_1\[0\]\" at moduleRGB_Control.v(131)" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287296 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode_1\[1\] moduleRGB_Control.v(131) " "Inferred latch for \"mode_1\[1\]\" at moduleRGB_Control.v(131)" {  } { { "../.v/moduleRGB_Control.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/moduleRGB_Control.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892287296 "|TOP|moduleRGB_Control:moduleRGB_Control_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RZ_Code RZ_Code:RZ_Code_inst1 " "Elaborating entity \"RZ_Code\" for hierarchy \"RZ_Code:RZ_Code_inst1\"" {  } { { "../.v/TOP.v" "RZ_Code_inst1" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/TOP.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704892287366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RZ_Code.v(62) " "Verilog HDL assignment warning at RZ_Code.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../.v/RZ_Code.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/RZ_Code.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704892287368 "|TOP|RZ_Code:RZ_Code_inst1"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/smg.v" 34 -1 0 } } { "../.v/smg.v" "" { Text "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/.v/smg.v" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704892288071 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704892288071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704892288390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704892289239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/quartus/output_files/Led.map.smsg " "Generated suppressed messages file D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment/quartus/output_files/Led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892289296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704892289413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704892289413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1191 " "Implemented 1191 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704892289501 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704892289501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1171 " "Implemented 1171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704892289501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704892289501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704892289525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:11:29 2024 " "Processing ended: Wed Jan 10 21:11:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704892289525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704892289525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704892289525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704892289525 ""}
