<module name="DEBUGSS0_DEBUG_CELL_ROM_SLV" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY1" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY1" offset="0x4" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x4097" description="4kB - MSMCv3 CSCTI Instance 1" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY2" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY2" offset="0x8" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x8193" description="4kB - MSMCv3 CSCTI Instance 2" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY3" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY3" offset="0xC" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x10241" description="4kB - MSMCv3 CSCTI Instance 3" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY4" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY4" offset="0x10" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x12289" description="4kB - MSMCv3 CSCTI Instance 4" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY5" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY5" offset="0x14" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x14337" description="4kB - MSMCv3 CSCTI Instance 5" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY6" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY6" offset="0x18" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x16385" description="4kB - MSMCv3 CSCTI Instance 6" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY7" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY7" offset="0x1C" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x18433" description="4kB - MSMCv3 CSCTI Instance 7" range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY8" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY8" offset="0x20" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x20481" description="256kB - Processor Cluster Instance 0 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY9" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY9" offset="0x24" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x22529" description="256kB - Processor Cluster Instance 1 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY10" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY10" offset="0x28" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x24577" description="256kB - Processor Cluster Instance 2 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY11" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY11" offset="0x2C" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x26625" description="256kB - Processor Cluster Instance 3 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY12" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY12" offset="0x30" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x28673" description="256kB - Processor Cluster Instance 4 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY13" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY13" offset="0x34" width="32" description="">
		<bitfield id="ID" width="31" begin="31" end="1" resetval="0x30721" description="256kB - Processor Cluster Instance 5 " range="31 - 1" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="0" end="0" resetval="0x0" description="Component present,1, or not present,0, status bit" range="0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_ENTRY14" acronym="DEBUG_CELL_ROM__SLV__REGS_ENTRY14" offset="0x50" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="End of table" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID4" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID4" offset="0xFD0" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID5" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID5" offset="0xFD4" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID6" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID6" offset="0xFD8" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID7" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID7" offset="0xFDC" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID0" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID0" offset="0xFE0" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x209" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID1" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID1" offset="0xFE4" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x126" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID2" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID2" offset="0xFE8" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x9" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_PERIPHID3" acronym="DEBUG_CELL_ROM__SLV__REGS_PERIPHID3" offset="0xFEC" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x0" description="Peripheral Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID0" acronym="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID0" offset="0xFF0" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x13" description="Component Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID1" acronym="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID1" offset="0xFF4" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x16" description="Component Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID2" acronym="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID2" offset="0xFF8" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x5" description="Component Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID3" acronym="DEBUG_CELL_ROM__SLV__REGS_COMPONENTID3" offset="0xFFC" width="32" description="">
		<bitfield id="ID" width="32" begin="31" end="0" resetval="0x177" description="Component Identification Number" range="31 - 0" rwaccess="R"/>
	</register>
</module>