$date
	Sun Jun 29 12:22:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_branch_predictor $end
$var wire 1 ! prediction $end
$var wire 32 " predicted_pc [31:0] $end
$var reg 1 # branch_taken $end
$var reg 32 $ branch_target [31:0] $end
$var reg 1 % clk $end
$var reg 32 & pc [31:0] $end
$var reg 1 ' reset $end
$scope module uut $end
$var wire 1 # branch_taken $end
$var wire 32 ( branch_target [31:0] $end
$var wire 1 % clk $end
$var wire 32 ) pc [31:0] $end
$var wire 1 ' reset $end
$var wire 32 * predicted_pc [31:0] $end
$var reg 1 ! prediction $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000000000 +
b100 *
b0 )
b0 (
1'
b0 &
0%
b0 $
0#
b100 "
0!
$end
#5000
b10000000000 +
1%
#10000
0%
#15000
b10000000000 +
1%
#20000
0%
#25000
b10000000000 +
1%
#30000
0%
#35000
b10000000000 +
1%
#40000
0%
#45000
b10000000000 +
1%
#50000
0%
#55000
b10000000000 +
1%
#60000
0%
#65000
b10000000000 +
1%
#70000
0%
#75000
b10000000000 +
1%
#80000
0%
#85000
b10000000000 +
1%
#90000
0%
#95000
b10000000000 +
1%
#100000
b1000000000100 "
b1000000000100 *
0%
b1000000000000 &
b1000000000000 )
0'
#105000
1%
#110000
0%
b1000001000000 $
b1000001000000 (
1#
#115000
1%
#120000
0%
0#
#125000
1%
#130000
0%
#135000
1%
#140000
0%
#145000
1%
#150000
0%
