{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1425867400706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1425867400716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 08 19:16:40 2015 " "Processing started: Sun Mar 08 19:16:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1425867400716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1425867400716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS141L -c CS141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1425867400716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1425867401755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile32x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile32x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile32x8 " "Found entity 1: regfile32x8" {  } { { "regfile32x8.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/regfile32x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141l.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141l.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141L " "Found entity 1: CS141L" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418971 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "alu.sv(11) " "Verilog HDL Event Control warning at alu.sv(11): event expression contains \"\|\" or \"\|\|\"" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 11 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1425867418987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionROM " "Found entity 1: instructionROM" {  } { { "instructionROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867418987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.sv 1 1 " "Found 1 design units, including 1 entities, in source file testpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(3) " "Verilog HDL Attribute warning at program_counter_logic.sv(3): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 3 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(4) " "Verilog HDL Attribute warning at program_counter_logic.sv(4): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 4 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(5) " "Verilog HDL Attribute warning at program_counter_logic.sv(5): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 5 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(6) " "Verilog HDL Attribute warning at program_counter_logic.sv(6): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 6 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(7) " "Verilog HDL Attribute warning at program_counter_logic.sv(7): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 7 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(8) " "Verilog HDL Attribute warning at program_counter_logic.sv(8): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 8 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(9) " "Verilog HDL Attribute warning at program_counter_logic.sv(9): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 9 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep program_counter_logic.sv(11) " "Verilog HDL Attribute warning at program_counter_logic.sv(11): overriding existing value for attribute \"keep\"" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 11 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter_logic " "Found entity 1: program_counter_logic" {  } { { "program_counter_logic.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/program_counter_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419003 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CS141Ldup.bdf " "Can't analyze file -- file CS141Ldup.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmoduledup.sv 1 1 " "Found 1 design units, including 1 entities, in source file testmoduledup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchdup " "Found entity 1: testbenchdup" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419018 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UNTAMPEREDCS141L.bdf " "Can't analyze file -- file UNTAMPEREDCS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419034 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UNTAMPERED2CS141L.bdf " "Can't analyze file -- file UNTAMPERED2CS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "aluTest.bdf " "Can't analyze file -- file aluTest.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419049 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 testerROM.sv(34) " "Verilog HDL Expression warning at testerROM.sv(34): truncated literal to match 8 bits" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1425867419065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testerrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file testerrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testerROM " "Found entity 1: testerROM" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionDecode " "Found entity 1: instructionDecode" {  } { { "instructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/instructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "datamem.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/datamem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram_with_init " "Found entity 1: single_port_ram_with_init" {  } { { "single_port_ram_with_init.v" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/single_port_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline0.sv 0 0 " "Found 0 design units, including 0 entities, in source file pipeline0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_REG " "Found entity 1: ID_REG" {  } { { "ID_REG.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ID_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file m_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_WB " "Found entity 1: M_WB" {  } { { "M_WB.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/M_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ALU " "Found entity 1: REG_ALU" {  } { { "REG_ALU.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/REG_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_M " "Found entity 1: ALU_M" {  } { { "ALU_M.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/ALU_M.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CS141L_bup.bdf " "Can't analyze file -- file CS141L_bup.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419128 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BACKUP_CS141L.bdf " "Can't analyze file -- file BACKUP_CS141L.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1425867419144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_instructiondecode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_instructiondecode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_instructionDecode " "Found entity 1: test_instructionDecode" {  } { { "test_instructionDecode.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/test_instructionDecode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs141lxx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cs141lxx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CS141Lxx " "Found entity 1: CS141Lxx" {  } { { "CS141Lxx.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141Lxx.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "newinstructiondecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file newinstructiondecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 newInstructionDecode " "Found entity 1: newInstructionDecode" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_26 testmodule.sv(62) " "Verilog HDL Implicit Net warning at testmodule.sv(62): created implicit net for \"SYNTHESIZED_WIRE_26\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_1 testmodule.sv(63) " "Verilog HDL Implicit Net warning at testmodule.sv(63): created implicit net for \"SYNTHESIZED_WIRE_1\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_2 testmodule.sv(64) " "Verilog HDL Implicit Net warning at testmodule.sv(64): created implicit net for \"SYNTHESIZED_WIRE_2\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_16 testmodule.sv(65) " "Verilog HDL Implicit Net warning at testmodule.sv(65): created implicit net for \"SYNTHESIZED_WIRE_16\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_3 testmodule.sv(69) " "Verilog HDL Implicit Net warning at testmodule.sv(69): created implicit net for \"SYNTHESIZED_WIRE_3\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_4 testmodule.sv(70) " "Verilog HDL Implicit Net warning at testmodule.sv(70): created implicit net for \"SYNTHESIZED_WIRE_4\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_5 testmodule.sv(71) " "Verilog HDL Implicit Net warning at testmodule.sv(71): created implicit net for \"SYNTHESIZED_WIRE_5\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_10 testmodule.sv(72) " "Verilog HDL Implicit Net warning at testmodule.sv(72): created implicit net for \"SYNTHESIZED_WIRE_10\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_27 testmodule.sv(76) " "Verilog HDL Implicit Net warning at testmodule.sv(76): created implicit net for \"SYNTHESIZED_WIRE_27\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_22 testmodule.sv(77) " "Verilog HDL Implicit Net warning at testmodule.sv(77): created implicit net for \"SYNTHESIZED_WIRE_22\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_8 testmodule.sv(80) " "Verilog HDL Implicit Net warning at testmodule.sv(80): created implicit net for \"SYNTHESIZED_WIRE_8\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmodule.sv(81) " "Verilog HDL Implicit Net warning at testmodule.sv(81): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction testmodule.sv(82) " "Verilog HDL Implicit Net warning at testmodule.sv(82): created implicit net for \"instruction\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_11 testmodule.sv(84) " "Verilog HDL Implicit Net warning at testmodule.sv(84): created implicit net for \"SYNTHESIZED_WIRE_11\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_18 testmodule.sv(85) " "Verilog HDL Implicit Net warning at testmodule.sv(85): created implicit net for \"SYNTHESIZED_WIRE_18\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_19 testmodule.sv(86) " "Verilog HDL Implicit Net warning at testmodule.sv(86): created implicit net for \"SYNTHESIZED_WIRE_19\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_20 testmodule.sv(87) " "Verilog HDL Implicit Net warning at testmodule.sv(87): created implicit net for \"SYNTHESIZED_WIRE_20\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_28 testmodule.sv(95) " "Verilog HDL Implicit Net warning at testmodule.sv(95): created implicit net for \"SYNTHESIZED_WIRE_28\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_9 testmodule.sv(100) " "Verilog HDL Implicit Net warning at testmodule.sv(100): created implicit net for \"SYNTHESIZED_WIRE_9\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_15 testmodule.sv(103) " "Verilog HDL Implicit Net warning at testmodule.sv(103): created implicit net for \"SYNTHESIZED_WIRE_15\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_23 testmodule.sv(104) " "Verilog HDL Implicit Net warning at testmodule.sv(104): created implicit net for \"SYNTHESIZED_WIRE_23\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_17 testmodule.sv(105) " "Verilog HDL Implicit Net warning at testmodule.sv(105): created implicit net for \"SYNTHESIZED_WIRE_17\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_25 testmodule.sv(119) " "Verilog HDL Implicit Net warning at testmodule.sv(119): created implicit net for \"SYNTHESIZED_WIRE_25\"" {  } { { "testmodule.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmodule.sv" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ovfl testmoduledup.sv(88) " "Verilog HDL Implicit Net warning at testmoduledup.sv(88): created implicit net for \"ovfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ltfl testmoduledup.sv(89) " "Verilog HDL Implicit Net warning at testmoduledup.sv(89): created implicit net for \"ltfl\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SYNTHESIZED_WIRE_7 testmoduledup.sv(90) " "Verilog HDL Implicit Net warning at testmoduledup.sv(90): created implicit net for \"SYNTHESIZED_WIRE_7\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res testmoduledup.sv(91) " "Verilog HDL Implicit Net warning at testmoduledup.sv(91): created implicit net for \"res\"" {  } { { "testmoduledup.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testmoduledup.sv" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(36) " "Verilog HDL Parameter Declaration warning at testerROM.sv(36): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(54) " "Verilog HDL Parameter Declaration warning at testerROM.sv(54): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(72) " "Verilog HDL Parameter Declaration warning at testerROM.sv(72): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testerROM testerROM.sv(75) " "Verilog HDL Parameter Declaration warning at testerROM.sv(75): Parameter Declaration in module \"testerROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "testerROM.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/testerROM.sv" 75 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1425867419175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CS141L " "Elaborating entity \"CS141L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1425867419364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst27 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst27\"" {  } { { "CS141L.bdf" "inst27" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 16 -944 -824 96 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867419411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst27 " "Elaborated megafunction instantiation \"21mux:inst27\"" {  } { { "CS141L.bdf" "" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 16 -944 -824 96 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newInstructionDecode newInstructionDecode:jhgjhgjhghjghjgjh " "Elaborating entity \"newInstructionDecode\" for hierarchy \"newInstructionDecode:jhgjhgjhghjghjgjh\"" {  } { { "CS141L.bdf" "jhgjhgjhghjghjgjh" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 256 496 768 560 "jhgjhgjhghjghjgjh" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1425867419411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_labelPassFlagOut newInstructionDecode.sv(72) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(72): object \"n_labelPassFlagOut\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867419411 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_readmem newInstructionDecode.sv(73) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(73): object \"n_readmem\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867419411 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_writemem newInstructionDecode.sv(74) " "Verilog HDL or VHDL warning at newInstructionDecode.sv(74): object \"n_writemem\" assigned a value but never read" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1425867419411 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 newInstructionDecode.sv(176) " "Verilog HDL assignment warning at newInstructionDecode.sv(176): truncated value with size 8 to match size of target (4)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1425867419411 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "outputPCResetFlag hlt newInstructionDecode.sv(494) " "Verilog HDL warning at newInstructionDecode.sv(494): variable outputPCResetFlag in static task or function hlt may have unintended latch behavior" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 494 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "haltFlag hlt newInstructionDecode.sv(495) " "Verilog HDL warning at newInstructionDecode.sv(495): variable haltFlag in static task or function hlt may have unintended latch behavior" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 495 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt newInstructionDecode.sv(169) " "Verilog HDL Always Construct warning at newInstructionDecode.sv(169): inferring latch(es) for variable \"rt\", which holds its previous value in one or more paths through the always construct" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "newInstructionDecode.sv(169) " "SystemVerilog RTL Coding error at newInstructionDecode.sv(169): always_comb construct does not infer purely combinational logic." {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "str.rd 0 newInstructionDecode.sv(361) " "Net \"str.rd\" at newInstructionDecode.sv(361) has no driver or initial value, using a default initial value '0'" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 361 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hlt.outputPCResetFlag 0 newInstructionDecode.sv(494) " "Net \"hlt.outputPCResetFlag\" at newInstructionDecode.sv(494) has no driver or initial value, using a default initial value '0'" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 494 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "hlt.haltFlag 0 newInstructionDecode.sv(495) " "Net \"hlt.haltFlag\" at newInstructionDecode.sv(495) has no driver or initial value, using a default initial value '0'" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 495 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "labelPassFlagOut newInstructionDecode.sv(21) " "Output port \"labelPassFlagOut\" at newInstructionDecode.sv(21) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "writemem newInstructionDecode.sv(22) " "Output port \"writemem\" at newInstructionDecode.sv(22) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readmem newInstructionDecode.sv(23) " "Output port \"readmem\" at newInstructionDecode.sv(23) has no driver" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[0\] newInstructionDecode.sv(169) " "Inferred latch for \"rt\[0\]\" at newInstructionDecode.sv(169)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[1\] newInstructionDecode.sv(169) " "Inferred latch for \"rt\[1\]\" at newInstructionDecode.sv(169)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[2\] newInstructionDecode.sv(169) " "Inferred latch for \"rt\[2\]\" at newInstructionDecode.sv(169)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt\[3\] newInstructionDecode.sv(169) " "Inferred latch for \"rt\[3\]\" at newInstructionDecode.sv(169)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hlt.haltFlag newInstructionDecode.sv(509) " "Inferred latch for \"hlt.haltFlag\" at newInstructionDecode.sv(509)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 509 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 "|CS141L|newInstructionDecode:jhgjhgjhghjghjgjh"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rt\[3\] newInstructionDecode.sv(261) " "Can't resolve multiple constant drivers for net \"rt\[3\]\" at newInstructionDecode.sv(261)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 261 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "newInstructionDecode.sv(169) " "Constant driver at newInstructionDecode.sv(169)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 169 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rt\[2\] newInstructionDecode.sv(261) " "Can't resolve multiple constant drivers for net \"rt\[2\]\" at newInstructionDecode.sv(261)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 261 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rt\[1\] newInstructionDecode.sv(261) " "Can't resolve multiple constant drivers for net \"rt\[1\]\" at newInstructionDecode.sv(261)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 261 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "rt\[0\] newInstructionDecode.sv(261) " "Can't resolve multiple constant drivers for net \"rt\[0\]\" at newInstructionDecode.sv(261)" {  } { { "newInstructionDecode.sv" "" { Text "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/newInstructionDecode.sv" 261 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "newInstructionDecode:jhgjhgjhghjghjgjh " "Can't elaborate user hierarchy \"newInstructionDecode:jhgjhgjhghjghjgjh\"" {  } { { "CS141L.bdf" "jhgjhgjhghjghjgjh" { Schematic "C:/Users/Minh/Documents/GitHub/CS141L/Project 4B Testing/CS141L.bdf" { { 256 496 768 560 "jhgjhgjhghjghjgjh" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1425867419427 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 60 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1425867419615 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 08 19:16:59 2015 " "Processing ended: Sun Mar 08 19:16:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1425867419615 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1425867419615 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1425867419615 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425867419615 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 60 s " "Quartus II Full Compilation was unsuccessful. 9 errors, 60 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1425867420256 ""}
