Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 05 00:01:09 2017
| Host         : ECE419-1WCVM02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DisplayController_LiveTest_timing_summary_routed.rpt -rpx DisplayController_LiveTest_timing_summary_routed.rpx
| Design       : DisplayController_LiveTest
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clkdiv/sclk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.994        0.000                      0                   31        0.307        0.000                      0                   31        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.994        0.000                      0                   31        0.307        0.000                      0                   31        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.084%)  route 3.140ns (77.916%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.506     9.227    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.124     9.351 r  clkdiv/q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.351    clkdiv/q_0[22]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.077    15.344    clkdiv/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.890ns (22.139%)  route 3.130ns (77.861%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.496     9.217    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.124     9.341 r  clkdiv/q[25]_i_1/O
                         net (fo=1, routed)           0.000     9.341    clkdiv/q_0[25]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.081    15.348    clkdiv/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.916ns (22.583%)  route 3.140ns (77.417%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.506     9.227    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.150     9.377 r  clkdiv/q[27]_i_1/O
                         net (fo=1, routed)           0.000     9.377    clkdiv/q_0[27]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.118    15.385    clkdiv/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.918ns (22.677%)  route 3.130ns (77.323%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.496     9.217    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I1_O)        0.152     9.369 r  clkdiv/q[28]_i_1/O
                         net (fo=1, routed)           0.000     9.369    clkdiv/q_0[28]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.118    15.385    clkdiv/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 0.890ns (22.398%)  route 3.084ns (77.602%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    clkdiv/clk_raw
    SLICE_X88Y80         FDRE                                         r  clkdiv/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  clkdiv/q_reg[14]/Q
                         net (fo=2, routed)           0.856     6.697    clkdiv/q[14]
    SLICE_X88Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.821 r  clkdiv/q[29]_i_9/O
                         net (fo=1, routed)           0.796     7.617    clkdiv/q[29]_i_9_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.741 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          1.432     9.172    clkdiv/q[29]_i_4_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I2_O)        0.124     9.296 r  clkdiv/q[26]_i_1/O
                         net (fo=1, routed)           0.000     9.296    clkdiv/q_0[26]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.079    15.346    clkdiv/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.919ns (22.960%)  route 3.084ns (77.040%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.720     5.323    clkdiv/clk_raw
    SLICE_X88Y80         FDRE                                         r  clkdiv/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 f  clkdiv/q_reg[14]/Q
                         net (fo=2, routed)           0.856     6.697    clkdiv/q[14]
    SLICE_X88Y80         LUT4 (Prop_lut4_I1_O)        0.124     6.821 r  clkdiv/q[29]_i_9/O
                         net (fo=1, routed)           0.796     7.617    clkdiv/q[29]_i_9_n_0
    SLICE_X88Y79         LUT5 (Prop_lut5_I4_O)        0.124     7.741 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          1.432     9.172    clkdiv/q[29]_i_4_n_0
    SLICE_X88Y83         LUT4 (Prop_lut4_I2_O)        0.153     9.325 r  clkdiv/q[29]_i_1/O
                         net (fo=1, routed)           0.000     9.325    clkdiv/q_0[29]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.605    15.028    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X88Y83         FDRE (Setup_fdre_C_D)        0.118    15.385    clkdiv/q_reg[29]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.890ns (22.986%)  route 2.982ns (77.014%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.348     9.069    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y82         LUT4 (Prop_lut4_I1_O)        0.124     9.193 r  clkdiv/q[23]_i_1/O
                         net (fo=1, routed)           0.000     9.193    clkdiv/q_0[23]
    SLICE_X88Y82         FDRE                                         r  clkdiv/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clkdiv/clk_raw
    SLICE_X88Y82         FDRE                                         r  clkdiv/q_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.077    15.343    clkdiv/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.916ns (23.499%)  route 2.982ns (76.501%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.718     5.321    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.518     5.839 f  clkdiv/q_reg[6]/Q
                         net (fo=2, routed)           0.811     6.650    clkdiv/q[6]
    SLICE_X86Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  clkdiv/q[29]_i_8/O
                         net (fo=1, routed)           0.823     7.597    clkdiv/q[29]_i_8_n_0
    SLICE_X88Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.721 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          1.348     9.069    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y82         LUT4 (Prop_lut4_I1_O)        0.150     9.219 r  clkdiv/q[24]_i_1/O
                         net (fo=1, routed)           0.000     9.219    clkdiv/q_0[24]
    SLICE_X88Y82         FDRE                                         r  clkdiv/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.604    15.027    clkdiv/clk_raw
    SLICE_X88Y82         FDRE                                         r  clkdiv/q_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.118    15.384    clkdiv/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.022ns (27.533%)  route 2.690ns (72.467%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.724     5.327    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.478     5.805 r  clkdiv/q_reg[29]/Q
                         net (fo=2, routed)           0.708     6.513    clkdiv/q[29]
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.296     6.809 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.423     7.232    clkdiv/q[29]_i_7_n_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.559     8.915    clkdiv/q[29]_i_2_n_0
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.124     9.039 r  clkdiv/q[1]_i_1/O
                         net (fo=1, routed)           0.000     9.039    clkdiv/q_0[1]
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.029    15.291    clkdiv/q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.022ns (27.541%)  route 2.689ns (72.459%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.724     5.327    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.478     5.805 r  clkdiv/q_reg[29]/Q
                         net (fo=2, routed)           0.708     6.513    clkdiv/q[29]
    SLICE_X88Y83         LUT6 (Prop_lut6_I1_O)        0.296     6.809 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.423     7.232    clkdiv/q[29]_i_7_n_0
    SLICE_X88Y81         LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.558     8.914    clkdiv/q[29]_i_2_n_0
    SLICE_X87Y78         LUT4 (Prop_lut4_I0_O)        0.124     9.038 r  clkdiv/q[7]_i_1/O
                         net (fo=1, routed)           0.000     9.038    clkdiv/q_0[7]
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.600    15.023    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[7]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X87Y78         FDRE (Setup_fdre_C_D)        0.031    15.293    clkdiv/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clkdiv/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.230ns (55.577%)  route 0.184ns (44.423%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  clkdiv/sclk_reg/Q
                         net (fo=4, routed)           0.184     1.828    clkdiv/CLK
    SLICE_X87Y78         LUT4 (Prop_lut4_I3_O)        0.102     1.930 r  clkdiv/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.930    clkdiv/sclk_i_1_n_0
    SLICE_X87Y78         FDRE                                         r  clkdiv/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/sclk_reg/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.107     1.623    clkdiv/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.995%)  route 0.247ns (57.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           0.247     1.904    clkdiv/q[0]
    SLICE_X87Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.949 r  clkdiv/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.949    clkdiv/q_0[0]
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    clkdiv/clk_raw
    SLICE_X87Y78         FDRE                                         r  clkdiv/q_reg[0]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X87Y78         FDRE (Hold_fdre_C_D)         0.092     1.608    clkdiv/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.296ns (54.666%)  route 0.245ns (45.334%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  clkdiv/q_reg[5]/Q
                         net (fo=2, routed)           0.098     1.763    clkdiv/q[5]
    SLICE_X88Y78         LUT5 (Prop_lut5_I1_O)        0.099     1.862 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          0.147     2.009    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.049     2.058 r  clkdiv/q[9]_i_1/O
                         net (fo=1, routed)           0.000     2.058    clkdiv/q_0[9]
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[9]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.131     1.647    clkdiv/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.292ns (54.329%)  route 0.245ns (45.671%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.597     1.516    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.148     1.664 r  clkdiv/q_reg[5]/Q
                         net (fo=2, routed)           0.098     1.763    clkdiv/q[5]
    SLICE_X88Y78         LUT5 (Prop_lut5_I1_O)        0.099     1.862 r  clkdiv/q[29]_i_3/O
                         net (fo=30, routed)          0.147     2.009    clkdiv/q[29]_i_3_n_0
    SLICE_X88Y78         LUT4 (Prop_lut4_I1_O)        0.045     2.054 r  clkdiv/q[6]_i_1/O
                         net (fo=1, routed)           0.000     2.054    clkdiv/q_0[6]
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.867     2.032    clkdiv/clk_raw
    SLICE_X88Y78         FDRE                                         r  clkdiv/q_reg[6]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.121     1.637    clkdiv/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.256ns (44.058%)  route 0.325ns (55.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clkdiv/q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.807    clkdiv/q[10]
    SLICE_X88Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          0.199     2.051    clkdiv/q[29]_i_4_n_0
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.047     2.098 r  clkdiv/q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.098    clkdiv/q_0[20]
    SLICE_X88Y81         FDRE                                         r  clkdiv/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    clkdiv/clk_raw
    SLICE_X88Y81         FDRE                                         r  clkdiv/q_reg[20]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.131     1.664    clkdiv/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.865%)  route 0.325ns (56.135%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clkdiv/q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.807    clkdiv/q[10]
    SLICE_X88Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          0.199     2.051    clkdiv/q[29]_i_4_n_0
    SLICE_X88Y81         LUT4 (Prop_lut4_I2_O)        0.045     2.096 r  clkdiv/q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.096    clkdiv/q_0[19]
    SLICE_X88Y81         FDRE                                         r  clkdiv/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.870     2.035    clkdiv/clk_raw
    SLICE_X88Y81         FDRE                                         r  clkdiv/q_reg[19]/C
                         clock pessimism             -0.501     1.533    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.121     1.654    clkdiv/q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.257ns (41.710%)  route 0.359ns (58.290%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clkdiv/q_reg[10]/Q
                         net (fo=2, routed)           0.126     1.807    clkdiv/q[10]
    SLICE_X88Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          0.233     2.085    clkdiv/q[29]_i_4_n_0
    SLICE_X88Y79         LUT4 (Prop_lut4_I2_O)        0.048     2.133 r  clkdiv/q[13]_i_1/O
                         net (fo=1, routed)           0.000     2.133    clkdiv/q_0[13]
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[13]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.131     1.648    clkdiv/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.691%)  route 0.227ns (37.309%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.602     1.521    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  clkdiv/q_reg[26]/Q
                         net (fo=2, routed)           0.061     1.747    clkdiv/q[26]
    SLICE_X89Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.857 r  clkdiv/q_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.166     2.022    clkdiv/q_reg[28]_i_2_n_6
    SLICE_X88Y83         LUT4 (Prop_lut4_I3_O)        0.107     2.129 r  clkdiv/q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.129    clkdiv/q_0[26]
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.872     2.037    clkdiv/clk_raw
    SLICE_X88Y83         FDRE                                         r  clkdiv/q_reg[26]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.121     1.642    clkdiv/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.599     1.518    clkdiv/clk_raw
    SLICE_X88Y80         FDRE                                         r  clkdiv/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clkdiv/q_reg[15]/Q
                         net (fo=2, routed)           0.060     1.742    clkdiv/q[15]
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  clkdiv/q_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.020    clkdiv/q_reg[16]_i_2_n_5
    SLICE_X88Y80         LUT4 (Prop_lut4_I3_O)        0.108     2.128 r  clkdiv/q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.128    clkdiv/q_0[15]
    SLICE_X88Y80         FDRE                                         r  clkdiv/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.869     2.034    clkdiv/clk_raw
    SLICE_X88Y80         FDRE                                         r  clkdiv/q_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.639    clkdiv/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.383ns (62.869%)  route 0.226ns (37.131%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.598     1.517    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  clkdiv/q_reg[11]/Q
                         net (fo=2, routed)           0.060     1.741    clkdiv/q[11]
    SLICE_X89Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  clkdiv/q_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166     2.019    clkdiv/q_reg[12]_i_2_n_5
    SLICE_X88Y79         LUT4 (Prop_lut4_I3_O)        0.108     2.127 r  clkdiv/q[11]_i_1/O
                         net (fo=1, routed)           0.000     2.127    clkdiv/q_0[11]
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.868     2.033    clkdiv/clk_raw
    SLICE_X88Y79         FDRE                                         r  clkdiv/q_reg[11]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X88Y79         FDRE (Hold_fdre_C_D)         0.121     1.638    clkdiv/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_raw }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_raw_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y78    clkdiv/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    clkdiv/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    clkdiv/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    clkdiv/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    clkdiv/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    clkdiv/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    clkdiv/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    clkdiv/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y80    clkdiv/q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clkdiv/q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clkdiv/q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clkdiv/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y79    clkdiv/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    clkdiv/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    clkdiv/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    clkdiv/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    clkdiv/q_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y78    clkdiv/q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y78    clkdiv/q_reg[9]/C



