{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747241833618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747241833624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 13:57:13 2025 " "Processing started: Wed May 14 13:57:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747241833624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241833624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB04_MAQUINA_DE_ESTADO -c LAB04_MAQUINA_DE_ESTADO " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB04_MAQUINA_DE_ESTADO -c LAB04_MAQUINA_DE_ESTADO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241833624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747241834109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747241834109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/guiga/onedrive/햞ea de trabalho/timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/guiga/onedrive/햞ea de trabalho/timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "../../Users/guiga/OneDrive/햞ea de Trabalho/Timing_Reference.vhd" "" { Text "C:/Users/guiga/OneDrive/햞ea de Trabalho/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "../../Users/guiga/OneDrive/햞ea de Trabalho/Timing_Reference.vhd" "" { Text "C:/Users/guiga/OneDrive/햞ea de Trabalho/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab2/lab02__restored/multiplex.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab2/lab02__restored/multiplex.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEX " "Found entity 1: MULTIPLEX" {  } { { "../../LAB2/LAB02__restored/MULTIPLEX.bdf" "" { Schematic "C:/LAB2/LAB02__restored/MULTIPLEX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab2/lab02__restored/mulplex4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab2/lab02__restored/mulplex4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULPLEX4 " "Found entity 1: MULPLEX4" {  } { { "../../LAB2/LAB02__restored/MULPLEX4.bdf" "" { Schematic "C:/LAB2/LAB02__restored/MULPLEX4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetoscd/lab03/reg_paralelo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /projetoscd/lab03/reg_paralelo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG_PARALELO " "Found entity 1: REG_PARALELO" {  } { { "../LAB03/REG_PARALELO.bdf" "" { Schematic "C:/ProjetosCD/LAB03/REG_PARALELO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetoscd/lab03/output_files/led7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetoscd/lab03/output_files/led7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED7SEG_VHDL-GATE_LEVEL " "Found design unit 1: LED7SEG_VHDL-GATE_LEVEL" {  } { { "../LAB03/output_files/LED7SEG.vhd" "" { Text "C:/ProjetosCD/LAB03/output_files/LED7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844029 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_VHDL " "Found entity 1: LED7SEG_VHDL" {  } { { "../LAB03/output_files/LED7SEG.vhd" "" { Text "C:/ProjetosCD/LAB03/output_files/LED7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab03/soma4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab03/soma4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA4BITS " "Found entity 1: SOMA4BITS" {  } { { "../../LAB03/SOMA4BITS.bdf" "" { Schematic "C:/LAB03/SOMA4BITS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab03/soma1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /lab03/soma1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SOMA1BIT " "Found entity 1: SOMA1BIT" {  } { { "../../LAB03/SOMA1BIT.bdf" "" { Schematic "C:/LAB03/SOMA1BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file j1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAQESTADO-Behavioral " "Found design unit 1: MAQESTADO-Behavioral" {  } { { "J1.vhd" "" { Text "C:/ProjetosCD/LAB04/J1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844030 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAQESTADO " "Found entity 1: MAQESTADO" {  } { { "J1.vhd" "" { Text "C:/ProjetosCD/LAB04/J1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04_maquina_de_estado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab04_maquina_de_estado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB04_MAQUINA_DE_ESTADO " "Found entity 1: LAB04_MAQUINA_DE_ESTADO" {  } { { "LAB04_MAQUINA_DE_ESTADO.bdf" "" { Schematic "C:/ProjetosCD/LAB04/LAB04_MAQUINA_DE_ESTADO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747241844041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241844041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB04_MAQUINA_DE_ESTADO " "Elaborating entity \"LAB04_MAQUINA_DE_ESTADO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747241844073 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "LAB04_MAQUINA_DE_ESTADO.bdf" "" { Schematic "C:/ProjetosCD/LAB04/LAB04_MAQUINA_DE_ESTADO.bdf" { { 584 1008 1056 616 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1747241844104 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC VCC2 " "Primitive \"VCC\" of instance \"VCC2\" not used" {  } { { "LAB04_MAQUINA_DE_ESTADO.bdf" "" { Schematic "C:/ProjetosCD/LAB04/LAB04_MAQUINA_DE_ESTADO.bdf" { { 288 248 280 304 "VCC2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1747241844104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7SEG_VHDL LED7SEG_VHDL:SDFDSFSDFDS " "Elaborating entity \"LED7SEG_VHDL\" for hierarchy \"LED7SEG_VHDL:SDFDSFSDFDS\"" {  } { { "LAB04_MAQUINA_DE_ESTADO.bdf" "SDFDSFSDFDS" { Schematic "C:/ProjetosCD/LAB04/LAB04_MAQUINA_DE_ESTADO.bdf" { { -16 1248 1368 160 "SDFDSFSDFDS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747241844114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAQESTADO MAQESTADO:MUX " "Elaborating entity \"MAQESTADO\" for hierarchy \"MAQESTADO:MUX\"" {  } { { "LAB04_MAQUINA_DE_ESTADO.bdf" "MUX" { Schematic "C:/ProjetosCD/LAB04/LAB04_MAQUINA_DE_ESTADO.bdf" { { 456 1048 1176 632 "MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747241844118 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747241844657 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747241845095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747241845095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747241845130 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747241845130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747241845130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747241845130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747241845136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 13:57:25 2025 " "Processing ended: Wed May 14 13:57:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747241845136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747241845136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747241845136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747241845136 ""}
