
*** Running vivado
    with args -log project.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source project.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 425.609 ; gain = 125.883
Command: synth_design -top project -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11672 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 688.637 ; gain = 238.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:40]
INFO: [Synth 8-3491] module 'model_0' declared at 'C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_0.vhd:34' bound to instance 'M0' of component 'model_0' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:68]
INFO: [Synth 8-638] synthesizing module 'model_0' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_0.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'model_0' (1#1) [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_0.vhd:39]
INFO: [Synth 8-3491] module 'model_1' declared at 'C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_1.vhd:34' bound to instance 'M1' of component 'model_1' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:69]
INFO: [Synth 8-638] synthesizing module 'model_1' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'model_1' (2#1) [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_1.vhd:41]
INFO: [Synth 8-3491] module 'model_2' declared at 'C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_2.vhd:34' bound to instance 'M2' of component 'model_2' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:70]
INFO: [Synth 8-638] synthesizing module 'model_2' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'model_2' (3#1) [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_2.vhd:41]
INFO: [Synth 8-3491] module 'model_3' declared at 'C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_3.vhd:34' bound to instance 'M3' of component 'model_3' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:71]
INFO: [Synth 8-638] synthesizing module 'model_3' [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'model_3' (4#1) [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/model_3.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'project' (5#1) [C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.srcs/sources_1/new/project.vhd:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 760.977 ; gain = 310.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.977 ; gain = 310.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.977 ; gain = 310.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 760.977 ; gain = 310.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1082.387 ; gain = 631.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT6 |     1|
|2     |IBUF |     6|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1087.852 ; gain = 637.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1099.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1209.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 1209.020 ; gain = 783.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1209.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/E.D/AppData/Roaming/Xilinx/Vivado/lab_project_1/lab_project_1.runs/synth_1/project.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_utilization_synth.rpt -pb project_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 17 22:44:29 2020...
