{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665704207040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665704207041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 20:36:46 2022 " "Processing started: Thu Oct 13 20:36:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665704207041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665704207041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aula2Atividade -c Aula2Atividade " "Command: quartus_sta Aula2Atividade -c Aula2Atividade" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665704207041 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665704207276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665704208560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665704208560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704208646 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704208646 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665704209500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula2Atividade.sdc " "Synopsys Design Constraints File file not found: 'Aula2Atividade.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665704209557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704209558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665704209561 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registradorGenerico:PC\|DOUT\[0\] registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name registradorGenerico:PC\|DOUT\[0\] registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665704209561 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665704209561 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~1  from: dataf  to: combout " "Cell: ROM1\|memROM~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataf  to: combout " "Cell: ROM1\|memROM~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~5  from: datac  to: combout " "Cell: ROM1\|memROM~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704209565 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665704209565 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665704209568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665704209569 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665704209573 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665704209607 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665704209709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665704209709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.179 " "Worst-case setup slack is -17.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.179            -135.417 registradorGenerico:PC\|DOUT\[0\]  " "  -17.179            -135.417 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.113           -1114.084 KEY\[0\]  " "  -14.113           -1114.084 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704209712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.278 " "Worst-case hold slack is -6.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.278            -561.738 KEY\[0\]  " "   -6.278            -561.738 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.359              -8.266 registradorGenerico:PC\|DOUT\[0\]  " "   -1.359              -8.266 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704209728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704209749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704209757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.296 " "Worst-case minimum pulse width slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -70.958 registradorGenerico:PC\|DOUT\[0\]  " "   -1.296             -70.958 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -134.490 KEY\[0\]  " "   -0.538            -134.490 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704209762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704209762 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665704209827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665704210015 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665704213407 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~1  from: dataf  to: combout " "Cell: ROM1\|memROM~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataf  to: combout " "Cell: ROM1\|memROM~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~5  from: datac  to: combout " "Cell: ROM1\|memROM~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704213544 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665704213544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665704213545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665704213565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665704213565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.119 " "Worst-case setup slack is -17.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.119            -134.699 registradorGenerico:PC\|DOUT\[0\]  " "  -17.119            -134.699 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.602           -1085.909 KEY\[0\]  " "  -13.602           -1085.909 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704213569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.247 " "Worst-case hold slack is -6.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.247            -574.213 KEY\[0\]  " "   -6.247            -574.213 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.425              -9.376 registradorGenerico:PC\|DOUT\[0\]  " "   -1.425              -9.376 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704213580 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704213586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704213590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.310 " "Worst-case minimum pulse width slack is -1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310             -72.650 registradorGenerico:PC\|DOUT\[0\]  " "   -1.310             -72.650 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -125.626 KEY\[0\]  " "   -0.538            -125.626 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704213594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704213594 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665704213700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665704214077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665704216882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~1  from: dataf  to: combout " "Cell: ROM1\|memROM~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataf  to: combout " "Cell: ROM1\|memROM~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~5  from: datac  to: combout " "Cell: ROM1\|memROM~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217075 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665704217075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665704217076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665704217088 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665704217088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.495 " "Worst-case setup slack is -8.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.495             -66.970 registradorGenerico:PC\|DOUT\[0\]  " "   -8.495             -66.970 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.010            -561.125 KEY\[0\]  " "   -8.010            -561.125 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.012 " "Worst-case hold slack is -3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012            -266.298 KEY\[0\]  " "   -3.012            -266.298 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -3.158 registradorGenerico:PC\|DOUT\[0\]  " "   -0.706              -3.158 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704217120 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704217143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.577 " "Worst-case minimum pulse width slack is -0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577            -105.687 KEY\[0\]  " "   -0.577            -105.687 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407             -14.227 registradorGenerico:PC\|DOUT\[0\]  " "   -0.407             -14.227 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217148 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665704217208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~1  from: dataf  to: combout " "Cell: ROM1\|memROM~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~4  from: dataf  to: combout " "Cell: ROM1\|memROM~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ROM1\|memROM~5  from: datac  to: combout " "Cell: ROM1\|memROM~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout " "Cell: decoderInstru\|saida\[3\]~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout " "Cell: decoderInstru\|saida\[4\]~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665704217689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665704217689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665704217690 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665704217699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665704217699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.870 " "Worst-case setup slack is -7.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.870             -61.641 registradorGenerico:PC\|DOUT\[0\]  " "   -7.870             -61.641 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.947            -481.693 KEY\[0\]  " "   -6.947            -481.693 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.938 " "Worst-case hold slack is -2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938            -272.613 KEY\[0\]  " "   -2.938            -272.613 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651              -3.086 registradorGenerico:PC\|DOUT\[0\]  " "   -0.651              -3.086 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704217750 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1665704217783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.608 " "Worst-case minimum pulse width slack is -0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.608            -115.268 KEY\[0\]  " "   -0.608            -115.268 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312             -10.238 registradorGenerico:PC\|DOUT\[0\]  " "   -0.312             -10.238 registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665704217787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665704217787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665704223211 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665704223212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5085 " "Peak virtual memory: 5085 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665704223358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 20:37:03 2022 " "Processing ended: Thu Oct 13 20:37:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665704223358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665704223358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665704223358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665704223358 ""}
