// åˆ©ç”¨å¾—åˆ°çš„æ•°æ®è¿›è¡Œè¿ç®? å°±æ˜¯ ALU
`include "defines.v"
module ex(
         input wire rst,
         // è¯‘ç é˜¶æ®µé€åˆ°æ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
         input
         wire[`AluOpBus]     aluop_i,
         wire[`AluSelBus]    alusel_i,
         wire[`RegBus]       reg1_i,
         wire[`RegBus]       reg2_i,
         wire[`RegAddrBus]   wd_i,
         input wire                wreg_i,

         // HILO
         wire[`RegBus] hi_i,
         wire[`RegBus] lo_i,

         // å›å†™é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†? HI\LOï¼Œç”¨äºæ£€æµ‹æ•°æ®ç›¸å…³é—®é¢?
         wire[`RegBus] wb_hi_i,
         wire[`RegBus] wb_lo_i,
         input wire          wb_whilo_i,
         // è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†? HI\LOï¼Œç”¨äºæ£€æµ‹æ•°æ®ç›¸å…³é—®é¢?
         wire[`RegBus] mem_hi_i,
         wire[`RegBus] mem_lo_i,
         input wire          mem_whilo_i,

         // ç¬¬ä¸€ä¸ªæ‰§è¡Œå‘¨æœŸå¾—åˆ°çš„ä¹˜æ³•ç»“æœ
         wire[`DoubleRegBus] hilo_temp_i,
         // å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„ç¬¬å‡ ä¸ªæ—¶é’Ÿå‘¨æœŸ
         wire[1:0]   cnt_i,

         // æ¥è‡ªé™¤æ³•æ¨¡å—çš„è¾“å…?
         wire[`DoubleRegBus] div_result_i,
         input wire                 div_ready_i,
         
         //??????????????
         wire[`DoubleRegBus] mul_result_i,
         input wire mul_ready_i,

         // å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦ä½äºå»¶è¿Ÿæ§½
         wire is_in_delayslot_i,
         // å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„è½¬ç§»æŒ‡ä»¤è¦ä¿å­˜çš„è¿”å›åœ°å?
         wire[`RegBus]        link_address_i,
         // æ–°å¢è¾“å…¥æ¥å£ inst_i, å…¶å?¼å°±æ˜¯å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»¤
         wire[`RegBus]  inst_i,

         // è®¿å­˜é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†? CP0 ä¸­çš„å¯„å­˜å™¨ï¼Œç”¨æ¥æ£?æµ‹æ•°æ®ç›¸å…?
         input wire           mem_cp0_reg_we,
         wire[4:0]       mem_cp0_reg_write_addr,
         wire[`RegBus]    mem_cp0_reg_data,

         // å›å†™é˜¶æ®µçš„æŒ‡ä»¤æ˜¯å¦è¦å†? CP0 ä¸­çš„å¯„å­˜å™¨ï¼Œæ£?æµ‹æ•°æ®ç›¸å…?
         input wire         wb_cp0_reg_we,
         wire[4:0]    wb_cp0_reg_write_addr,
         wire[`RegBus]    wb_cp0_reg_data,

         // ä¸? CP0 ç›´æ¥ç›¸è¿ï¼Œç”¨äºè¯»å–å…¶ä¸­æŒ‡å®šå¯„å­˜å™¨çš„å??
         wire[`RegBus]  cp0_reg_data_i,

         // å¼‚å¸¸
         wire[31:0]           excepttype_i,
         wire[`RegBus]        current_inst_address_i,
         output reg[4:0]      cp0_reg_read_addr_o,

         // å‘æµæ°´çº¿ä¸‹ä¸€çº§ä¼ é€’ï¼Œç”¨äºå†? CP0 ä¸­çš„æŒ‡å®šå¯„å­˜å™?
         output reg           cp0_reg_we_o,
         output reg[4:0]      cp0_reg_write_addr_o,
         output reg[`RegBus]  cp0_reg_data_o,


         // æ‰§è¡Œç»“æœ
         output
         reg[`RegAddrBus]    wd_o,
         output reg           wreg_o,
         reg[`RegBus]        wdata_o,

         // å¤„äºæ‰§è¡Œé˜¶æ®µçš„æŒ‡ä»¤å¯¹ HI\LO å¯„å­˜å™¨çš„å†™æ“ä½œè¯·æ±?
         reg[`RegBus]        hi_o,
         reg[`RegBus]        lo_o,
         output reg          whilo_o,
         // ä¿å­˜é€»è¾‘è¿ç®—çš„ç»“æ?
         //    reg[`RegBus]        logicout

         // ç¬¬ä¸€ä¸ªæ‰§è¡Œå‘¨æœŸå¾—åˆ°çš„ä¹˜æ³•ç»“æœ
        //  reg[`DoubleRegBus] hilo_temp_o,
         // å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µçš„ç¬¬å‡ ä¸ªæ—¶é’Ÿå‘¨æœŸ
        //  reg[1:0]             cnt_o,

         //    TO CTRL
         output reg stallreq,

         // åˆ°é™¤æ³•æ¨¡å—çš„è¾“å‡º
         reg[`RegBus]    div_opdata1_o,
         reg[`RegBus]    div_opdata2_o,
         output reg      div_start_o,
         reg             signed_div_o,
         
         reg[`RegBus] mul_opdata1_o,
         reg[`RegBus] mul_opdata2_o,
         output reg mul_start_o,
         reg signed_mul_o,

         // ä¸ºåŠ è½½ã?å­˜å‚¨æŒ‡ä»?
         wire[`AluOpBus]     aluop_o,
         wire[`RegBus]       mem_addr_o,
         wire[`RegBus]       reg2_o,

         // å¼‚å¸¸
         wire[31:0]           excepttype_o,
         output wire          is_in_delayslot_o,
         wire[`RegBus]        current_inst_address_o
       );

// ???
reg[`RegBus] logicout;
reg[`RegBus] shiftres;
reg[`RegBus] moveres;
reg[`RegBus] HI;
reg[`RegBus] LO;

// æ˜¯å¦ç”±äºé™¤æ³•è¿ç®—å¯¼è‡´æµæ°´çº¿æš‚å?
reg stallreq_for_div;
reg stallreq_for_mul;

// NEW
wire    ov_sum;         // ä¿å­˜æº¢å‡ºæƒ…å†µ
wire    reg1_eq_reg2;   // if reg1 == reg2
wire    reg1_lt_reg2;   // if reg1 < reg2
reg[`RegBus]    arithmeticres;  // ä¿å­˜ç®—æ•°è¿ç®—ç»“æœ
wire[`RegBus]   reg2_i_mux;     // ä¿å­˜è¾“å…¥çš„ç¬¬äºŒä¸ªæ“ä½œæ•? reg2_i çš„è¡¥ç ?
wire[`RegBus]   reg1_i_not;     // è¾“å…¥çš„ç¬¬ä¸?ä¸ªæ“ä½œæ•° reg1_i å–ååçš„å€?
wire[`RegBus]   result_sum;     // ä¿å­˜åŠ æ³•ç»“æœ
wire[`RegBus]   opdata1_mult;   // ä¹˜æ³•æ“ä½œä¸­çš„è¢«ä¹˜æ•?
wire[`RegBus]   opdata2_mult;   // ä¹˜æ³•æ“ä½œä¸­çš„ä¹˜æ•°
wire[`DoubleRegBus] hilo_temp;  // ä¸´æ—¶ä¿å­˜æˆå‘ç»“æœï¼Œå®½åº¦ä¸º 64 ä½?
// reg[`DoubleRegBus] hilo_temp1;
// reg             stallreq_for_madd_msub;
reg[`DoubleRegBus] mulres;     // ä¿å­˜ä¹˜æ³•ç»“æœ

// // æ˜¯å¦æœ‰è‡ªé™·å¼‚å¸?
// reg trapassert;
// // æ˜¯å¦æœ‰æº¢å‡ºå¼‚å¸?
// reg ovassert;

// è¯¥é˜¶æ®µäº§ç”Ÿçš„å¼‚å¸¸
reg[`RegBus] excepttype_cur_stage = 32'b0;

// æ‰§è¡Œé˜¶æ®µè¾“å‡ºçš„å¼‚å¸¸ä¿¡æ¯å°±æ˜¯è¯‘ç é˜¶æ®µçš„å¼‚å¸¸ä¿¡æ¯åŠ ä¸Šè‡ªé™·å¼‚å¸¸ã€æº¢å‡ºå¼‚å¸¸çš„ä¿¡æ¯ï¼?
// å…¶ä¸­ç¬? 10bit è¡¨ç¤ºè‡ªé™·ï¼?11bit è¡¨ç¤ºæº¢å‡º
// assign excepttype_o = {excepttype_i[31:12], ovassert, trapassert, excepttype_i[10:8], 7'b0000_000};
assign excepttype_o = excepttype_cur_stage | excepttype_i;

// å½“å‰æŒ‡ä»¤æ˜¯å¦åœ¨å»¶è¿Ÿæ§½ä¸?
assign is_in_delayslot_o = is_in_delayslot_i;

// å½“å‰å¤„äºæ‰§è¡Œé˜¶æ®µæŒ‡ä»¤çš„åœ°å?
assign current_inst_address_o = current_inst_address_i;

// aluop_o ä¼šä¼ é€’åˆ°è®¿å­˜é˜¶æ®µï¼Œå±Šæ—¶å°†åˆ©ç”¨å…¶ç¡®å®šåŠ è½½ã?å­˜å‚¨ç±»å?
assign aluop_o = aluop_i;

// mem_addr_o ä¼šä¼ é€’åˆ°è®¿å­˜é˜¶æ®µï¼Œæ˜¯åŠ è½½ã€å­˜å‚¨æŒ‡ä»¤å¯¹åº”çš„å­˜å‚¨å™¨åœ°å?ï¼Œæ­¤å¤„çš„ reg1_i
// å°±æ˜¯åŠ è½½ã€å­˜å‚¨æŒ‡ä»¤ä¸­åœ°å€ä¸? base çš„é?šç”¨å¯„å­˜å™¨çš„å€¼ï¼Œinst_i[15:0] å°±æ˜¯æŒ‡ä»¤ä¸­çš„
// offsetã€‚é?šè¿‡ mem_addr_o çš„è®¡ç®—ï¼Œè¯»è?…ä¹Ÿå¯ä»¥æ˜ç™½ä¸ºä½•è¦åœ¨è¯‘ç é˜¶æ®µ ID æ¨¡å—æ–°å¢è¾“å‡ºæ¥å£ inst_o

// è®¡ç®—å®Œæˆåï¼Œè¿˜éœ€è¦æ£€æŸ¥åœ°å?æ˜¯å¦æŒ‰ç…§è¦æ±‚å¯¹é½ï¼Œå¦åˆ™è¦æŠ›å‡ºå¼‚å¸¸ã€?
assign mem_addr_o = reg1_i + {{16{inst_i[15]}},inst_i[15:0]};

// reg2_i æ˜¯å­˜å‚¨æŒ‡ä»¤è¦å­˜å‚¨çš„æ•°æ®ï¼Œæˆ–è?? lwl\lwr æŒ‡ä»¤è¦åŠ è½½åˆ°çš„ç›®çš„å¯„å­˜å™¨çš„åŸå§‹å?¼ï¼Œ
// å°†è¯¥å€¼é?šè¿‡ reg2_o æ¥å£ä¼ é?’åˆ°è®¿å­˜é˜¶æ®µ
assign reg2_o = reg2_i;

// é¢„è®¡ç®?

assign reg2_i_mux = ((aluop_i == `EXE_SUB_OP) ||
                     (aluop_i == `EXE_SUBU_OP) ||
                     (aluop_i == `EXE_SLT_OP) ||
                     (aluop_i == `EXE_TLT_OP) ||
                     (aluop_i == `EXE_TLTI_OP)||
                     (aluop_i == `EXE_TGE_OP)||
                     (aluop_i == `EXE_TGEI_OP)
                    ) ? (~reg2_i) + 1 : reg2_i;

assign result_sum = reg1_i + reg2_i_mux;

// æ˜¯å¦æº¢å‡º
assign ov_sum = ((!reg1_i[31] && !reg2_i_mux[31]) && result_sum[31]) || ((reg1_i[31] && reg2_i_mux[31]) && (!result_sum[31]));

assign reg1_lt_reg2 = ((aluop_i== `EXE_SLT_OP) ||
                       (aluop_i== `EXE_TLT_OP)||
                       (aluop_i== `EXE_TLTI_OP)||
                       (aluop_i== `EXE_TGE_OP)||
                       (aluop_i== `EXE_TGEI_OP)
                      )? ((reg1_i[31] && !reg2_i[31]) || (!reg1_i[31] && !reg2_i[31] && result_sum[31])||(reg1_i[31] && reg2_i[31] && result_sum[31])):(reg1_i < reg2_i);

assign reg1_eq_reg2 = reg1_i == reg2_i;
assign reg1_i_not = ~reg1_i;

// ç»? arithmeticres å˜é‡èµ‹å??
always @(*)
  begin
    if (rst == `RstEnable)
      begin
        arithmeticres = `ZeroWord;
      end
    else
      begin
        case (aluop_i)
          `EXE_SLT_OP, `EXE_SLTU_OP:
            arithmeticres = {{31{1'b0}},reg1_lt_reg2};
          `EXE_ADD_OP, `EXE_ADDU_OP, `EXE_ADDI_OP, `EXE_ADDIU_OP,`EXE_SUB_OP, `EXE_SUBU_OP:
            begin
              arithmeticres = result_sum;
            end
          `EXE_CLZ_OP:
            begin
              arithmeticres = reg1_i[31] ? 0 : reg1_i[30] ? 1:
                  reg1_i[29] ? 2 : reg1_i[28] ? 3:
                      reg1_i[27] ? 4 : reg1_i[26] ? 5:
                          reg1_i[25] ? 6 : reg1_i[24] ? 7:
                              reg1_i[23] ? 8 : reg1_i[22] ? 9:
                                  reg1_i[21] ? 10 : reg1_i[20] ? 11:
                                      reg1_i[19] ? 12 : reg1_i[18] ? 13:
                                          reg1_i[17] ? 14 : reg1_i[16] ? 15:
                                              reg1_i[15] ? 16 : reg1_i[14] ? 17:
                                                  reg1_i[13] ? 18 : reg1_i[12] ? 19:
                                                      reg1_i[11] ? 20 : reg1_i[10] ? 21:
                                                          reg1_i[9] ? 22 : reg1_i[8] ? 23:
                                                              reg1_i[7] ? 24 : reg1_i[6] ? 25:
                                                                  reg1_i[5] ? 26 : reg1_i[4] ? 27:
                                                                      reg1_i[3] ? 28 : reg1_i[2] ? 29:
                                                                          reg1_i[1] ? 30 : reg1_i[0] ? 31: 32;
            end
          `EXE_CLO_OP:
            begin
              arithmeticres = reg1_i_not[31] ? 0:
                reg1_i_not[30] ? 1:
                  reg1_i_not[29] ? 2:
                    reg1_i_not[28] ? 3:
                      reg1_i_not[27] ? 4:
                        reg1_i_not[26] ? 5:
                          reg1_i_not[25] ? 6:
                            reg1_i_not[24] ? 7:
                              reg1_i_not[23] ? 8:
                                reg1_i_not[22] ? 9:
                                  reg1_i_not[21] ? 10:
                                    reg1_i_not[20] ? 11:
                                      reg1_i_not[19] ? 12:
                                        reg1_i_not[18] ? 13:
                                          reg1_i_not[17] ? 14:
                                            reg1_i_not[16] ? 15:
                                              reg1_i_not[15] ? 16:
                                                reg1_i_not[14] ? 17:
                                                  reg1_i_not[13] ? 18:
                                                    reg1_i_not[12] ? 19:
                                                      reg1_i_not[11] ? 20:
                                                        reg1_i_not[10] ? 21:
                                                          reg1_i_not[9] ? 22:
                                                            reg1_i_not[8] ? 23:
                                                              reg1_i_not[7] ? 24:
                                                                reg1_i_not[6] ? 25:
                                                                  reg1_i_not[5] ? 26:
                                                                    reg1_i_not[4] ? 27:
                                                                      reg1_i_not[3] ? 28:
                                                                        reg1_i_not[2] ? 29:
                                                                          reg1_i_not[1] ? 30:
                                                                            reg1_i_not[0] ? 31: 32;
            end
          default:
            begin
              arithmeticres = `ZeroWord;
            end
        endcase
      end
  end

// ä¹˜æ³•è¿ç®—
// å–å¾—ä¹˜æ³•è¿ç®—çš„è¢«ä¹˜æ•°ï¼Œå¦‚æœæ˜¯æœ‰ç¬¦å·ä¹˜æ³•ä¸”è¢«ä¹˜æ•°æ˜¯è´Ÿæ•°ï¼Œé‚£ä¹ˆå–è¡¥ç 
assign opdata1_mult = (((aluop_i == `EXE_MUL_OP) || (aluop_i == `EXE_MULT_OP) ) && (reg1_i[31] == 1'b1)) ? (~reg1_i + 1) : reg1_i;

// å–å¾—ä¹˜æ³•è¿ç®—çš„ä¹˜æ•°ï¼Œå¦‚æœæ˜¯æœ‰ç¬¦å·ä¹˜æ³•ä¸”ä¹˜æ•°æ˜¯è´Ÿæ•°ï¼Œé‚£ä¹ˆå–è¡¥ç 
assign opdata2_mult = (((aluop_i == `EXE_MUL_OP) || (aluop_i == `EXE_MULT_OP) ) && (reg2_i[31] == 1'b1)) ? (~reg2_i + 1) : reg2_i;

// å¾—åˆ°ä¸´æ—¶ä¹˜æ³•ç»“æœï¼Œä¿å­˜åœ¨å˜é‡ hilo_temp ä¸?
//assign hilo_temp = opdata1_mult * opdata2_mult;

// å¯¹ä¸´æ—¶ä¹˜æ³•ç»“æœè¿›è¡Œä¿®æ­£ï¼Œæœ?ç»ˆçš„ä¹˜æ³•ç»“æœä¿å­˜åœ¨å˜é‡? mulres ä¸­ï¼Œä¸»è¦æœ‰ä¸¤ç‚¹ï¼š
//  A. å¦‚æœæ˜¯æœ‰ç¬¦å·ä¹˜æ³•æŒ‡ä»¤ mult, mulï¼Œé‚£ä¹ˆéœ€è¦ä¿®æ­£ä¸´æ—¶ä¹˜æ³•ç»“æœï¼Œå¦‚ä¸‹ï¼?
//      A1. å¦‚æœè¢«ä¹˜æ•°ä¸ä¹˜æ•°ä¸¤è?…ä¸€æ­£ä¸€è´Ÿï¼Œé‚£ä¹ˆéœ?è¦å¯¹ä¸´æ—¶ä¹˜æ³•ç»“æœ hilo_temp æ±‚è¡¥ç ï¼Œä½œä¸ºæœ?ç»ˆçš„ä¹˜æ³•ç»“æœï¼Œèµ‹å€¼ç»™å˜é‡ mulres
//      A2. å¦‚æœåŒå·ï¼Œä¸å?
//  B. å¦‚æœæ˜¯æ— ç¬¦å·ä¹˜æ³•æŒ‡ä»¤ multuï¼Œé‚£ä¹ˆç›´æ¥èµ‹å€?

/*always @(*)
  begin
    if(rst == `RstEnable)
      begin
        mulres = {`ZeroWord, `ZeroWord};
      end
    else if ((aluop_i == `EXE_MULT_OP) || (aluop_i == `EXE_MUL_OP))
      begin
        if(reg1_i[31] ^ reg2_i[31] == 1'b1)
          begin
            mulres = ~hilo_temp + 1;
          end
        else
          begin
            mulres = hilo_temp;
          end
      end
    else
      begin
        mulres = hilo_temp;
      end
  end*/

// MADD, MADDU, MSUB, MSUBU
// always @(*)
//   begin
//     if(rst == `RstEnable)
//       begin
//         hilo_temp_o = {`ZeroWord, `ZeroWord};
//         cnt_o = 2'b00;
//         stallreq_for_madd_msub = `NoStop;
//         hilo_temp1 = {`ZeroWord, `ZeroWord};
//       end
//     else
//       begin
//         cnt_o = 2'b00;
//         stallreq_for_madd_msub = `NoStop;
//         hilo_temp_o = {`ZeroWord, `ZeroWord};
//         hilo_temp1 = {`ZeroWord, `ZeroWord};
//         case (aluop_i)
//           `EXE_MADD_OP, `EXE_MADDU_OP:
//             begin
//               if(cnt_i == 2'b00)
//                 begin
//                   // æ‰§è¡Œé˜¶æ®µç¬¬ä¸€ä¸ªæ—¶é’Ÿå‘¨æœ?
//                   hilo_temp_o = mulres;
//                   cnt_o = 2'b01;
//                   hilo_temp1 = {`ZeroWord, `ZeroWord};
//                   stallreq_for_madd_msub = `Stop;
//                 end
//               else if(cnt_i == 2'b01)
//                 begin
//                   // æ‰§è¡Œé˜¶æ®µç¬¬äºŒä¸ªæ—¶é’Ÿå‘¨æœ?
//                   hilo_temp_o = {`ZeroWord, `ZeroWord};
//                   cnt_o = 2'b10;
//                   hilo_temp1 = hilo_temp_i + {HI, LO};
//                   stallreq_for_madd_msub = `NoStop;
//                 end
//             end
//           `EXE_MSUB_OP, `EXE_MSUBU_OP:
//             begin
//               if(cnt_i == 2'b00)
//                 begin
//                   // æ‰§è¡Œé˜¶æ®µç¬¬ä¸€ä¸ªæ—¶é’Ÿå‘¨æœ?
//                   hilo_temp_o = ~mulres + 1;
//                   cnt_o = 2'b01;
//                   hilo_temp1 = {`ZeroWord, `ZeroWord};
//                   stallreq_for_madd_msub = `Stop;
//                 end
//               else if(cnt_i == 2'b01)
//                 begin
//                   // æ‰§è¡Œé˜¶æ®µç¬¬äºŒä¸ªæ—¶é’Ÿå‘¨æœ?
//                   hilo_temp_o = {`ZeroWord, `ZeroWord};
//                   cnt_o = 2'b10;
//                   hilo_temp1 = hilo_temp_i + {HI, LO};
//                   stallreq_for_madd_msub = `NoStop;
//                 end
//             end
//           default:
//             begin
//               hilo_temp_o = {`ZeroWord, `ZeroWord};
//               cnt_o = 2'b00;
//               stallreq_for_madd_msub = `NoStop;
//             end
//         endcase
//       end
//   end

// è¾“å‡º DIV æ¨¡å—çš„æ§åˆ¶ä¿¡æ¯ï¼Œè·å– DIV æ¨¡å—ç»™å‡ºçš„ç»“æ?
always @(*)
  begin
    if(rst == `RstEnable)
      begin
        stallreq_for_div = `NoStop;
        div_opdata1_o = `ZeroWord;
        div_opdata2_o = `ZeroWord;
        div_start_o = `DivStop;
        signed_div_o = 1'b0;
      end
    else
      begin
        stallreq_for_div = `NoStop;
        div_opdata1_o = `ZeroWord;
        div_opdata2_o = `ZeroWord;
        div_start_o = `DivStop;
        signed_div_o = 1'b0;
        case (aluop_i)
          `EXE_DIV_OP:
            begin
              if(div_ready_i == `DivResultNotReady)
                begin
                  div_opdata1_o = reg1_i; //è¢«é™¤æ•?
                  div_opdata2_o = reg2_i; // é™¤æ•°
                  div_start_o = `DivStart;
                  signed_div_o = 1'b1;
                  stallreq_for_div = `Stop;
                end
              else if (div_ready_i == `DivResultReady)
                begin
                  div_opdata1_o = reg1_i;
                  div_opdata2_o = reg2_i;
                  div_start_o = `DivStop;
                  signed_div_o = 1'b1;
                  stallreq_for_div = `NoStop;
                end
              else
                begin
                  stallreq_for_div = `NoStop;
                  div_opdata1_o = `ZeroWord;
                  div_opdata2_o = `ZeroWord;
                  div_start_o = `DivStop;
                  signed_div_o = 1'b0;
                end
            end
          `EXE_DIVU_OP:
            begin
              if(div_ready_i == `DivResultNotReady)
                begin
                  div_opdata1_o = reg1_i; //è¢«é™¤æ•?
                  div_opdata2_o = reg2_i; // é™¤æ•°
                  div_start_o = `DivStart;
                  signed_div_o = 1'b0; // æ— ç¬¦å?
                  stallreq_for_div = `Stop;
                end
              else if(div_ready_i == `DivResultReady)
                begin
                  div_opdata1_o = reg1_i;
                  div_opdata2_o = reg2_i;
                  div_start_o = `DivStop;
                  signed_div_o = 1'b0;
                  stallreq_for_div = `NoStop;
                end
              else
                begin
                  stallreq_for_div = `NoStop;
                  div_opdata1_o = `ZeroWord;
                  div_opdata2_o = `ZeroWord;
                  div_start_o = `DivStop;
                  signed_div_o = 1'b0;
                end
            end
          default:
            begin
            end
        endcase
      end
  end


// æš‚åœæµæ°´çº?
// ç›®å‰åªæœ‰å››æ¡ä¼šå¯¼è‡´æš‚åœï¼Œæ‰?ä»¥å°± stallreq ç›´æ¥ç­‰äº stallreq_for_madd_msub çš„å??
always @(*)
  begin
    stallreq = stallreq_for_div||stallreq_for_mul;
  end

// å¾—åˆ°æœ?æ–°çš„ HI/LO
always @(*)
  begin
    if(rst == `RstEnable)
      begin
        {HI, LO} = {`ZeroWord, `ZeroWord};
      end
    else if (mem_whilo_i == `WriteEnable)
      begin
        {HI, LO} = {mem_hi_i, mem_lo_i};
      end
    else if (wb_whilo_i == `WriteEnable)
      begin
        {HI,LO} = {wb_hi_i, wb_lo_i};
      end
    else
      begin
        {HI,LO} = {hi_i, lo_i};
      end
  end


//  MOV ç±»æŒ‡ä»?

always @(*)
  begin
    if(rst == `RstEnable)
      begin
        moveres = `ZeroWord;
        cp0_reg_read_addr_o = 5'b00000;
      end
    else
      begin
        moveres = `ZeroWord;
        // è¦ä» CP0 ä¸­è¯»å–çš„å¯„å­˜å™¨çš„åœ°å€
        cp0_reg_read_addr_o = 5'b00000;
        case (aluop_i)
          `EXE_MFHI_OP:
            begin
              moveres = HI;
            end
          `EXE_MFLO_OP:
            begin
              moveres = LO;
            end
          `EXE_MOVZ_OP,`EXE_MOVN_OP:
            begin
              moveres = reg1_i;
            end
          `EXE_MFC0_OP:
            begin
              // è¦ä» CP0 ä¸­è¯»å–çš„å¯„å­˜å™¨çš„åœ°å€
              cp0_reg_read_addr_o = inst_i[15:11];

              // è¯»å–åˆ°çš„ CP0 ä¸­æŒ‡å®šå¯„å­˜å™¨çš„å??
              moveres = cp0_reg_data_i;

              // å¤„ç†æ•°æ®ç›¸å…³
              if (mem_cp0_reg_we == `WriteEnable &&
                  mem_cp0_reg_write_addr == inst_i[15:11])
                begin
                  // è®¿å­˜é˜¶æ®µæ•°æ®ç›¸å…³
                  moveres = mem_cp0_reg_data;
                end
              else if (wb_cp0_reg_we == `WriteEnable && wb_cp0_reg_write_addr == inst_i[15:11])
                begin
                  // å›å†™é˜¶æ®µæ•°æ®ç›¸å…³
                  moveres = wb_cp0_reg_data;
                end
            end
          default:
            begin

            end
        endcase
      end
  end

// æ ¹æ® aluop_i æŒ‡ç¤ºçš„è¿ç®—å­ç±»å‹è¿›è¡Œè¿ç®—
always @(*)
  begin
    if(rst == `RstEnable)
      begin
        logicout = `ZeroWord;
      end
    else
      begin
        case (aluop_i)
          `EXE_OR_OP:
            begin
              logicout = reg1_i | reg2_i;
            end
          `EXE_AND_OP:
            begin
              logicout = reg1_i & reg2_i;
            end
          `EXE_NOR_OP:
            begin
              logicout = ~(reg1_i | reg2_i);
            end
          `EXE_XOR_OP:
            begin
              logicout = reg1_i ^ reg2_i;
            end
          default:
            begin
              logicout = `ZeroWord;
            end
        endcase
      end
  end

always @ (*)
  begin
    if(rst == `RstEnable)
      begin
        shiftres = `ZeroWord;
      end
    else
      begin
        case (aluop_i)
          `EXE_SLL_OP:
            begin
              shiftres = reg2_i << reg1_i[4:0];
            end
          `EXE_SRL_OP:
            begin
              shiftres = reg2_i >> reg1_i[4:0];
            end
          `EXE_SRA_OP:
            begin
              shiftres = ({32{reg2_i[31]}}<< (6'd32-{1'b0, reg1_i[4:0]})) | reg2_i>> reg1_i[4:0];
            end
          default:
            begin
              shiftres= `ZeroWord;
            end
        endcase
      end
  end


// æ ¹æ® alusel_i æŒ‡ç¤ºçš„è¿ç®—ç±»å‹é?‰æ‹©è¿ç®—ç»“æœ

always @(*)
  begin
    wd_o = wd_i;
    // å¦‚æœæº¢å‡ºï¼Œå°±ä¸è¾“å‡ºçš„è¿ç®—`
    case (aluop_i)
      `EXE_ADD_OP, `EXE_ADDI_OP, `EXE_SUB_OP:
        begin
          if(ov_sum == 1'b1)
            begin
              wreg_o = `WriteDisable;
            end
          else
            begin
              wreg_o = wreg_i;
            end
        end
      default:
        begin
          wreg_o = wreg_i;
        end
    endcase
    // ä¾æ®æŒ‡ä»¤ç±»å‹ä»¥åŠ ov_sum çš„å?¼ï¼Œåˆ¤æ–­æ˜¯å¦å‘ç”Ÿæº¢å‡ºå¼‚å¸¸ï¼Œä»è€Œç»™å‡ºå˜é‡? ovassert çš„å??
    if(((aluop_i == `EXE_ADD_OP) || (aluop_i == `EXE_ADDI_OP) ||
        (aluop_i == `EXE_SUB_OP)) && (ov_sum == 1'b1))
      begin
        wreg_o = `WriteDisable;
      end
    else
      begin
        wreg_o = wreg_i;
      end
    case (alusel_i)
      `EXE_RES_LOGIC:
        begin
          // wdata ä¸­å­˜æ”¾è¿ç®—ç»“æ?
          wdata_o = logicout;
        end
      `EXE_RES_SHIFT:
        begin
          wdata_o = shiftres;
        end
      `EXE_RES_MOVE:
        begin
          wdata_o = moveres;
        end
      `EXE_RES_ARITHMETIC:
        begin
          wdata_o = arithmeticres;
        end
      `EXE_RES_MUL:
        begin
          wdata_o = mul_result_i[31:0];
        end
      `EXE_RES_JUMP_BRANCH:
        begin
          wdata_o = link_address_i;
        end
      default:
        begin
          wdata_o = `ZeroWord;
        end
    endcase
  end
  
  always @(*)
  begin
    if(rst == `RstEnable)
      begin
        stallreq_for_mul = `NoStop;
        mul_opdata1_o = `ZeroWord;
        mul_opdata2_o = `ZeroWord;
        mul_start_o = `DivStop;
        signed_mul_o = 1'b0;
      end
    else
      begin
        stallreq_for_mul = `NoStop;
        mul_opdata1_o = `ZeroWord;
        mul_opdata2_o = `ZeroWord;
        mul_start_o = `DivStop;
        signed_mul_o = 1'b0;
        case (aluop_i)
          `EXE_MULT_OP:
            begin
              if(mul_ready_i == `DivResultNotReady)
                begin
                  mul_opdata1_o = reg1_i; //????????
                  mul_opdata2_o = reg2_i; // ????
                  mul_start_o = `DivStart;
                  signed_mul_o = 1'b1;
                  stallreq_for_mul = `Stop;
                end
              else if (mul_ready_i == `DivResultReady)
                begin
                  mul_opdata1_o = reg1_i;
                  mul_opdata2_o = reg2_i;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b1;
                  stallreq_for_mul = `NoStop;
                end
              else
                begin
                  stallreq_for_mul = `NoStop;
                  mul_opdata1_o = `ZeroWord;
                  mul_opdata2_o = `ZeroWord;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b0;
                end
            end
           `EXE_MULTU_OP:
            begin
              if(mul_ready_i == `DivResultNotReady)
                begin
                  mul_opdata1_o = reg1_i; //????????
                  mul_opdata2_o = reg2_i; // ????
                  mul_start_o = `DivStart;
                  signed_mul_o = 1'b0;
                  stallreq_for_mul = `Stop;
                end
              else if (mul_ready_i == `DivResultReady)
                begin
                  mul_opdata1_o = reg1_i;
                  mul_opdata2_o = reg2_i;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b0;
                  stallreq_for_mul = `NoStop;
                end
              else
                begin
                  stallreq_for_mul = `NoStop;
                  mul_opdata1_o = `ZeroWord;
                  mul_opdata2_o = `ZeroWord;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b0;
                end
            end
          `EXE_MUL_OP:
            begin
              if(mul_ready_i == `DivResultNotReady)
                begin
                  mul_opdata1_o = reg1_i; //????????
                  mul_opdata2_o = reg2_i; // ????
                  mul_start_o = `DivStart;
                  signed_mul_o = 1'b1; // ???????
                  stallreq_for_mul = `Stop;
                end
              else if(mul_ready_i == `DivResultReady)
                begin
                  mul_opdata1_o = reg1_i;
                  mul_opdata2_o = reg2_i;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b1;
                  stallreq_for_mul = `NoStop;
                end
              else
                begin
                  stallreq_for_mul = `NoStop;
                  mul_opdata1_o = `ZeroWord;
                  mul_opdata2_o = `ZeroWord;
                  mul_start_o = `DivStop;
                  signed_mul_o = 1'b0;
                end
            end
          default:
            begin
            end
        endcase
      end
  end

// update hi,lo
always @(*)
  begin
    if(rst == `RstEnable)
      begin
        whilo_o  = `WriteDisable;
        hi_o = `ZeroWord;
        lo_o = `ZeroWord;
      end
    else if ((aluop_i == `EXE_DIV_OP) || (aluop_i == `EXE_DIVU_OP))
      begin
        whilo_o = `WriteEnable;
        hi_o = div_result_i[63:32];
        lo_o = div_result_i[31:0];
      end
    else if ((aluop_i == `EXE_MULT_OP) || (aluop_i == `EXE_MULTU_OP))
      begin
        whilo_o = `WriteEnable;
        hi_o = mul_result_i[63:32];
        lo_o = mul_result_i[31:0];
      end
    // else if((aluop_i == `EXE_MSUB_OP) || (aluop_i == `EXE_MSUBU_OP) || (aluop_i == `EXE_MADD_OP) ||(aluop_i == `EXE_MADDU_OP) )
    //   begin
    //     whilo_o = `WriteEnable;
    //     hi_o = hilo_temp1[63:32];
    //     lo_o = hilo_temp1[31:0];
    //   end
    else if (aluop_i == `EXE_MTHI_OP)
      begin
        whilo_o  = `WriteEnable;
        hi_o = reg1_i;
        lo_o = LO;
      end
    else if (aluop_i == `EXE_MTLO_OP)
      begin
        whilo_o = `WriteEnable;
        hi_o = HI;
        lo_o = reg1_i;
      end
    else
      begin
        whilo_o  = `WriteDisable;
        hi_o = `ZeroWord;
        lo_o = `ZeroWord;
      end
  end

always @(*)
  begin
    if(rst == `RstEnable)
      begin
        cp0_reg_write_addr_o = 5'b00000;
        cp0_reg_we_o = `WriteDisable;
        cp0_reg_data_o = `ZeroWord;
      end
    else if (aluop_i == `EXE_MTC0_OP)
      begin
        // æ˜? mtc0 æŒ‡ä»¤
        cp0_reg_write_addr_o = inst_i[15:11];
        cp0_reg_we_o = `WriteEnable;
        cp0_reg_data_o = reg1_i;
      end
    else
      begin
        cp0_reg_write_addr_o = 5'b00000;
        cp0_reg_we_o = `WriteDisable;
        cp0_reg_data_o = `ZeroWord;
      end
  end


// ä¾æ®ä¸Šé¢å¾—åˆ°çš„æ¯”è¾ƒç»“æœï¼Œåˆ¤æ–­æ˜¯å¦æ»¡è¶³è‡ªé™·æŒ‡ä»¤çš„æ¡ä»¶ï¼Œä»è?Œç»™å‡ºå˜é‡? trapassert çš„å??
always @(*)
  begin

    excepttype_cur_stage = `ZeroWord;
    // excepttype_cur_stage[`TRAP_IDX] = `TrapNotAssert;

    case (aluop_i)
      // teg, teqi
      `EXE_TEQ_OP, `EXE_TEQI_OP:
        begin
          if( reg1_i == reg2_i )
            begin
              excepttype_cur_stage[`TRAP_IDX] = `TrapAssert;
            end
        end
      // tge, tgei, tgeiu, tgeu æŒ‡ä»¤
      `EXE_TGE_OP, `EXE_TGEI_OP, `EXE_TGEIU_OP, `EXE_TGEU_OP:
        begin
          if(~reg1_lt_reg2)
            begin
              excepttype_cur_stage[`TRAP_IDX] = `TrapAssert;
            end
        end
      // tlt, tlti, tltiu, tltu
      `EXE_TLT_OP, `EXE_TLTI_OP, `EXE_TLTIU_OP, `EXE_TLTU_OP:
        begin
          if( reg1_lt_reg2 )
            begin
              excepttype_cur_stage[`TRAP_IDX] = `TrapAssert;
            end
        end
      // tne, tnei
      `EXE_TNE_OP, `EXE_TNEI_OP:
        begin
          if (reg1_i != reg2_i)
            begin
              excepttype_cur_stage[`TRAP_IDX] = `TrapAssert;
            end
        end
      default:
        begin
          excepttype_cur_stage[`TRAP_IDX] = `TrapNotAssert;
        end
    endcase

    // æ ¹æ®æŒ‡ä»¤ç±»å‹ä»¥åŠ mem_addr_o çš„å?¼ï¼Œåˆ¤æ–­æ˜¯å¦å‘ç”Ÿåœ°å€æœªå¯¹é½å¼‚å¸?
    if(rst == `RstEnable)
      begin
        excepttype_cur_stage = `ZeroWord;
      end
    else if((aluop_i == `EXE_LH_OP || aluop_i == `EXE_LHU_OP) && mem_addr_o[0] != 1'b0)
      begin
        excepttype_cur_stage[`ADEL_IDX] = 1'b1;
      end
    else if(aluop_i == `EXE_LW_OP && mem_addr_o[1:0] != 2'b0)
      begin
        excepttype_cur_stage[`ADEL_IDX] = 1'b1;
      end
    else if(aluop_i == `EXE_SH_OP && mem_addr_o[0] != 1'b0)
      begin
        excepttype_cur_stage[`ADES_IDX] = 1'b1;
      end
    else if(aluop_i == `EXE_SW_OP && mem_addr_o[1:0] != 2'b0)
      begin
        excepttype_cur_stage[`ADES_IDX] = 1'b1;
      end
    else
      begin
        excepttype_cur_stage[`ADES_IDX] = 1'b0;
        excepttype_cur_stage[`ADEL_IDX] = 1'b0;
      end

    if(((aluop_i == `EXE_ADD_OP) || (aluop_i == `EXE_ADDI_OP) ||
        (aluop_i == `EXE_SUB_OP)) && (ov_sum == 1'b1))
      begin
        excepttype_cur_stage[`OVERFLOW_IDX] = 1'b1;
      end
    else
      begin
        excepttype_cur_stage[`OVERFLOW_IDX] = 1'b0;
      end
  end


always @(*)
  begin

  end
endmodule // ex
