#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sat Nov 15 12:23:37 2014
# Process ID: 15519
# Log file: /home/immesys/w/FPGA/project/vivado.log
# Journal file: /home/immesys/w/FPGA/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'zed.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 5949.191 ; gain = 256.832 ; free physical = 118228 ; free virtual = 184029
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.0 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_1
Adding component instance block -- SDB:user:EdXel:1.2 - EdXel_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zed> from BD file </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5978.250 ; gain = 29.059 ; free physical = 118209 ; free virtual = 184009
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.3 [get_ips  zed_EdXel_0_1]
Upgrading '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd'
INFO: [IP_Flow 19-1972] Upgraded zed_EdXel_0_1 from EdXel_v1.3.0 1.2 to EdXel_v1.3.0 1.3
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_EdXel_0_1/zed_EdXel_0_1.upgrade_log'.
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_EdXel_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_EdXel_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
[Sat Nov 15 12:24:42 2014] Launched synth_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/synth_1/runme.log
[Sat Nov 15 12:24:42 2014] Launched impl_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 6010.469 ; gain = 30.445 ; free physical = 118149 ; free virtual = 183949
close_project
open_project /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v" into library work [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.srcs/sources_1/new/DummyEPU.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1.v" into library work [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v" into library work [/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/hdl/EdXel_v1_1_S00_AXI.v:1]
[Sat Nov 15 12:32:24 2014] Launched synth_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.runs/synth_1/runme.log
ipx::open_ipxact_file /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/component.xml
set_property display_name EdXel_v1.3.1 [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'
close_project
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'zed.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.0 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_1
Adding component instance block -- SDB:user:EdXel:1.3 - EdXel_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zed> from BD file </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.3 [get_ips  zed_EdXel_0_1]
Upgrading '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd'
INFO: [IP_Flow 19-3422] Upgraded zed_EdXel_0_1 (EdXel_v1.3.1 1.3) from revision 19 to revision 20
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_EdXel_0_1/zed_EdXel_0_1.upgrade_log'.
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_EdXel_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_EdXel_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
[Sat Nov 15 12:36:58 2014] Launched synth_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/synth_1/runme.log
[Sat Nov 15 12:36:58 2014] Launched impl_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 6085.855 ; gain = 18.094 ; free physical = 117854 ; free virtual = 183690
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:29:41
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Digilent/210249896001
refresh_hw_device
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
ERROR: [Labtools 27-1975] The device xc7z010 (JTAG device index = 1) has an ILA core referenced in the associated probes file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx,
which is not detectable in the design at the specified location user chain=1 index=1.
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/zed_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2014-Nov-15 12:45:49
wait_on_hw_ila -timeout 0 hw_ila_1
upload_hw_ila_data hw_ila_1
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2014-Nov-15 12:46:33
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila hw_ila_1 -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2014-Nov-15 12:46:37
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:46:37
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_ARADDR was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_ARPROT was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_ARREADY was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_ARVALID was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_AWADDR was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_AWPROT was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_AWREADY was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_AWVALID was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_BREADY was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_BRESP was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_BVALID was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_RDATA was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_RREADY was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_RRESP was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_RVALID was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_WDATA was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_WREADY was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_WSTRB was not found in the design.
WARNING: Simulation object zed_i/processing_system7_0_axi_periph_M00_AXI_WVALID was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_keyl}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_msgl}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_rdy}]
add_wave -into {hw_ila_data_1.wcfg} -radix hex [get_hw_probes {zed_i/EdXel_0_epu0_sigl}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_sok}]
add_wave -into {hw_ila_data_1.wcfg} -radix bin [get_hw_probes {zed_i/EdXel_0_epu0_valid}]
set_property CONTROL.TRIGGER_POSITION 500 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2014-Nov-15 12:47:12
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:47:22
wait_on_hw_ila hw_ila_1
upload_hw_ila_data hw_ila_1
WARNING: [Labtools 27-180] ILA core [hw_ila_1] is not armed. Uploading previously captured data..
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:47:22
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2014-Nov-15 12:49:25
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:49:38
wait_on_hw_ila hw_ila_1
upload_hw_ila_data hw_ila_1
WARNING: [Labtools 27-180] ILA core [hw_ila_1] is not armed. Uploading previously captured data..
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:49:38
run_hw_ila hw_ila_1
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2014-Nov-15 12:52:19
wait_on_hw_ila hw_ila_1
display_hw_ila_data [upload_hw_ila_data hw_ila_1]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2014-Nov-15 12:52:26
open_project /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project/EdXel_v1_1_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/EdXel_v1_1_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 6220.062 ; gain = 34.906 ; free physical = 117423 ; free virtual = 183395
ipx::open_ipxact_file /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1/component.xml
set_property core_revision 21 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'
current_project Avnet-MicroZed-z7010-2014.2
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 15 12:57:05 2014] Launched impl_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/runme.log
set_property PROBES.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/zed_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
report_ip_status -name ip_status 
set_property display_name EdXel_v1.3.2 [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project EdXel_v1_1_project
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'
current_project Avnet-MicroZed-z7010-2014.2
report_ip_status -name ip_status 
set_property core_revision 23 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project EdXel_v1_1_project
update_ip_catalog -rebuild -repo_path /home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'
current_project Avnet-MicroZed-z7010-2014.2
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
current_project EdXel_v1_1_project
close_project
report_ip_status -name ip_status 
save_wave_config {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_project
open_project /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/immesys/w/FPGA/project/hardware/ip_repo/EdXel_1.1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'zed.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6245.359 ; gain = 0.000 ; free physical = 117322 ; free virtual = 183284
open_bd_design {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:jtag_axi:1.0 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_0
Adding component instance block -- xilinx.com:ip:ila:5.0 - ila_1
Adding component instance block -- SDB:user:EdXel:1.3 - EdXel_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zed> from BD file </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6245.359 ; gain = 0.000 ; free physical = 117320 ; free virtual = 183282
report_ip_status -name ip_status 
upgrade_ip -vlnv SDB:user:EdXel:1.3 [get_ips  zed_EdXel_0_1]
Upgrading '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd'
INFO: [IP_Flow 19-3422] Upgraded zed_EdXel_0_1 (EdXel_v1.3.2 1.3) from revision 20 to revision 23
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/ip/zed_EdXel_0_1/zed_EdXel_0_1.upgrade_log'.
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_EdXel_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor processing_system7_0
Generated Block Design Tcl file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'zed_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_jtag_axi_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_EdXel_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block EdXel_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'zed_ila_1_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s01_couplers/auto_pc .
[Sat Nov 15 13:01:58 2014] Launched synth_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/synth_1/runme.log
[Sat Nov 15 13:01:58 2014] Launched impl_1...
Run output will be captured here: /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 6245.359 ; gain = 0.000 ; free physical = 117271 ; free virtual = 183202
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.3
  **** Build date : Oct 30 2014-16:29:41
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost/xilinx_tcf/Digilent/210249896001
refresh_hw_device
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
ERROR: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z010 (JTAG device index = 1) and the probes file /home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx.
 The device core at location user chain=1 index=0, has 6 ILA Input port(s), but the core in the probes file has 19 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file OR
2. Goto device properties and associate the correct probes file with the programming file already programmed in the device.
set_property PROBES.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/immesys/w/FPGA/project/hardware/Avnet-MicroZed-z7010-2014.2/Avnet-MicroZed-z7010-2014.2.runs/impl_1/zed_wrapper.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
run_hw_ila hw_ila_2
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2014-Nov-15 13:38:47
wait_on_hw_ila hw_ila_2
display_hw_ila_data [upload_hw_ila_data hw_ila_2]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2014-Nov-15 13:40:20
