$date
   Sun Jul 20 23:39:56 2025
$end
$version
  2019.2
$end
$timescale
  1ps
$end
$scope module tiny_processor_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 8 # acc_out [7:0] $end
$var wire 4 $ pc [3:0] $end
$var wire 8 % ir_out [7:0] $end
$var wire 1 & alu_enable_out $end
$var wire 1 ' reg_write_out $end
$var wire 8 ( alu_opcode_out [7:0] $end
$var wire 8 ) instruction_out [7:0] $end
$var wire 8 * result_out [7:0] $end
$var wire 8 + ext_out [7:0] $end
$var wire 8 , reg_data_out [7:0] $end
$var wire 1 - cb_out $end
$scope module uut $end
$var wire 1 . clk $end
$var wire 1 / reset $end
$var wire 4 0 start_address [3:0] $end
$var wire 8 # acc_out [7:0] $end
$var wire 4 $ pc [3:0] $end
$var wire 8 % ir_out [7:0] $end
$var wire 1 & alu_enable_out $end
$var wire 1 ' reg_write_out $end
$var wire 8 ( alu_opcode_out [7:0] $end
$var wire 8 ) instruction_out [7:0] $end
$var wire 8 * result_out [7:0] $end
$var wire 8 + ext_out [7:0] $end
$var wire 8 , reg_data_out [7:0] $end
$var wire 1 - cb_out $end
$var reg 8 1 ir [7:0] $end
$var reg 8 2 acc [7:0] $end
$var reg 4 3 branch_addr [3:0] $end
$var reg 4 4 return_address [3:0] $end
$var wire 1 5 alu_enable $end
$var wire 1 6 reg_write $end
$var wire 1 7 branch_enable $end
$var wire 1 8 halt $end
$var wire 8 9 alu_opcode [7:0] $end
$var wire 8 : instruction [7:0] $end
$var wire 8 ; result [7:0] $end
$var wire 8 < ext [7:0] $end
$var wire 8 = reg_data [7:0] $end
$var wire 1 > cb $end
$scope module PC $end
$var wire 1 . clk $end
$var wire 1 / reset $end
$var wire 4 0 start_address [3:0] $end
$var wire 1 7 branch_enable $end
$var wire 1 8 halt $end
$var wire 4 ? branch_address [3:0] $end
$var reg 4 @ pc [3:0] $end
$upscope $end
$scope module IM $end
$var wire 4 $ addr [3:0] $end
$var reg 8 A data [7:0] $end
$var integer 32 B i $end
$upscope $end
$scope module ID $end
$var wire 8 C opcode [7:0] $end
$var reg 1 D alu_enable $end
$var reg 1 E reg_write $end
$var reg 1 F branch_enable $end
$var reg 1 G halt $end
$var reg 8 H alu_opcode [7:0] $end
$upscope $end
$scope module RF $end
$var wire 1 . clk $end
$var wire 1 6 en $end
$var wire 4 I addr [3:0] $end
$var wire 8 J data_in [7:0] $end
$var reg 8 K data_out [7:0] $end
$var integer 32 L i $end
$upscope $end
$scope module ALU_inst $end
$var wire 8 M operandA [7:0] $end
$var wire 8 = operandB [7:0] $end
$var wire 8 9 opcode [7:0] $end
$var reg 8 N result [7:0] $end
$var reg 1 O CB $end
$var reg 8 P EXT [7:0] $end
$var reg 9 Q temp_add_sub [8:0] $end
$var reg 16 R temp_mul [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
b0 $
b0 %
1&
0'
b0 (
b0 )
b0 *
b0 +
b1 ,
0-
0.
1/
b0 0
b0 1
b0 2
b0 3
b0 4
15
06
07
08
b0 9
b0 :
b0 ;
b0 <
b1 =
0>
b0 ?
b0 @
b0 A
b10000 B
b0 C
1D
0E
0F
0G
b0 H
b0 I
b0 J
b1 K
b10000 L
b0 M
b0 N
0O
b0 P
bx Q
bx R
$end
#5000
1!
1.
b0 2
#10000
0!
0.
#15000
1!
0"
b1 $
1.
0/
b0 2
b1 @
b0 A
#20000
0!
0.
#25000
1!
b10 $
1.
b0 2
b10 @
b0 A
#30000
0!
0.
#35000
1!
b11 $
1.
b0 2
b11 @
b0 A
#40000
0!
0.
#45000
1!
b100 $
b10010001 )
1.
b0 2
b10010001 :
b100 @
b10010001 A
#50000
0!
0.
#55000
1!
b101 $
b10010001 %
b10010001 (
b11001010 )
b10 ,
1.
b10010001 1
b0 2
b0 3
15
b10010001 9
b11001010 :
b10 =
b101 @
b11001010 A
b10010001 C
1D
0E
0F
0G
b10010001 H
b1 I
b10 K
b0 N
0O
b0 P
#60000
0!
0.
#65000
1!
b10 #
b110 $
b11001010 %
0&
b0 (
b1100001 )
b10 *
b1011 ,
1.
b11001010 1
b10 2
b1010 3
05
17
b0 9
b1100001 :
b10 ;
b1011 =
b1010 ?
b110 @
b1100001 A
b11001010 C
0D
0E
1F
0G
b0 H
b1010 I
b10 J
b1011 K
b10 M
b10 N
0O
b0 P
#70000
0!
0.
#75000
1!
b1010 $
b1100001 %
1&
b1100001 (
b10010 )
b0 *
b10 ,
1.
b1100001 1
b0 3
b111 4
15
07
b1100001 9
b10010 :
b0 ;
b10 =
b0 ?
b1010 @
b10010 A
b1100001 C
1D
0E
0F
0G
b1100001 H
b1 I
b10 K
b0 N
0O
b0 P
#80000
0!
0.
#85000
1!
b0 #
b1011 $
b10010 %
b10010 (
b10011 )
b11 *
b11 ,
1.
b10010 1
b0 2
b0 3
15
b10010 9
b10011 :
b11 ;
b11 =
b1011 @
b10011 A
b10010 C
1D
0E
0F
0G
b10010 H
b10 I
b0 J
b11 K
b0 M
b11 N
0O
b0 P
b11 Q
#90000
0!
0.
#95000
1!
b11 #
b1100 $
b10011 %
b10011 (
b10110000 )
b111 *
b100 ,
1.
b10011 1
b11 2
b0 3
15
b10011 9
b10110000 :
b111 ;
b100 =
b1100 @
b10110000 A
b10011 C
1D
0E
0F
0G
b10011 H
b11 I
b11 J
b100 K
b11 M
b111 N
0O
b0 P
b111 Q
#100000
0!
0.
#105000
1!
b111 #
b1101 $
b10110000 %
0&
b0 (
b0 )
b111 *
b1 ,
1.
b10110000 1
b111 2
b111 3
05
17
b0 9
b0 :
b111 ;
b1 =
b111 ?
b1101 @
b0 A
b10110000 C
0D
0E
1F
0G
b0 H
b0 I
b111 J
b1 K
b111 M
b111 N
0O
b0 P
b1011 Q
#110000
0!
0.
#115000
1!
b111 $
b0 %
1&
b10010111 )
1.
b0 1
b0 3
15
07
b10010111 :
b0 ?
b111 @
b10010111 A
b0 C
1D
0E
0F
0G
b0 H
#120000
0!
0.
#125000
1!
b1000 $
b10010111 %
b10010111 (
b11111111 )
b1000 ,
1.
b10010111 1
b111 2
b0 3
15
b10010111 9
b11111111 :
b111 ;
b1000 =
b1000 @
b11111111 A
b10010111 C
1D
0E
0F
0G
b10010111 H
b111 I
b1000 K
b111 N
0O
b0 P
#130000
0!
0.
#135000
1!
b1000 #
b1001 $
b11111111 %
0&
b0 (
b0 )
b1000 *
b10000 ,
1.
b11111111 1
b1000 2
b0 3
05
18
b0 9
b0 :
b1000 ;
b10000 =
b1001 @
b0 A
b11111111 C
0D
0E
0F
1G
b0 H
b1111 I
b1000 J
b10000 K
b1000 M
b1000 N
0O
b0 P
#140000
0!
0.
#145000
1!
1.
#150000
0!
0.
#155000
1!
1.
#160000
0!
0.
#165000
1!
1.
#170000
0!
0.
#175000
1!
1.
#180000
0!
0.
#185000
1!
1.
#190000
0!
0.
#195000
1!
1.
#200000
0!
0.
#205000
1!
1.
#210000
0!
0.
