
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.570423                       # Number of seconds simulated
sim_ticks                                570422821500                       # Number of ticks simulated
final_tick                               1308605289500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136251                       # Simulator instruction rate (inst/s)
host_op_rate                                   152568                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38860376                       # Simulator tick rate (ticks/s)
host_mem_usage                                2272264                       # Number of bytes of host memory used
host_seconds                                 14678.78                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2239509642                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        76224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    260275648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          260351872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        76224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    107139264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107139264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4066807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4067998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1674051                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1674051                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       133627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    456285475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456419102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       133627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133627                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       187824294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187824294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       187824294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       133627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    456285475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644243397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4067998                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1674051                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4067998                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1674051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              260347776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               107137408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               260351872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            107139264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     64                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            254765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            254278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            253627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            253742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            253632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            253627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            253492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            253223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            253489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           253986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           254190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           255744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           255902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           255081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            104866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            104470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            104202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            104444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           105622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           105293                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  570419186500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4067998                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1674051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2343016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1194908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  424509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  105446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 105860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 106956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 105682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 107960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2807676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.885575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.314478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.371986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2130477     75.88%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       320028     11.40%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125007      4.45%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72334      2.58%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67754      2.41%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24281      0.86%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12893      0.46%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8180      0.29%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46722      1.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2807676                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.782025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.539877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.454489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            838      0.82%      0.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         40287     39.40%     40.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         32601     31.88%     72.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         16894     16.52%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          6185      6.05%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2767      2.71%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1185      1.16%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          636      0.62%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          359      0.35%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          177      0.17%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          134      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           77      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           29      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            7      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            8      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            8      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           11      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           17      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           18      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            8      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.371053                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.351857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.817467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83695     81.85%     81.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1719      1.68%     83.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14592     14.27%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1974      1.93%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              260      0.25%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102255                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 118591329000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            194865091500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20339670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29152.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47902.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       456.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2039798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  894480                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.43                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99340.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              10009958700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5320411635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             14502125400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4351475520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43215338400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          49825610070                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1517575680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    155337922470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     31083618240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9507890445                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           324674385300                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            569.181969                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         457196580000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    925019750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18291700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  35598381250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  80947211250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   94009380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 340651129250                       # Time in different power states
system.mem_ctrls_1.actEnergy              10036862220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               5334718785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14542923360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4386919320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43149571920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          50105558730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1509715200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    155214645150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     30858213120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9527946045                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           324670453410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            569.175077                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         456604065000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    922187000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18263232000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  35860245500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  80361043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   94631984250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 340384129750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9570876                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           282573687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9571900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.521170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.216502                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.783498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999789                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         609436438                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        609436438                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    179801882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       179801882                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    102643782                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      102643782                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    282445664                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        282445664                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    282445664                       # number of overall hits
system.cpu.dcache.overall_hits::total       282445664                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10168606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10168606                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7318511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7318511                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17487117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17487117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17487117                       # number of overall misses
system.cpu.dcache.overall_misses::total      17487117                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 504306652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 504306652500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 415489322692                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 415489322692                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 919795975192                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 919795975192                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 919795975192                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 919795975192                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    189970488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    189970488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    299932781                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    299932781                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    299932781                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    299932781                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.053527                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053527                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.066555                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066555                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058303                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058303                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058303                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058303                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49594.472684                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49594.472684                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56772.384805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56772.384805                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52598.491518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52598.491518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52598.491518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52598.491518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29893144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1319407                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.656499                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4514021                       # number of writebacks
system.cpu.dcache.writebacks::total           4514021                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3465141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3465141                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4451100                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4451100                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7916241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7916241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7916241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7916241                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6703465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6703465                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2867411                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2867411                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      9570876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9570876                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      9570876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9570876                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 316649941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 316649941500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 137082942967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 137082942967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 453732884467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 453732884467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 453732884467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 453732884467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035287                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.026076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.031910                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.031910                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031910                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47236.756140                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47236.756140                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 47807.218068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47807.218068                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 47407.665136                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47407.665136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 47407.665136                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47407.665136                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1260                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           817113106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          461124.777652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   126.693589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   385.306411                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.247448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.752552                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         477125230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        477125230                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    238560553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       238560553                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    238560553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        238560553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    238560553                       # number of overall hits
system.cpu.icache.overall_hits::total       238560553                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1432                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1432                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1432                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1432                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1432                       # number of overall misses
system.cpu.icache.overall_misses::total          1432                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    123201000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123201000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    123201000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123201000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    123201000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123201000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    238561985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    238561985                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    238561985                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    238561985                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    238561985                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    238561985                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 86034.217877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86034.217877                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 86034.217877                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86034.217877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 86034.217877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86034.217877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1260                       # number of writebacks
system.cpu.icache.writebacks::total              1260                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          172                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1260                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    110811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110811000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    110811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110811000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    110811000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110811000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 87945.238095                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87945.238095                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 87945.238095                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87945.238095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 87945.238095                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87945.238095                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   4069341                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    15356633                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4102109                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.743595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       14.121140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        244.431746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     9.959092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32499.488023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.991806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157139333                       # Number of tag accesses
system.l2.tags.data_accesses                157139333                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4514021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4514021                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1258                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1258                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1613977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1613977                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           60                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 60                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3890092                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3890092                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            60                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5504069                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5504129                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           60                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5504069                       # number of overall hits
system.l2.overall_hits::total                 5504129                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data      1253438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1253438                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1200                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1200                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      2813369                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2813369                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1200                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4066807                       # number of demand (read+write) misses
system.l2.demand_misses::total                4068007                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1200                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4066807                       # number of overall misses
system.l2.overall_misses::total               4068007                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 115564997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  115564997000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    108202500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108202500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 265090102000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 265090102000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    108202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 380655099000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     380763301500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    108202500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 380655099000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    380763301500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4514021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4514021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1258                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2867415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2867415                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6703461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6703461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1260                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      9570876                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9572136                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1260                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      9570876                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9572136                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.437132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.437132                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.419689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.419689                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.424915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424984                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.424915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424984                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92198.415079                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92198.415079                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 90168.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90168.750000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94225.145013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94225.145013                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 90168.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93600.482885                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93599.470576                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 90168.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93600.482885                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93599.470576                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1674051                       # number of writebacks
system.l2.writebacks::total                   1674051                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1253438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1253438                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1191                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      2813369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2813369                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4066807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4067998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4066807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4067998                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 103030617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 103030617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     95545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95545000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 236956412000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 236956412000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     95545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 339987029000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 340082574000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     95545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 339987029000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 340082574000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.437132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.437132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.945238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.945238                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.419689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.419689                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.945238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.424915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.945238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.424915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424983                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82198.415079                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82198.415079                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 80222.502099                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80222.502099                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 84225.145013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84225.145013                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 80222.502099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83600.482885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83599.493903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 80222.502099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83600.482885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83599.493903                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       8135935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      4067966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2814560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1674051                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2393886                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1253438                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1253438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2814560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12203933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12203933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    367491136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               367491136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4067998                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4067998    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4067998                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7416069500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10948921500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21630267                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     21340295                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        57279                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     20258683                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        20249574                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.955037                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS              47                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1308605289500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1140845651                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    238635126                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1000953375                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21630267                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     20249621                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             901989181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          132638                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          235                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         238561985                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         28555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1140690861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.999805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.281721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        654228123     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        115308649     10.11%     67.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         88302444      7.74%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        282851645     24.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1140690861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.018960                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.877378                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        176260824                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     522482931                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         402859339                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      39056997                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          30725                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20228237                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         35597                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1139886126                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        244548                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          30725                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        196020367                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       340318964                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         418182547                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     186138214                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1139774088                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         57418                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      34194832                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         166659                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       95541674                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       55886863                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       266410                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1943813066                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8677956830                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    750555043                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1552033679                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1943397345                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           415668                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          85138475                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    203396616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    109980617                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4398856                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       470508                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1139731825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1143959524                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        15002                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       242717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       722041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1140690861                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.002866                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.283143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    605364943     53.07%     53.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    171389802     15.03%     68.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    179364266     15.72%     83.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    142120594     12.46%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     31080265      2.72%     99.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7654949      0.67%     99.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1794409      0.16%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1255915      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       665718      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1140690861                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        23470880     35.29%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             20      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      6979105     10.49%     45.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      8856143     13.32%     59.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv      1419944      2.14%     61.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      9123495     13.72%     74.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      4165268      6.26%     81.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      7653376     11.51%     92.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         7782      0.01%     92.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2471939      3.72%     96.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2358553      3.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     418337696     36.57%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        41763      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     62955683      5.50%     42.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     31566955      2.76%     44.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            3      0.00%     44.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     17021333      1.49%     46.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc    157362454     13.76%     60.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     74030496      6.47%     66.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     64882475      5.67%     72.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       104544      0.01%     72.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     38520106      3.37%     75.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36141347      3.16%     78.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    169162487     14.79%     93.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     73832181      6.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1143959524                       # Type of FU issued
system.switch_cpus.iq.rate                   1.002729                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            66506505                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.058137                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2218559855                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    523865742                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    523615738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1276571557                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    616118941                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    615991547                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      553247165                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       657218864                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13389514                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        77169                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          607                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10154                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18323                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4736994                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          30725                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          165147                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      21785618                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1139731826                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     203396616                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    109980617                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      21769877                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10154                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         2641                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        19053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        21694                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1143918771                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     207659797                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        40749                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            317631562                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         21585155                       # Number of branches executed
system.switch_cpus.iew.exec_stores          109971765                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.002694                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1139608114                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1139607285                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         499357436                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         994409884                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.998915                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.502165                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       190650                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        21685                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1140644830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.998987                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.213076                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    857933884     75.21%     75.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     62931723      5.52%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     55785084      4.89%     85.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40316805      3.53%     89.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20104021      1.76%     90.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14258504      1.25%     92.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7266600      0.64%     92.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7657091      0.67%     93.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     74391118      6.52%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1140644830                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1139489091                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              313281737                       # Number of memory references committed
system.switch_cpus.commit.loads             203319444                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21564456                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          615954249                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         680994697                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    418265589     36.71%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41733      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            1      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     62952523      5.52%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     31565681      2.77%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            3      0.00%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     17020286      1.49%     46.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc    157351325     13.81%     60.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     74028258      6.50%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     64877411      5.69%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       104544      0.01%     72.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     37523793      3.29%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     36138044      3.17%     78.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    165795651     14.55%     93.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     73824249      6.48%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1139489091                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      74391118                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2205933453                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2279405681                       # The number of ROB writes
system.switch_cpus.timesIdled                    1484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  154790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1139489091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.140846                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.140846                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.876543                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.876543                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        730481275                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       360618570                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1505398789                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        880612887                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4073369617                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442061251                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4990281485                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260251930                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     19144272                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9572140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10523                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1472                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1308605289500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6704721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6188072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7452145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2867415                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2867415                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1260                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6703461                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28712628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28716408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       161280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    901433408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              901594688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4069341                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107139264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13641477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000880                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029671                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13629478     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11992      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13641477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14087417000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1895489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14356314998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
