<DOC>
<DOCNO>EP-0654817</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Process for fabrication of a matrix of thin film transistors
</INVENTION-TITLE>
<CLASSIFICATIONS>G02F1136	H01L2102	G02F11362	H01L2170	H01L2184	G02F11368	H01L29786	G02F113	H01L2712	H01L2712	G02F11333	H01L2966	H01L2978	H01L21336	H01L2177	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G02F	H01L	G02F	H01L	H01L	G02F	H01L	G02F	H01L	H01L	G02F	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G02F1	H01L21	G02F1	H01L21	H01L21	G02F1	H01L29	G02F1	H01L27	H01L27	G02F1	H01L29	H01L29	H01L21	H01L21	</CLASSIFICATIONS-FOURTH>
<APPLICANTS>
<APPLICANT-NAME>
LUEDER ERNST
</APPLICANT-NAME>
<APPLICANT-NAME>
LUEDER, ERNST, PROF. DR.-ING. HABIL.
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
GLUECK JOACHIM
</INVENTOR-NAME>
<INVENTOR-NAME>
GLUECK, JOACHIM
</INVENTOR-NAME>
</INVENTORS>
<CLAIMS>
A process for producing a matrix of thin film transistors with storage capacitors, 
particularly for liquid crystal displays, characterised by the steps: 


A. depositing a first electrically conductive layer on a substrate (10) and 
structuring as lines (11) of the thin film transistor matrix, as gate contacts (G) 

of the transistors (19) and as electrodes (12) of the storage capacitors (21) in 
a first masking step, 
B. depositing a gate insulator (13) for the thin film transistors (19), 
C. depositing a semiconductor (15), of a-Si:H in particular, 
D. depositing a p- or n-doped semiconductor (15) as the drain and source contacts 
(D, S) of the thin film transistors (19), 
E. depositing and structuring a second electrically conductive layer (16) for the 
columns (23) of the thin film transistor matrix, for the drain and source 

contacts (D, S) of the thin film transistors (19) and for the backplate 
electrodes (25) of the storage capacitors (21) in a second masking step, 
F. plasma-etching the doped semiconductor layer (15) using the second 
conductive layer (16) as a mask, wherein the end of the etching process is 

ascertained by observing the optical emission of the etching plasma, 
G. structuring the undoped semiconductor layer (14) in a third masking step, 
H. depositing and structuring a transparent conductive layer (18) as an image spot 
electrode (20), and a second metallising of the columns (23) and for the  

 
conductive connection of the drain contacts (D) of the thin film transistors (19) 

to the backplate electrodes of the storage capacitors (21) in a fourth masking 
step, 
I. depositing a transparent passivation layer (22). 
A process for producing a matrix of thin film transistors with storage capacitors, 
particularly for liquid crystal displays, characterised by the steps: 


A. depositing a first electrically conductive layer on a substrate (10') and 
structuring as lines (11') of the thin film transistor matrix, as gate contacts (G) 

of the transistors (19') and as electrodes (12') of the storage capacitors (21') 
in a first masking step, 
B. depositing a gate insulator (13') for the thin film transistors (19'), 
C. depositing a semiconductor (14'), of a-Si:H in particular, 
D. depositing a p- or n-doped semiconductor (15') as drain and source contacts 
(D, S) of the thin film transistors (19'), 
E. depositing and structuring a second electrically conductive layer (16') for the 
columns (23') of the thin film transistor matrix, for the drain and source 

contacts (D, S) of the thin film transistors (19') and for the backplate 
electrodes of the storage capacitors (21') in a second masking step, 
F. plasma-etching the doped semiconductor layer (15') using the second 
conductive layer (16') as a mask, wherein the end of the etching process is 

ascertained by observing the optical emission of the etching plasma, 
G. structuring the undoped semiconductor layer (14') in a third masking step,  
 
H. depositing and structuring a transparent insulator (40) in a fourth masking 
step, wherein the insulator (40) is removed at the connecting points of the 

matrix, at the drain contacts (D) of the thin film transistors (19') and at the 
backplate electrode (25') of the storage capacitors (21'), 
I. depositing and structuring a transparent conductive layer (45) in a fifth 
masking step. 
A process according to claim 1 or 2, characterised in that the intensity of the optical 
emission of the etching plasma at 240.4 nm is measured for monitoring the end of the 

etching of the doped semiconductor layer (15, 15'). 
A process according to claim 2 or 3, characterised in that in the fourth masking step 
the transparent insulator (40) is also removed in the region of the image spot 

electrodes (44) of a liquid crystal display. 
A process according to any one of claims 2 to 4, characterised in that the transparent 
conductive layer (45) is structured in such a way that a direct conductive connection 

is produced to the drain contacts (D) of the thin film transistors (19'), to the columns 
(23'), and to the backplate electrode (25') of the storage capacitor (21'). 
A process according to any one of claims 2 to 5, characterised in that the transparent 
conductive layer (45) covers the connecting points of the columns (23') and lines 

(11') and constitutes a second metallisation of the columns (23'). 
A process according to any one of claims 1 to 6, characterised in that the gate 
insulator (13, 13') is also structured together with the undoped semiconductor (14, 

14'). 
A process according to any one of claims 1 to 7, characterised in that the first 
conductive layer consists of chromium, aluminium, molybdenum, tantalum or 

combinations of these metals.  
 
A process according to any one of claims 1 to 8, characterised in that 400 nm SiN
x
 
as the gate insulator (13, 13'), 130 nm a-Si:H as the semiconductor (14, 14') and 50 

nm n
+
-a-Si:H as the drain and source contacts (D, S) are deposited in succession on 
the substrate (10, 10') with a 200 nm chromium layer for the lines (11, 11') of the 

matrix, for the gate contacts (G) of the transistors (19, 19') and for the base 
electrodes (12, 12') of the storage capacitors (21, 21'). 
A process according to any one of claims 1 to 9, characterised in that deposition of 
the gate insulator (13, 13'), of the semiconductor (14, 14') and of the doped 

semiconductor (15, 15') for the drain and source contacts (D, S) is effected without 
interrupting the vacuum in a PECVD system. 
A process according to any one of claims 1 to 10, characterised in that in all the 
etching steps the insulator layer (13, 13') is protected by the second conductive layer 

(16, 16') at the crossover points of the lines (11, 11') and the columns (23, 23'). 
</CLAIMS>
</TEXT>
</DOC>
