
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//swapon_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004024f8 <.init>:
  4024f8:	stp	x29, x30, [sp, #-16]!
  4024fc:	mov	x29, sp
  402500:	bl	402c80 <ferror@plt+0x60>
  402504:	ldp	x29, x30, [sp], #16
  402508:	ret

Disassembly of section .plt:

0000000000402510 <mnt_table_set_parser_errcb@plt-0x20>:
  402510:	stp	x16, x30, [sp, #-16]!
  402514:	adrp	x16, 419000 <ferror@plt+0x163e0>
  402518:	ldr	x17, [x16, #4088]
  40251c:	add	x16, x16, #0xff8
  402520:	br	x17
  402524:	nop
  402528:	nop
  40252c:	nop

0000000000402530 <mnt_table_set_parser_errcb@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402534:	ldr	x17, [x16]
  402538:	add	x16, x16, #0x0
  40253c:	br	x17

0000000000402540 <memcpy@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402544:	ldr	x17, [x16, #8]
  402548:	add	x16, x16, #0x8
  40254c:	br	x17

0000000000402550 <mnt_fs_get_source@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402554:	ldr	x17, [x16, #16]
  402558:	add	x16, x16, #0x10
  40255c:	br	x17

0000000000402560 <_exit@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402564:	ldr	x17, [x16, #24]
  402568:	add	x16, x16, #0x18
  40256c:	br	x17

0000000000402570 <setuid@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402574:	ldr	x17, [x16, #32]
  402578:	add	x16, x16, #0x20
  40257c:	br	x17

0000000000402580 <strtoul@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402584:	ldr	x17, [x16, #40]
  402588:	add	x16, x16, #0x28
  40258c:	br	x17

0000000000402590 <strlen@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402594:	ldr	x17, [x16, #48]
  402598:	add	x16, x16, #0x30
  40259c:	br	x17

00000000004025a0 <fputs@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025a4:	ldr	x17, [x16, #56]
  4025a8:	add	x16, x16, #0x38
  4025ac:	br	x17

00000000004025b0 <exit@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025b4:	ldr	x17, [x16, #64]
  4025b8:	add	x16, x16, #0x40
  4025bc:	br	x17

00000000004025c0 <mnt_unref_table@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025c4:	ldr	x17, [x16, #72]
  4025c8:	add	x16, x16, #0x48
  4025cc:	br	x17

00000000004025d0 <dup@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025d4:	ldr	x17, [x16, #80]
  4025d8:	add	x16, x16, #0x50
  4025dc:	br	x17

00000000004025e0 <scols_line_refer_data@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025e4:	ldr	x17, [x16, #88]
  4025e8:	add	x16, x16, #0x58
  4025ec:	br	x17

00000000004025f0 <strtoimax@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4025f4:	ldr	x17, [x16, #96]
  4025f8:	add	x16, x16, #0x60
  4025fc:	br	x17

0000000000402600 <blkid_probe_lookup_value@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402604:	ldr	x17, [x16, #104]
  402608:	add	x16, x16, #0x68
  40260c:	br	x17

0000000000402610 <strtod@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402614:	ldr	x17, [x16, #112]
  402618:	add	x16, x16, #0x70
  40261c:	br	x17

0000000000402620 <geteuid@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402624:	ldr	x17, [x16, #120]
  402628:	add	x16, x16, #0x78
  40262c:	br	x17

0000000000402630 <scols_table_enable_noheadings@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402634:	ldr	x17, [x16, #128]
  402638:	add	x16, x16, #0x80
  40263c:	br	x17

0000000000402640 <scols_table_new_column@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402644:	ldr	x17, [x16, #136]
  402648:	add	x16, x16, #0x88
  40264c:	br	x17

0000000000402650 <mnt_table_find_source@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402654:	ldr	x17, [x16, #144]
  402658:	add	x16, x16, #0x90
  40265c:	br	x17

0000000000402660 <blkid_new_probe_from_filename@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402664:	ldr	x17, [x16, #152]
  402668:	add	x16, x16, #0x98
  40266c:	br	x17

0000000000402670 <blkid_probe_enable_superblocks@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402674:	ldr	x17, [x16, #160]
  402678:	add	x16, x16, #0xa0
  40267c:	br	x17

0000000000402680 <getuid@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402684:	ldr	x17, [x16, #168]
  402688:	add	x16, x16, #0xa8
  40268c:	br	x17

0000000000402690 <mnt_table_next_fs@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402694:	ldr	x17, [x16, #176]
  402698:	add	x16, x16, #0xb0
  40269c:	br	x17

00000000004026a0 <__cxa_atexit@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026a4:	ldr	x17, [x16, #184]
  4026a8:	add	x16, x16, #0xb8
  4026ac:	br	x17

00000000004026b0 <fputc@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026b4:	ldr	x17, [x16, #192]
  4026b8:	add	x16, x16, #0xc0
  4026bc:	br	x17

00000000004026c0 <scols_table_enable_raw@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026c4:	ldr	x17, [x16, #200]
  4026c8:	add	x16, x16, #0xc8
  4026cc:	br	x17

00000000004026d0 <mnt_new_iter@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026d4:	ldr	x17, [x16, #208]
  4026d8:	add	x16, x16, #0xd0
  4026dc:	br	x17

00000000004026e0 <fork@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026e4:	ldr	x17, [x16, #216]
  4026e8:	add	x16, x16, #0xd8
  4026ec:	br	x17

00000000004026f0 <blkid_do_safeprobe@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4026f4:	ldr	x17, [x16, #224]
  4026f8:	add	x16, x16, #0xe0
  4026fc:	br	x17

0000000000402700 <lseek@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402704:	ldr	x17, [x16, #232]
  402708:	add	x16, x16, #0xe8
  40270c:	br	x17

0000000000402710 <snprintf@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402714:	ldr	x17, [x16, #240]
  402718:	add	x16, x16, #0xf0
  40271c:	br	x17

0000000000402720 <localeconv@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402724:	ldr	x17, [x16, #248]
  402728:	add	x16, x16, #0xf8
  40272c:	br	x17

0000000000402730 <fileno@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402734:	ldr	x17, [x16, #256]
  402738:	add	x16, x16, #0x100
  40273c:	br	x17

0000000000402740 <fsync@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402744:	ldr	x17, [x16, #264]
  402748:	add	x16, x16, #0x108
  40274c:	br	x17

0000000000402750 <atoi@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402754:	ldr	x17, [x16, #272]
  402758:	add	x16, x16, #0x110
  40275c:	br	x17

0000000000402760 <malloc@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402764:	ldr	x17, [x16, #280]
  402768:	add	x16, x16, #0x118
  40276c:	br	x17

0000000000402770 <open@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402774:	ldr	x17, [x16, #288]
  402778:	add	x16, x16, #0x120
  40277c:	br	x17

0000000000402780 <mnt_new_table@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402784:	ldr	x17, [x16, #296]
  402788:	add	x16, x16, #0x128
  40278c:	br	x17

0000000000402790 <mnt_resolve_spec@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402794:	ldr	x17, [x16, #304]
  402798:	add	x16, x16, #0x130
  40279c:	br	x17

00000000004027a0 <mnt_fs_get_priority@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027a4:	ldr	x17, [x16, #312]
  4027a8:	add	x16, x16, #0x138
  4027ac:	br	x17

00000000004027b0 <strncmp@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027b4:	ldr	x17, [x16, #320]
  4027b8:	add	x16, x16, #0x140
  4027bc:	br	x17

00000000004027c0 <bindtextdomain@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027c4:	ldr	x17, [x16, #328]
  4027c8:	add	x16, x16, #0x148
  4027cc:	br	x17

00000000004027d0 <__libc_start_main@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027d4:	ldr	x17, [x16, #336]
  4027d8:	add	x16, x16, #0x150
  4027dc:	br	x17

00000000004027e0 <fgetc@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027e4:	ldr	x17, [x16, #344]
  4027e8:	add	x16, x16, #0x158
  4027ec:	br	x17

00000000004027f0 <scols_new_table@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4027f4:	ldr	x17, [x16, #352]
  4027f8:	add	x16, x16, #0x160
  4027fc:	br	x17

0000000000402800 <mnt_table_parse_swaps@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402804:	ldr	x17, [x16, #360]
  402808:	add	x16, x16, #0x168
  40280c:	br	x17

0000000000402810 <blkid_probe_set_superblocks_flags@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402814:	ldr	x17, [x16, #368]
  402818:	add	x16, x16, #0x170
  40281c:	br	x17

0000000000402820 <mnt_fs_get_swaptype@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402824:	ldr	x17, [x16, #376]
  402828:	add	x16, x16, #0x178
  40282c:	br	x17

0000000000402830 <realloc@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402834:	ldr	x17, [x16, #384]
  402838:	add	x16, x16, #0x180
  40283c:	br	x17

0000000000402840 <getpagesize@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402844:	ldr	x17, [x16, #392]
  402848:	add	x16, x16, #0x188
  40284c:	br	x17

0000000000402850 <strdup@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402854:	ldr	x17, [x16, #400]
  402858:	add	x16, x16, #0x190
  40285c:	br	x17

0000000000402860 <scols_table_new_line@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402864:	ldr	x17, [x16, #408]
  402868:	add	x16, x16, #0x198
  40286c:	br	x17

0000000000402870 <scols_unref_table@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402874:	ldr	x17, [x16, #416]
  402878:	add	x16, x16, #0x1a0
  40287c:	br	x17

0000000000402880 <close@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402884:	ldr	x17, [x16, #424]
  402888:	add	x16, x16, #0x1a8
  40288c:	br	x17

0000000000402890 <__gmon_start__@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402894:	ldr	x17, [x16, #432]
  402898:	add	x16, x16, #0x1b0
  40289c:	br	x17

00000000004028a0 <write@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028a4:	ldr	x17, [x16, #440]
  4028a8:	add	x16, x16, #0x1b8
  4028ac:	br	x17

00000000004028b0 <blkid_probe_filter_superblocks_type@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028b4:	ldr	x17, [x16, #448]
  4028b8:	add	x16, x16, #0x1c0
  4028bc:	br	x17

00000000004028c0 <strtoumax@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028c4:	ldr	x17, [x16, #456]
  4028c8:	add	x16, x16, #0x1c8
  4028cc:	br	x17

00000000004028d0 <abort@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028d4:	ldr	x17, [x16, #464]
  4028d8:	add	x16, x16, #0x1d0
  4028dc:	br	x17

00000000004028e0 <setgid@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028e4:	ldr	x17, [x16, #472]
  4028e8:	add	x16, x16, #0x1d8
  4028ec:	br	x17

00000000004028f0 <access@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4028f4:	ldr	x17, [x16, #480]
  4028f8:	add	x16, x16, #0x1e0
  4028fc:	br	x17

0000000000402900 <textdomain@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402904:	ldr	x17, [x16, #488]
  402908:	add	x16, x16, #0x1e8
  40290c:	br	x17

0000000000402910 <mnt_init_debug@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402914:	ldr	x17, [x16, #496]
  402918:	add	x16, x16, #0x1f0
  40291c:	br	x17

0000000000402920 <execvp@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402924:	ldr	x17, [x16, #504]
  402928:	add	x16, x16, #0x1f8
  40292c:	br	x17

0000000000402930 <getopt_long@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402934:	ldr	x17, [x16, #512]
  402938:	add	x16, x16, #0x200
  40293c:	br	x17

0000000000402940 <strcmp@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402944:	ldr	x17, [x16, #520]
  402948:	add	x16, x16, #0x208
  40294c:	br	x17

0000000000402950 <warn@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402954:	ldr	x17, [x16, #528]
  402958:	add	x16, x16, #0x210
  40295c:	br	x17

0000000000402960 <__ctype_b_loc@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402964:	ldr	x17, [x16, #536]
  402968:	add	x16, x16, #0x218
  40296c:	br	x17

0000000000402970 <mnt_table_is_empty@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402974:	ldr	x17, [x16, #544]
  402978:	add	x16, x16, #0x220
  40297c:	br	x17

0000000000402980 <mnt_new_cache@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402984:	ldr	x17, [x16, #552]
  402988:	add	x16, x16, #0x228
  40298c:	br	x17

0000000000402990 <strtol@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402994:	ldr	x17, [x16, #560]
  402998:	add	x16, x16, #0x230
  40299c:	br	x17

00000000004029a0 <mnt_fs_get_option@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029a4:	ldr	x17, [x16, #568]
  4029a8:	add	x16, x16, #0x238
  4029ac:	br	x17

00000000004029b0 <mnt_free_iter@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029b4:	ldr	x17, [x16, #576]
  4029b8:	add	x16, x16, #0x240
  4029bc:	br	x17

00000000004029c0 <mnt_unref_cache@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029c4:	ldr	x17, [x16, #584]
  4029c8:	add	x16, x16, #0x248
  4029cc:	br	x17

00000000004029d0 <free@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029d4:	ldr	x17, [x16, #592]
  4029d8:	add	x16, x16, #0x250
  4029dc:	br	x17

00000000004029e0 <mnt_optstr_get_option@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029e4:	ldr	x17, [x16, #600]
  4029e8:	add	x16, x16, #0x258
  4029ec:	br	x17

00000000004029f0 <getgid@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  4029f4:	ldr	x17, [x16, #608]
  4029f8:	add	x16, x16, #0x260
  4029fc:	br	x17

0000000000402a00 <mnt_table_find_next_fs@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a04:	ldr	x17, [x16, #616]
  402a08:	add	x16, x16, #0x268
  402a0c:	br	x17

0000000000402a10 <mnt_table_set_cache@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a14:	ldr	x17, [x16, #624]
  402a18:	add	x16, x16, #0x270
  402a1c:	br	x17

0000000000402a20 <strncasecmp@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a24:	ldr	x17, [x16, #632]
  402a28:	add	x16, x16, #0x278
  402a2c:	br	x17

0000000000402a30 <vasprintf@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a34:	ldr	x17, [x16, #640]
  402a38:	add	x16, x16, #0x280
  402a3c:	br	x17

0000000000402a40 <strndup@plt>:
  402a40:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a44:	ldr	x17, [x16, #648]
  402a48:	add	x16, x16, #0x288
  402a4c:	br	x17

0000000000402a50 <strspn@plt>:
  402a50:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a54:	ldr	x17, [x16, #656]
  402a58:	add	x16, x16, #0x290
  402a5c:	br	x17

0000000000402a60 <strchr@plt>:
  402a60:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a64:	ldr	x17, [x16, #664]
  402a68:	add	x16, x16, #0x298
  402a6c:	br	x17

0000000000402a70 <mnt_resolve_tag@plt>:
  402a70:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a74:	ldr	x17, [x16, #672]
  402a78:	add	x16, x16, #0x2a0
  402a7c:	br	x17

0000000000402a80 <mnt_get_fstab_path@plt>:
  402a80:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a84:	ldr	x17, [x16, #680]
  402a88:	add	x16, x16, #0x2a8
  402a8c:	br	x17

0000000000402a90 <blkid_free_probe@plt>:
  402a90:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402a94:	ldr	x17, [x16, #688]
  402a98:	add	x16, x16, #0x2b0
  402a9c:	br	x17

0000000000402aa0 <mnt_fs_get_size@plt>:
  402aa0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402aa4:	ldr	x17, [x16, #696]
  402aa8:	add	x16, x16, #0x2b8
  402aac:	br	x17

0000000000402ab0 <fflush@plt>:
  402ab0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402ab4:	ldr	x17, [x16, #704]
  402ab8:	add	x16, x16, #0x2c0
  402abc:	br	x17

0000000000402ac0 <swapon@plt>:
  402ac0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402ac4:	ldr	x17, [x16, #712]
  402ac8:	add	x16, x16, #0x2c8
  402acc:	br	x17

0000000000402ad0 <scols_print_table@plt>:
  402ad0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402ad4:	ldr	x17, [x16, #720]
  402ad8:	add	x16, x16, #0x2d0
  402adc:	br	x17

0000000000402ae0 <warnx@plt>:
  402ae0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402ae4:	ldr	x17, [x16, #728]
  402ae8:	add	x16, x16, #0x2d8
  402aec:	br	x17

0000000000402af0 <read@plt>:
  402af0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402af4:	ldr	x17, [x16, #736]
  402af8:	add	x16, x16, #0x2e0
  402afc:	br	x17

0000000000402b00 <memchr@plt>:
  402b00:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b04:	ldr	x17, [x16, #744]
  402b08:	add	x16, x16, #0x2e8
  402b0c:	br	x17

0000000000402b10 <__fxstat@plt>:
  402b10:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b14:	ldr	x17, [x16, #752]
  402b18:	add	x16, x16, #0x2f0
  402b1c:	br	x17

0000000000402b20 <dcgettext@plt>:
  402b20:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b24:	ldr	x17, [x16, #760]
  402b28:	add	x16, x16, #0x2f8
  402b2c:	br	x17

0000000000402b30 <mnt_fs_is_swaparea@plt>:
  402b30:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b34:	ldr	x17, [x16, #768]
  402b38:	add	x16, x16, #0x300
  402b3c:	br	x17

0000000000402b40 <mnt_fs_get_usedsize@plt>:
  402b40:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b44:	ldr	x17, [x16, #776]
  402b48:	add	x16, x16, #0x308
  402b4c:	br	x17

0000000000402b50 <errx@plt>:
  402b50:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b54:	ldr	x17, [x16, #784]
  402b58:	add	x16, x16, #0x310
  402b5c:	br	x17

0000000000402b60 <mnt_fs_get_options@plt>:
  402b60:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b64:	ldr	x17, [x16, #792]
  402b68:	add	x16, x16, #0x318
  402b6c:	br	x17

0000000000402b70 <strcspn@plt>:
  402b70:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b74:	ldr	x17, [x16, #800]
  402b78:	add	x16, x16, #0x320
  402b7c:	br	x17

0000000000402b80 <printf@plt>:
  402b80:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b84:	ldr	x17, [x16, #808]
  402b88:	add	x16, x16, #0x328
  402b8c:	br	x17

0000000000402b90 <mnt_table_parse_fstab@plt>:
  402b90:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402b94:	ldr	x17, [x16, #816]
  402b98:	add	x16, x16, #0x330
  402b9c:	br	x17

0000000000402ba0 <__assert_fail@plt>:
  402ba0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402ba4:	ldr	x17, [x16, #824]
  402ba8:	add	x16, x16, #0x338
  402bac:	br	x17

0000000000402bb0 <__errno_location@plt>:
  402bb0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402bb4:	ldr	x17, [x16, #832]
  402bb8:	add	x16, x16, #0x340
  402bbc:	br	x17

0000000000402bc0 <waitpid@plt>:
  402bc0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402bc4:	ldr	x17, [x16, #840]
  402bc8:	add	x16, x16, #0x348
  402bcc:	br	x17

0000000000402bd0 <fprintf@plt>:
  402bd0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402bd4:	ldr	x17, [x16, #848]
  402bd8:	add	x16, x16, #0x350
  402bdc:	br	x17

0000000000402be0 <scols_init_debug@plt>:
  402be0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402be4:	ldr	x17, [x16, #856]
  402be8:	add	x16, x16, #0x358
  402bec:	br	x17

0000000000402bf0 <err@plt>:
  402bf0:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402bf4:	ldr	x17, [x16, #864]
  402bf8:	add	x16, x16, #0x360
  402bfc:	br	x17

0000000000402c00 <ioctl@plt>:
  402c00:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402c04:	ldr	x17, [x16, #872]
  402c08:	add	x16, x16, #0x368
  402c0c:	br	x17

0000000000402c10 <setlocale@plt>:
  402c10:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402c14:	ldr	x17, [x16, #880]
  402c18:	add	x16, x16, #0x370
  402c1c:	br	x17

0000000000402c20 <ferror@plt>:
  402c20:	adrp	x16, 41a000 <ferror@plt+0x173e0>
  402c24:	ldr	x17, [x16, #888]
  402c28:	add	x16, x16, #0x378
  402c2c:	br	x17

Disassembly of section .text:

0000000000402c30 <.text>:
  402c30:	mov	x29, #0x0                   	// #0
  402c34:	mov	x30, #0x0                   	// #0
  402c38:	mov	x5, x0
  402c3c:	ldr	x1, [sp]
  402c40:	add	x2, sp, #0x8
  402c44:	mov	x6, sp
  402c48:	movz	x0, #0x0, lsl #48
  402c4c:	movk	x0, #0x0, lsl #32
  402c50:	movk	x0, #0x40, lsl #16
  402c54:	movk	x0, #0x2d80
  402c58:	movz	x3, #0x0, lsl #48
  402c5c:	movk	x3, #0x0, lsl #32
  402c60:	movk	x3, #0x40, lsl #16
  402c64:	movk	x3, #0x7428
  402c68:	movz	x4, #0x0, lsl #48
  402c6c:	movk	x4, #0x0, lsl #32
  402c70:	movk	x4, #0x40, lsl #16
  402c74:	movk	x4, #0x74a8
  402c78:	bl	4027d0 <__libc_start_main@plt>
  402c7c:	bl	4028d0 <abort@plt>
  402c80:	adrp	x0, 419000 <ferror@plt+0x163e0>
  402c84:	ldr	x0, [x0, #4064]
  402c88:	cbz	x0, 402c90 <ferror@plt+0x70>
  402c8c:	b	402890 <__gmon_start__@plt>
  402c90:	ret
  402c94:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402c98:	add	x0, x0, #0x478
  402c9c:	adrp	x1, 41a000 <ferror@plt+0x173e0>
  402ca0:	add	x1, x1, #0x478
  402ca4:	cmp	x0, x1
  402ca8:	b.eq	402cdc <ferror@plt+0xbc>  // b.none
  402cac:	stp	x29, x30, [sp, #-32]!
  402cb0:	mov	x29, sp
  402cb4:	adrp	x0, 407000 <ferror@plt+0x43e0>
  402cb8:	ldr	x0, [x0, #1256]
  402cbc:	str	x0, [sp, #24]
  402cc0:	mov	x1, x0
  402cc4:	cbz	x1, 402cd4 <ferror@plt+0xb4>
  402cc8:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402ccc:	add	x0, x0, #0x478
  402cd0:	blr	x1
  402cd4:	ldp	x29, x30, [sp], #32
  402cd8:	ret
  402cdc:	ret
  402ce0:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402ce4:	add	x0, x0, #0x478
  402ce8:	adrp	x1, 41a000 <ferror@plt+0x173e0>
  402cec:	add	x1, x1, #0x478
  402cf0:	sub	x0, x0, x1
  402cf4:	lsr	x1, x0, #63
  402cf8:	add	x0, x1, x0, asr #3
  402cfc:	cmp	xzr, x0, asr #1
  402d00:	b.eq	402d38 <ferror@plt+0x118>  // b.none
  402d04:	stp	x29, x30, [sp, #-32]!
  402d08:	mov	x29, sp
  402d0c:	asr	x1, x0, #1
  402d10:	adrp	x0, 407000 <ferror@plt+0x43e0>
  402d14:	ldr	x0, [x0, #1264]
  402d18:	str	x0, [sp, #24]
  402d1c:	mov	x2, x0
  402d20:	cbz	x2, 402d30 <ferror@plt+0x110>
  402d24:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402d28:	add	x0, x0, #0x478
  402d2c:	blr	x2
  402d30:	ldp	x29, x30, [sp], #32
  402d34:	ret
  402d38:	ret
  402d3c:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402d40:	ldrb	w0, [x0, #1184]
  402d44:	cbnz	w0, 402d68 <ferror@plt+0x148>
  402d48:	stp	x29, x30, [sp, #-16]!
  402d4c:	mov	x29, sp
  402d50:	bl	402c94 <ferror@plt+0x74>
  402d54:	adrp	x0, 41a000 <ferror@plt+0x173e0>
  402d58:	mov	w1, #0x1                   	// #1
  402d5c:	strb	w1, [x0, #1184]
  402d60:	ldp	x29, x30, [sp], #16
  402d64:	ret
  402d68:	ret
  402d6c:	stp	x29, x30, [sp, #-16]!
  402d70:	mov	x29, sp
  402d74:	bl	402ce0 <ferror@plt+0xc0>
  402d78:	ldp	x29, x30, [sp], #16
  402d7c:	ret
  402d80:	sub	sp, sp, #0xe0
  402d84:	stp	x20, x19, [sp, #208]
  402d88:	mov	x19, x1
  402d8c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  402d90:	stp	x29, x30, [sp, #128]
  402d94:	stp	x22, x21, [sp, #192]
  402d98:	add	x29, sp, #0x80
  402d9c:	mov	w21, w0
  402da0:	add	x1, x1, #0xda3
  402da4:	mov	w0, #0x6                   	// #6
  402da8:	stp	x28, x27, [sp, #144]
  402dac:	stp	x26, x25, [sp, #160]
  402db0:	stp	x24, x23, [sp, #176]
  402db4:	stp	xzr, xzr, [x29, #-24]
  402db8:	stur	wzr, [x29, #-8]
  402dbc:	bl	402c10 <setlocale@plt>
  402dc0:	adrp	x20, 407000 <ferror@plt+0x43e0>
  402dc4:	add	x20, x20, #0x918
  402dc8:	adrp	x1, 407000 <ferror@plt+0x43e0>
  402dcc:	add	x1, x1, #0x923
  402dd0:	mov	x0, x20
  402dd4:	bl	4027c0 <bindtextdomain@plt>
  402dd8:	mov	x0, x20
  402ddc:	bl	402900 <textdomain@plt>
  402de0:	bl	403254 <ferror@plt+0x634>
  402de4:	movi	v0.2d, #0x0
  402de8:	mov	w8, #0xffffffff            	// #-1
  402dec:	mov	w0, wzr
  402df0:	add	x24, sp, #0x10
  402df4:	stur	q0, [sp, #76]
  402df8:	stp	q0, q0, [sp, #48]
  402dfc:	stp	q0, q0, [sp, #16]
  402e00:	str	w8, [sp, #80]
  402e04:	bl	402910 <mnt_init_debug@plt>
  402e08:	bl	402980 <mnt_new_cache@plt>
  402e0c:	adrp	x25, 41a000 <ferror@plt+0x173e0>
  402e10:	adrp	x2, 407000 <ferror@plt+0x43e0>
  402e14:	adrp	x3, 407000 <ferror@plt+0x43e0>
  402e18:	str	x0, [x25, #1200]
  402e1c:	add	x2, x2, #0x935
  402e20:	add	x3, x3, #0x588
  402e24:	mov	w0, w21
  402e28:	mov	x1, x19
  402e2c:	mov	x4, xzr
  402e30:	bl	402930 <getopt_long@plt>
  402e34:	cmn	w0, #0x1
  402e38:	b.eq	403034 <ferror@plt+0x414>  // b.none
  402e3c:	adrp	x26, 407000 <ferror@plt+0x43e0>
  402e40:	adrp	x22, 407000 <ferror@plt+0x43e0>
  402e44:	adrp	x23, 407000 <ferror@plt+0x43e0>
  402e48:	mov	w28, w0
  402e4c:	mov	x20, xzr
  402e50:	add	x26, x26, #0x4f8
  402e54:	add	x22, x22, #0x935
  402e58:	add	x23, x23, #0x588
  402e5c:	adrp	x27, 41a000 <ferror@plt+0x173e0>
  402e60:	b	402e94 <ferror@plt+0x274>
  402e64:	ldrb	w8, [sp, #88]
  402e68:	orr	w8, w8, #0x8
  402e6c:	strb	w8, [sp, #88]
  402e70:	mov	w0, w21
  402e74:	mov	x1, x19
  402e78:	mov	x2, x22
  402e7c:	mov	x3, x23
  402e80:	mov	x4, xzr
  402e84:	bl	402930 <getopt_long@plt>
  402e88:	mov	w28, w0
  402e8c:	cmn	w0, #0x1
  402e90:	b.eq	403038 <ferror@plt+0x418>  // b.none
  402e94:	sub	x1, x29, #0x18
  402e98:	mov	w0, w28
  402e9c:	bl	403270 <ferror@plt+0x650>
  402ea0:	cmp	w28, #0x84
  402ea4:	b.hi	40321c <ferror@plt+0x5fc>  // b.pmore
  402ea8:	mov	w8, w28
  402eac:	adr	x9, 402e64 <ferror@plt+0x244>
  402eb0:	ldrb	w10, [x26, x8]
  402eb4:	add	x9, x9, x10, lsl #2
  402eb8:	br	x9
  402ebc:	ldr	x0, [x27, #1152]
  402ec0:	bl	405270 <ferror@plt+0x2650>
  402ec4:	b	402e70 <ferror@plt+0x250>
  402ec8:	ldr	x28, [x27, #1152]
  402ecc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	mov	x0, xzr
  402ed8:	add	x1, x1, #0x948
  402edc:	bl	402b20 <dcgettext@plt>
  402ee0:	mov	x1, x0
  402ee4:	mov	x0, x28
  402ee8:	bl	40610c <ferror@plt+0x34ec>
  402eec:	sxth	w8, w0
  402ef0:	str	w8, [sp, #80]
  402ef4:	b	402e70 <ferror@plt+0x250>
  402ef8:	mov	w8, wzr
  402efc:	str	wzr, [sp, #72]
  402f00:	str	w8, [x24, w8, sxtw #2]
  402f04:	ldr	w8, [sp, #72]
  402f08:	add	w8, w8, #0x1
  402f0c:	cmp	w8, #0x7
  402f10:	str	w8, [sp, #72]
  402f14:	b.cc	402f00 <ferror@plt+0x2e0>  // b.lo, b.ul, b.last
  402f18:	b	402e70 <ferror@plt+0x250>
  402f1c:	ldrb	w8, [sp, #88]
  402f20:	orr	w8, w8, #0x4
  402f24:	b	402e6c <ferror@plt+0x24c>
  402f28:	ldrb	w8, [sp, #88]
  402f2c:	orr	w8, w8, #0x40
  402f30:	b	402e6c <ferror@plt+0x24c>
  402f34:	ldrb	w8, [sp, #88]
  402f38:	orr	w8, w8, #0x10
  402f3c:	b	402e6c <ferror@plt+0x24c>
  402f40:	ldr	x0, [x27, #1152]
  402f44:	bl	405334 <ferror@plt+0x2714>
  402f48:	b	402e70 <ferror@plt+0x250>
  402f4c:	ldrb	w8, [sp, #88]
  402f50:	orr	w8, w8, #0x1
  402f54:	b	402e6c <ferror@plt+0x24c>
  402f58:	mov	x8, x27
  402f5c:	str	x20, [sp, #8]
  402f60:	mov	x20, x25
  402f64:	ldr	w25, [sp, #76]
  402f68:	ldr	x8, [x27, #1152]
  402f6c:	orr	w9, w25, #0x10000
  402f70:	str	w9, [sp, #76]
  402f74:	cbz	x8, 40301c <ferror@plt+0x3fc>
  402f78:	ldrb	w9, [x8]
  402f7c:	cmp	w9, #0x3d
  402f80:	b.ne	402f8c <ferror@plt+0x36c>  // b.any
  402f84:	add	x8, x8, #0x1
  402f88:	str	x8, [x27, #1152]
  402f8c:	ldr	x28, [x27, #1152]
  402f90:	adrp	x1, 407000 <ferror@plt+0x43e0>
  402f94:	add	x1, x1, #0x961
  402f98:	mov	x0, x28
  402f9c:	bl	402940 <strcmp@plt>
  402fa0:	cbz	w0, 403014 <ferror@plt+0x3f4>
  402fa4:	adrp	x1, 407000 <ferror@plt+0x43e0>
  402fa8:	mov	x0, x28
  402fac:	add	x1, x1, #0x966
  402fb0:	bl	402940 <strcmp@plt>
  402fb4:	cbnz	w0, 4031e0 <ferror@plt+0x5c0>
  402fb8:	mov	w8, #0x50000               	// #327680
  402fbc:	orr	w8, w25, w8
  402fc0:	b	403018 <ferror@plt+0x3f8>
  402fc4:	ldr	x20, [x27, #1152]
  402fc8:	b	402e70 <ferror@plt+0x250>
  402fcc:	mov	w8, #0x1                   	// #1
  402fd0:	str	w8, [sp, #84]
  402fd4:	b	402e70 <ferror@plt+0x250>
  402fd8:	ldrb	w8, [sp, #88]
  402fdc:	orr	w8, w8, #0x2
  402fe0:	b	402e6c <ferror@plt+0x24c>
  402fe4:	ldr	x0, [x27, #1152]
  402fe8:	cbz	x0, 403008 <ferror@plt+0x3e8>
  402fec:	adrp	x3, 403000 <ferror@plt+0x3e0>
  402ff0:	add	x1, sp, #0x10
  402ff4:	mov	w2, #0xe                   	// #14
  402ff8:	add	x3, x3, #0x50c
  402ffc:	bl	4069ec <ferror@plt+0x3dcc>
  403000:	str	w0, [sp, #72]
  403004:	tbnz	w0, #31, 4031a4 <ferror@plt+0x584>
  403008:	ldrb	w8, [sp, #88]
  40300c:	orr	w8, w8, #0x20
  403010:	b	402e6c <ferror@plt+0x24c>
  403014:	orr	w8, w25, #0x30000
  403018:	str	w8, [sp, #76]
  40301c:	mov	x25, x20
  403020:	ldr	x20, [sp, #8]
  403024:	b	402e70 <ferror@plt+0x250>
  403028:	bl	4033c0 <ferror@plt+0x7a0>
  40302c:	mov	w21, w0
  403030:	b	403180 <ferror@plt+0x560>
  403034:	mov	x20, xzr
  403038:	ldrb	w8, [sp, #88]
  40303c:	tbnz	w8, #5, 40308c <ferror@plt+0x46c>
  403040:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  403044:	ldrsw	x23, [x9, #1160]
  403048:	tbnz	w8, #0, 403064 <ferror@plt+0x444>
  40304c:	bl	405328 <ferror@plt+0x2708>
  403050:	cbnz	x0, 403064 <ferror@plt+0x444>
  403054:	bl	4053b0 <ferror@plt+0x2790>
  403058:	cbnz	x0, 403064 <ferror@plt+0x444>
  40305c:	ldr	x8, [x19, x23, lsl #3]
  403060:	cbz	x8, 40308c <ferror@plt+0x46c>
  403064:	ldr	w8, [sp, #84]
  403068:	cbz	w8, 403074 <ferror@plt+0x454>
  40306c:	ldrb	w8, [sp, #88]
  403070:	tbz	w8, #0, 403204 <ferror@plt+0x5e4>
  403074:	ldrb	w8, [sp, #88]
  403078:	add	x22, x24, #0x3c
  40307c:	tbnz	w8, #0, 4030c4 <ferror@plt+0x4a4>
  403080:	mov	w21, wzr
  403084:	cbnz	x20, 4030d4 <ferror@plt+0x4b4>
  403088:	b	4030e0 <ferror@plt+0x4c0>
  40308c:	ldr	w8, [sp, #72]
  403090:	cbnz	w8, 4030b4 <ferror@plt+0x494>
  403094:	mov	x9, #0x2                   	// #2
  403098:	mov	x8, #0x100000000           	// #4294967296
  40309c:	movk	x9, #0x3, lsl #32
  4030a0:	mov	w10, #0x5                   	// #5
  4030a4:	mov	w11, #0x4                   	// #4
  4030a8:	stp	x8, x9, [sp, #16]
  4030ac:	str	w10, [sp, #72]
  4030b0:	str	w11, [sp, #32]
  4030b4:	add	x0, sp, #0x10
  4030b8:	bl	4038f4 <ferror@plt+0xcd4>
  4030bc:	mov	w21, w0
  4030c0:	b	403180 <ferror@plt+0x560>
  4030c4:	add	x0, sp, #0x10
  4030c8:	bl	403a30 <ferror@plt+0xe10>
  4030cc:	mov	w21, w0
  4030d0:	cbz	x20, 4030e0 <ferror@plt+0x4c0>
  4030d4:	mov	x0, x22
  4030d8:	mov	x1, x20
  4030dc:	bl	403c68 <ferror@plt+0x1048>
  4030e0:	bl	405328 <ferror@plt+0x2708>
  4030e4:	cbz	x0, 403114 <ferror@plt+0x4f4>
  4030e8:	mov	x20, xzr
  4030ec:	mov	x0, x20
  4030f0:	bl	405300 <ferror@plt+0x26e0>
  4030f4:	mov	x1, x0
  4030f8:	add	x0, sp, #0x10
  4030fc:	bl	403dc0 <ferror@plt+0x11a0>
  403100:	orr	w21, w0, w21
  403104:	add	x20, x20, #0x1
  403108:	bl	405328 <ferror@plt+0x2708>
  40310c:	cmp	x20, x0
  403110:	b.cc	4030ec <ferror@plt+0x4cc>  // b.lo, b.ul, b.last
  403114:	bl	4053b0 <ferror@plt+0x2790>
  403118:	cbz	x0, 403148 <ferror@plt+0x528>
  40311c:	mov	x20, xzr
  403120:	mov	x0, x20
  403124:	bl	405388 <ferror@plt+0x2768>
  403128:	mov	x1, x0
  40312c:	add	x0, sp, #0x10
  403130:	bl	403e18 <ferror@plt+0x11f8>
  403134:	orr	w21, w0, w21
  403138:	add	x20, x20, #0x1
  40313c:	bl	4053b0 <ferror@plt+0x2790>
  403140:	cmp	x20, x0
  403144:	b.cc	403120 <ferror@plt+0x500>  // b.lo, b.ul, b.last
  403148:	ldr	x2, [x19, x23, lsl #3]
  40314c:	cbz	x2, 403174 <ferror@plt+0x554>
  403150:	add	x8, x19, x23, lsl #3
  403154:	add	x19, x8, #0x8
  403158:	add	x0, sp, #0x10
  40315c:	mov	x1, x22
  403160:	mov	w3, wzr
  403164:	bl	403e70 <ferror@plt+0x1250>
  403168:	ldr	x2, [x19], #8
  40316c:	orr	w21, w0, w21
  403170:	cbnz	x2, 403158 <ferror@plt+0x538>
  403174:	bl	4051b4 <ferror@plt+0x2594>
  403178:	ldr	x0, [x25, #1200]
  40317c:	bl	4029c0 <mnt_unref_cache@plt>
  403180:	mov	w0, w21
  403184:	ldp	x20, x19, [sp, #208]
  403188:	ldp	x22, x21, [sp, #192]
  40318c:	ldp	x24, x23, [sp, #176]
  403190:	ldp	x26, x25, [sp, #160]
  403194:	ldp	x28, x27, [sp, #144]
  403198:	ldp	x29, x30, [sp, #128]
  40319c:	add	sp, sp, #0xe0
  4031a0:	ret
  4031a4:	mov	w21, #0x1                   	// #1
  4031a8:	b	403180 <ferror@plt+0x560>
  4031ac:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4031b0:	add	x1, x1, #0x98b
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	mov	x0, xzr
  4031bc:	bl	402b20 <dcgettext@plt>
  4031c0:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4031c4:	ldr	x1, [x8, #1176]
  4031c8:	adrp	x2, 407000 <ferror@plt+0x43e0>
  4031cc:	add	x2, x2, #0x997
  4031d0:	bl	402b80 <printf@plt>
  4031d4:	mov	w0, wzr
  4031d8:	bl	4025b0 <exit@plt>
  4031dc:	bl	4035dc <ferror@plt+0x9bc>
  4031e0:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4031e4:	add	x1, x1, #0x96c
  4031e8:	mov	w2, #0x5                   	// #5
  4031ec:	mov	x0, xzr
  4031f0:	bl	402b20 <dcgettext@plt>
  4031f4:	ldr	x2, [x27, #1152]
  4031f8:	mov	x1, x0
  4031fc:	mov	w0, #0x1                   	// #1
  403200:	bl	402b50 <errx@plt>
  403204:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403208:	add	x1, x1, #0x9d0
  40320c:	mov	w2, #0x5                   	// #5
  403210:	mov	x0, xzr
  403214:	bl	402b20 <dcgettext@plt>
  403218:	bl	402ae0 <warnx@plt>
  40321c:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403220:	ldr	x19, [x8, #1144]
  403224:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403228:	add	x1, x1, #0x9a9
  40322c:	mov	w2, #0x5                   	// #5
  403230:	mov	x0, xzr
  403234:	bl	402b20 <dcgettext@plt>
  403238:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40323c:	ldr	x2, [x8, #1176]
  403240:	mov	x1, x0
  403244:	mov	x0, x19
  403248:	bl	402bd0 <fprintf@plt>
  40324c:	mov	w0, #0x1                   	// #1
  403250:	bl	4025b0 <exit@plt>
  403254:	stp	x29, x30, [sp, #-16]!
  403258:	adrp	x0, 403000 <ferror@plt+0x3e0>
  40325c:	add	x0, x0, #0xfe8
  403260:	mov	x29, sp
  403264:	bl	4074b0 <ferror@plt+0x4890>
  403268:	ldp	x29, x30, [sp], #16
  40326c:	ret
  403270:	stp	x29, x30, [sp, #-64]!
  403274:	cmp	w0, #0x61
  403278:	stp	x24, x23, [sp, #16]
  40327c:	stp	x22, x21, [sp, #32]
  403280:	stp	x20, x19, [sp, #48]
  403284:	mov	x29, sp
  403288:	b.ge	4032a0 <ferror@plt+0x680>  // b.tcont
  40328c:	ldp	x20, x19, [sp, #48]
  403290:	ldp	x22, x21, [sp, #32]
  403294:	ldp	x24, x23, [sp, #16]
  403298:	ldp	x29, x30, [sp], #64
  40329c:	ret
  4032a0:	adrp	x20, 407000 <ferror@plt+0x43e0>
  4032a4:	mov	x8, xzr
  4032a8:	add	x20, x20, #0x788
  4032ac:	ldr	w9, [x20]
  4032b0:	cbz	w9, 4032f0 <ferror@plt+0x6d0>
  4032b4:	cmp	w9, w0
  4032b8:	b.gt	4032f0 <ferror@plt+0x6d0>
  4032bc:	mov	w10, #0x4                   	// #4
  4032c0:	cmp	w9, w0
  4032c4:	b.eq	4032e0 <ferror@plt+0x6c0>  // b.none
  4032c8:	ldr	w9, [x20, x10]
  4032cc:	cbz	w9, 4032f0 <ferror@plt+0x6d0>
  4032d0:	cmp	w9, w0
  4032d4:	add	x10, x10, #0x4
  4032d8:	b.le	4032c0 <ferror@plt+0x6a0>
  4032dc:	b	4032f0 <ferror@plt+0x6d0>
  4032e0:	ldr	w9, [x1, x8, lsl #2]
  4032e4:	cbz	w9, 403308 <ferror@plt+0x6e8>
  4032e8:	cmp	w9, w0
  4032ec:	b.ne	403318 <ferror@plt+0x6f8>  // b.any
  4032f0:	ldr	w9, [x20, #64]!
  4032f4:	cbz	w9, 40328c <ferror@plt+0x66c>
  4032f8:	cmp	w9, w0
  4032fc:	add	x8, x8, #0x1
  403300:	b.le	4032ac <ferror@plt+0x68c>
  403304:	b	40328c <ferror@plt+0x66c>
  403308:	str	w0, [x1, x8, lsl #2]
  40330c:	ldr	w9, [x20, #64]!
  403310:	cbnz	w9, 4032f8 <ferror@plt+0x6d8>
  403314:	b	40328c <ferror@plt+0x66c>
  403318:	adrp	x22, 41a000 <ferror@plt+0x173e0>
  40331c:	ldr	x19, [x22, #1144]
  403320:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403324:	add	x1, x1, #0x9e6
  403328:	mov	w2, #0x5                   	// #5
  40332c:	mov	x0, xzr
  403330:	bl	402b20 <dcgettext@plt>
  403334:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403338:	ldr	x2, [x8, #1176]
  40333c:	mov	x1, x0
  403340:	mov	x0, x19
  403344:	bl	402bd0 <fprintf@plt>
  403348:	adrp	x19, 407000 <ferror@plt+0x43e0>
  40334c:	adrp	x23, 407000 <ferror@plt+0x43e0>
  403350:	mov	x24, xzr
  403354:	add	x19, x19, #0xa0e
  403358:	add	x23, x23, #0xa08
  40335c:	ldr	w21, [x20, x24]
  403360:	cbz	w21, 4033ac <ferror@plt+0x78c>
  403364:	mov	w0, w21
  403368:	bl	4040d0 <ferror@plt+0x14b0>
  40336c:	cbnz	x0, 403390 <ferror@plt+0x770>
  403370:	mov	w0, w21
  403374:	bl	40410c <ferror@plt+0x14ec>
  403378:	cbz	w0, 4033a0 <ferror@plt+0x780>
  40337c:	ldr	x0, [x22, #1144]
  403380:	mov	x1, x19
  403384:	mov	w2, w21
  403388:	bl	402bd0 <fprintf@plt>
  40338c:	b	4033a0 <ferror@plt+0x780>
  403390:	mov	x2, x0
  403394:	ldr	x0, [x22, #1144]
  403398:	mov	x1, x23
  40339c:	bl	402bd0 <fprintf@plt>
  4033a0:	add	x24, x24, #0x4
  4033a4:	cmp	x24, #0x3c
  4033a8:	b.ne	40335c <ferror@plt+0x73c>  // b.any
  4033ac:	ldr	x1, [x22, #1144]
  4033b0:	mov	w0, #0xa                   	// #10
  4033b4:	bl	4026b0 <fputc@plt>
  4033b8:	mov	w0, #0x1                   	// #1
  4033bc:	bl	4025b0 <exit@plt>
  4033c0:	stp	x29, x30, [sp, #-80]!
  4033c4:	str	x25, [sp, #16]
  4033c8:	stp	x24, x23, [sp, #32]
  4033cc:	stp	x22, x21, [sp, #48]
  4033d0:	stp	x20, x19, [sp, #64]
  4033d4:	mov	x29, sp
  4033d8:	bl	405148 <ferror@plt+0x2528>
  4033dc:	cbz	x0, 4034d4 <ferror@plt+0x8b4>
  4033e0:	mov	x19, x0
  4033e4:	bl	402970 <mnt_table_is_empty@plt>
  4033e8:	cbnz	w0, 4034cc <ferror@plt+0x8ac>
  4033ec:	bl	4026d0 <mnt_new_iter@plt>
  4033f0:	cbz	x0, 4034f0 <ferror@plt+0x8d0>
  4033f4:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4033f8:	mov	x20, x0
  4033fc:	add	x1, x1, #0xa3a
  403400:	mov	w2, #0x5                   	// #5
  403404:	mov	x0, xzr
  403408:	bl	402b20 <dcgettext@plt>
  40340c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403410:	mov	x21, x0
  403414:	add	x1, x1, #0xa5a
  403418:	mov	w2, #0x5                   	// #5
  40341c:	mov	x0, xzr
  403420:	bl	402b20 <dcgettext@plt>
  403424:	mov	x1, x0
  403428:	mov	x0, x21
  40342c:	bl	402b80 <printf@plt>
  403430:	add	x2, x29, #0x18
  403434:	mov	x0, x19
  403438:	mov	x1, x20
  40343c:	bl	402690 <mnt_table_next_fs@plt>
  403440:	cbnz	w0, 4034c4 <ferror@plt+0x8a4>
  403444:	adrp	x21, 407000 <ferror@plt+0x43e0>
  403448:	add	x21, x21, #0xa63
  40344c:	ldr	x0, [x29, #24]
  403450:	bl	402550 <mnt_fs_get_source@plt>
  403454:	ldr	x8, [x29, #24]
  403458:	mov	x22, x0
  40345c:	mov	x0, x8
  403460:	bl	402820 <mnt_fs_get_swaptype@plt>
  403464:	ldr	x8, [x29, #24]
  403468:	mov	x23, x0
  40346c:	mov	x0, x8
  403470:	bl	402aa0 <mnt_fs_get_size@plt>
  403474:	ldr	x8, [x29, #24]
  403478:	mov	x24, x0
  40347c:	mov	x0, x8
  403480:	bl	402b40 <mnt_fs_get_usedsize@plt>
  403484:	ldr	x8, [x29, #24]
  403488:	mov	x25, x0
  40348c:	mov	x0, x8
  403490:	bl	4027a0 <mnt_fs_get_priority@plt>
  403494:	mov	w5, w0
  403498:	mov	x0, x21
  40349c:	mov	x1, x22
  4034a0:	mov	x2, x23
  4034a4:	mov	x3, x24
  4034a8:	mov	x4, x25
  4034ac:	bl	402b80 <printf@plt>
  4034b0:	add	x2, x29, #0x18
  4034b4:	mov	x0, x19
  4034b8:	mov	x1, x20
  4034bc:	bl	402690 <mnt_table_next_fs@plt>
  4034c0:	cbz	w0, 40344c <ferror@plt+0x82c>
  4034c4:	mov	x0, x20
  4034c8:	bl	4029b0 <mnt_free_iter@plt>
  4034cc:	mov	w0, wzr
  4034d0:	b	4034d8 <ferror@plt+0x8b8>
  4034d4:	mov	w0, #0xffffffff            	// #-1
  4034d8:	ldp	x20, x19, [sp, #64]
  4034dc:	ldp	x22, x21, [sp, #48]
  4034e0:	ldp	x24, x23, [sp, #32]
  4034e4:	ldr	x25, [sp, #16]
  4034e8:	ldp	x29, x30, [sp], #80
  4034ec:	ret
  4034f0:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4034f4:	add	x1, x1, #0xa13
  4034f8:	mov	w2, #0x5                   	// #5
  4034fc:	bl	402b20 <dcgettext@plt>
  403500:	mov	x1, x0
  403504:	mov	w0, #0x1                   	// #1
  403508:	bl	402bf0 <err@plt>
  40350c:	stp	x29, x30, [sp, #-64]!
  403510:	stp	x24, x23, [sp, #16]
  403514:	stp	x22, x21, [sp, #32]
  403518:	stp	x20, x19, [sp, #48]
  40351c:	mov	x29, sp
  403520:	cbz	x0, 4035bc <ferror@plt+0x99c>
  403524:	adrp	x24, 41a000 <ferror@plt+0x173e0>
  403528:	mov	x20, x1
  40352c:	mov	x19, x0
  403530:	mov	x23, xzr
  403534:	add	x24, x24, #0x390
  403538:	b	403560 <ferror@plt+0x940>
  40353c:	ldrb	w8, [x22, x20]
  403540:	cmp	w8, #0x0
  403544:	cset	w8, ne  // ne = any
  403548:	csel	w21, w23, w21, eq  // eq = none
  40354c:	tbz	w8, #0, 4035a4 <ferror@plt+0x984>
  403550:	add	x23, x23, #0x1
  403554:	cmp	x23, #0x7
  403558:	add	x24, x24, #0x20
  40355c:	b.eq	403584 <ferror@plt+0x964>  // b.none
  403560:	ldr	x22, [x24]
  403564:	mov	x0, x19
  403568:	mov	x2, x20
  40356c:	mov	x1, x22
  403570:	bl	402a20 <strncasecmp@plt>
  403574:	cbz	w0, 40353c <ferror@plt+0x91c>
  403578:	mov	w8, #0x1                   	// #1
  40357c:	tbnz	w8, #0, 403550 <ferror@plt+0x930>
  403580:	b	4035a4 <ferror@plt+0x984>
  403584:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403588:	add	x1, x1, #0xab9
  40358c:	mov	w2, #0x5                   	// #5
  403590:	mov	x0, xzr
  403594:	bl	402b20 <dcgettext@plt>
  403598:	mov	x1, x19
  40359c:	bl	402ae0 <warnx@plt>
  4035a0:	mov	w21, #0xffffffff            	// #-1
  4035a4:	mov	w0, w21
  4035a8:	ldp	x20, x19, [sp, #48]
  4035ac:	ldp	x22, x21, [sp, #32]
  4035b0:	ldp	x24, x23, [sp, #16]
  4035b4:	ldp	x29, x30, [sp], #64
  4035b8:	ret
  4035bc:	adrp	x0, 407000 <ferror@plt+0x43e0>
  4035c0:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4035c4:	adrp	x3, 407000 <ferror@plt+0x43e0>
  4035c8:	add	x0, x0, #0xa5e
  4035cc:	add	x1, x1, #0xa7a
  4035d0:	add	x3, x3, #0xa8d
  4035d4:	mov	w2, #0x8e                  	// #142
  4035d8:	bl	402ba0 <__assert_fail@plt>
  4035dc:	stp	x29, x30, [sp, #-64]!
  4035e0:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4035e4:	stp	x20, x19, [sp, #48]
  4035e8:	ldr	x19, [x8, #1168]
  4035ec:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4035f0:	add	x1, x1, #0xb67
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	mov	x0, xzr
  4035fc:	str	x23, [sp, #16]
  403600:	stp	x22, x21, [sp, #32]
  403604:	mov	x29, sp
  403608:	bl	402b20 <dcgettext@plt>
  40360c:	mov	x1, x19
  403610:	bl	4025a0 <fputs@plt>
  403614:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403618:	add	x1, x1, #0xb70
  40361c:	mov	w2, #0x5                   	// #5
  403620:	mov	x0, xzr
  403624:	bl	402b20 <dcgettext@plt>
  403628:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40362c:	ldr	x2, [x8, #1176]
  403630:	mov	x1, x0
  403634:	mov	x0, x19
  403638:	bl	402bd0 <fprintf@plt>
  40363c:	mov	w0, #0xa                   	// #10
  403640:	mov	x1, x19
  403644:	bl	4026b0 <fputc@plt>
  403648:	adrp	x1, 407000 <ferror@plt+0x43e0>
  40364c:	add	x1, x1, #0xb88
  403650:	mov	w2, #0x5                   	// #5
  403654:	mov	x0, xzr
  403658:	bl	402b20 <dcgettext@plt>
  40365c:	mov	x1, x19
  403660:	bl	4025a0 <fputs@plt>
  403664:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403668:	add	x1, x1, #0xbbb
  40366c:	mov	w2, #0x5                   	// #5
  403670:	mov	x0, xzr
  403674:	bl	402b20 <dcgettext@plt>
  403678:	mov	x1, x19
  40367c:	bl	4025a0 <fputs@plt>
  403680:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403684:	add	x1, x1, #0xbc6
  403688:	mov	w2, #0x5                   	// #5
  40368c:	mov	x0, xzr
  403690:	bl	402b20 <dcgettext@plt>
  403694:	mov	x1, x19
  403698:	bl	4025a0 <fputs@plt>
  40369c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4036a0:	add	x1, x1, #0xc02
  4036a4:	mov	w2, #0x5                   	// #5
  4036a8:	mov	x0, xzr
  4036ac:	bl	402b20 <dcgettext@plt>
  4036b0:	mov	x1, x19
  4036b4:	bl	4025a0 <fputs@plt>
  4036b8:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4036bc:	add	x1, x1, #0xc4a
  4036c0:	mov	w2, #0x5                   	// #5
  4036c4:	mov	x0, xzr
  4036c8:	bl	402b20 <dcgettext@plt>
  4036cc:	mov	x1, x19
  4036d0:	bl	4025a0 <fputs@plt>
  4036d4:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4036d8:	add	x1, x1, #0xc8d
  4036dc:	mov	w2, #0x5                   	// #5
  4036e0:	mov	x0, xzr
  4036e4:	bl	402b20 <dcgettext@plt>
  4036e8:	mov	x1, x19
  4036ec:	bl	4025a0 <fputs@plt>
  4036f0:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4036f4:	add	x1, x1, #0xcd1
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	mov	x0, xzr
  403700:	bl	402b20 <dcgettext@plt>
  403704:	mov	x1, x19
  403708:	bl	4025a0 <fputs@plt>
  40370c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403710:	add	x1, x1, #0xd11
  403714:	mov	w2, #0x5                   	// #5
  403718:	mov	x0, xzr
  40371c:	bl	402b20 <dcgettext@plt>
  403720:	mov	x1, x19
  403724:	bl	4025a0 <fputs@plt>
  403728:	adrp	x1, 407000 <ferror@plt+0x43e0>
  40372c:	add	x1, x1, #0xd54
  403730:	mov	w2, #0x5                   	// #5
  403734:	mov	x0, xzr
  403738:	bl	402b20 <dcgettext@plt>
  40373c:	mov	x1, x19
  403740:	bl	4025a0 <fputs@plt>
  403744:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403748:	add	x1, x1, #0xda4
  40374c:	mov	w2, #0x5                   	// #5
  403750:	mov	x0, xzr
  403754:	bl	402b20 <dcgettext@plt>
  403758:	mov	x1, x19
  40375c:	bl	4025a0 <fputs@plt>
  403760:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403764:	add	x1, x1, #0xde2
  403768:	mov	w2, #0x5                   	// #5
  40376c:	mov	x0, xzr
  403770:	bl	402b20 <dcgettext@plt>
  403774:	mov	x1, x19
  403778:	bl	4025a0 <fputs@plt>
  40377c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403780:	add	x1, x1, #0xe25
  403784:	mov	w2, #0x5                   	// #5
  403788:	mov	x0, xzr
  40378c:	bl	402b20 <dcgettext@plt>
  403790:	mov	x1, x19
  403794:	bl	4025a0 <fputs@plt>
  403798:	adrp	x1, 407000 <ferror@plt+0x43e0>
  40379c:	add	x1, x1, #0xe68
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	mov	x0, xzr
  4037a8:	bl	402b20 <dcgettext@plt>
  4037ac:	mov	x1, x19
  4037b0:	bl	4025a0 <fputs@plt>
  4037b4:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4037b8:	add	x1, x1, #0xeaf
  4037bc:	mov	w2, #0x5                   	// #5
  4037c0:	mov	x0, xzr
  4037c4:	bl	402b20 <dcgettext@plt>
  4037c8:	mov	x1, x19
  4037cc:	bl	4025a0 <fputs@plt>
  4037d0:	mov	w0, #0xa                   	// #10
  4037d4:	mov	x1, x19
  4037d8:	bl	4026b0 <fputc@plt>
  4037dc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4037e0:	add	x1, x1, #0xef4
  4037e4:	mov	w2, #0x5                   	// #5
  4037e8:	mov	x0, xzr
  4037ec:	bl	402b20 <dcgettext@plt>
  4037f0:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4037f4:	mov	x20, x0
  4037f8:	add	x1, x1, #0xf15
  4037fc:	mov	w2, #0x5                   	// #5
  403800:	mov	x0, xzr
  403804:	bl	402b20 <dcgettext@plt>
  403808:	mov	x4, x0
  40380c:	adrp	x0, 407000 <ferror@plt+0x43e0>
  403810:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403814:	adrp	x3, 407000 <ferror@plt+0x43e0>
  403818:	add	x0, x0, #0xed7
  40381c:	add	x1, x1, #0xee8
  403820:	add	x3, x3, #0xf06
  403824:	mov	x2, x20
  403828:	bl	402b80 <printf@plt>
  40382c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403830:	add	x1, x1, #0xf25
  403834:	mov	w2, #0x5                   	// #5
  403838:	mov	x0, xzr
  40383c:	bl	402b20 <dcgettext@plt>
  403840:	mov	x1, x19
  403844:	bl	4025a0 <fputs@plt>
  403848:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40384c:	add	x1, x1, #0xef
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, xzr
  403858:	bl	402b20 <dcgettext@plt>
  40385c:	mov	x1, x19
  403860:	bl	4025a0 <fputs@plt>
  403864:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403868:	add	x1, x1, #0x1d6
  40386c:	mov	w2, #0x5                   	// #5
  403870:	mov	x0, xzr
  403874:	bl	402b20 <dcgettext@plt>
  403878:	mov	x1, x19
  40387c:	bl	4025a0 <fputs@plt>
  403880:	adrp	x23, 41a000 <ferror@plt+0x173e0>
  403884:	adrp	x20, 408000 <ferror@plt+0x53e0>
  403888:	mov	x22, xzr
  40388c:	add	x23, x23, #0x390
  403890:	add	x20, x20, #0x1f2
  403894:	add	x8, x23, x22
  403898:	ldr	x1, [x8, #24]
  40389c:	ldr	x21, [x8]
  4038a0:	mov	w2, #0x5                   	// #5
  4038a4:	mov	x0, xzr
  4038a8:	bl	402b20 <dcgettext@plt>
  4038ac:	mov	x3, x0
  4038b0:	mov	x0, x19
  4038b4:	mov	x1, x20
  4038b8:	mov	x2, x21
  4038bc:	bl	402bd0 <fprintf@plt>
  4038c0:	add	x22, x22, #0x20
  4038c4:	cmp	x22, #0xe0
  4038c8:	b.ne	403894 <ferror@plt+0xc74>  // b.any
  4038cc:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4038d0:	add	x1, x1, #0x1fd
  4038d4:	mov	w2, #0x5                   	// #5
  4038d8:	mov	x0, xzr
  4038dc:	bl	402b20 <dcgettext@plt>
  4038e0:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4038e4:	add	x1, x1, #0x218
  4038e8:	bl	402b80 <printf@plt>
  4038ec:	mov	w0, wzr
  4038f0:	bl	4025b0 <exit@plt>
  4038f4:	stp	x29, x30, [sp, #-64]!
  4038f8:	str	x23, [sp, #16]
  4038fc:	stp	x22, x21, [sp, #32]
  403900:	stp	x20, x19, [sp, #48]
  403904:	mov	x29, sp
  403908:	mov	x19, x0
  40390c:	bl	405148 <ferror@plt+0x2528>
  403910:	cbz	x0, 4039e4 <ferror@plt+0xdc4>
  403914:	mov	x21, x0
  403918:	mov	w0, wzr
  40391c:	bl	4026d0 <mnt_new_iter@plt>
  403920:	cbz	x0, 403a18 <ferror@plt+0xdf8>
  403924:	mov	x20, x0
  403928:	mov	w0, wzr
  40392c:	bl	402be0 <scols_init_debug@plt>
  403930:	bl	4027f0 <scols_new_table@plt>
  403934:	cbz	x0, 403a24 <ferror@plt+0xe04>
  403938:	ldrb	w8, [x19, #72]
  40393c:	mov	x22, x0
  403940:	ubfx	w1, w8, #4, #1
  403944:	bl	4026c0 <scols_table_enable_raw@plt>
  403948:	ldrb	w8, [x19, #72]
  40394c:	mov	x0, x22
  403950:	ubfx	w1, w8, #3, #1
  403954:	bl	402630 <scols_table_enable_noheadings@plt>
  403958:	ldr	w8, [x19, #56]
  40395c:	cmp	w8, #0x1
  403960:	b.lt	4039b0 <ferror@plt+0xd90>  // b.tstop
  403964:	mov	w23, wzr
  403968:	mov	x0, x19
  40396c:	mov	w1, w23
  403970:	bl	40411c <ferror@plt+0x14fc>
  403974:	ldr	x1, [x0]
  403978:	ldr	d0, [x0, #8]
  40397c:	ldr	w2, [x0, #16]
  403980:	mov	x0, x22
  403984:	bl	402640 <scols_table_new_column@plt>
  403988:	cbz	x0, 4039fc <ferror@plt+0xddc>
  40398c:	ldr	w8, [x19, #56]
  403990:	add	w23, w23, #0x1
  403994:	cmp	w23, w8
  403998:	b.lt	403968 <ferror@plt+0xd48>  // b.tstop
  40399c:	b	4039b0 <ferror@plt+0xd90>
  4039a0:	ldr	x2, [x29, #24]
  4039a4:	mov	x0, x19
  4039a8:	mov	x1, x22
  4039ac:	bl	404140 <ferror@plt+0x1520>
  4039b0:	add	x2, x29, #0x18
  4039b4:	mov	x0, x21
  4039b8:	mov	x1, x20
  4039bc:	bl	402690 <mnt_table_next_fs@plt>
  4039c0:	cbz	w0, 4039a0 <ferror@plt+0xd80>
  4039c4:	mov	x0, x22
  4039c8:	bl	402ad0 <scols_print_table@plt>
  4039cc:	mov	x0, x22
  4039d0:	bl	402870 <scols_unref_table@plt>
  4039d4:	mov	x0, x20
  4039d8:	bl	4029b0 <mnt_free_iter@plt>
  4039dc:	mov	w0, wzr
  4039e0:	b	4039e8 <ferror@plt+0xdc8>
  4039e4:	mov	w0, #0xffffffff            	// #-1
  4039e8:	ldp	x20, x19, [sp, #48]
  4039ec:	ldp	x22, x21, [sp, #32]
  4039f0:	ldr	x23, [sp, #16]
  4039f4:	ldp	x29, x30, [sp], #64
  4039f8:	ret
  4039fc:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403a00:	add	x1, x1, #0x242
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	bl	402b20 <dcgettext@plt>
  403a0c:	mov	x1, x0
  403a10:	mov	w0, #0x1                   	// #1
  403a14:	bl	402bf0 <err@plt>
  403a18:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403a1c:	add	x1, x1, #0xa13
  403a20:	b	403a04 <ferror@plt+0xde4>
  403a24:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403a28:	add	x1, x1, #0x222
  403a2c:	b	403a04 <ferror@plt+0xde4>
  403a30:	sub	sp, sp, #0x80
  403a34:	stp	x29, x30, [sp, #32]
  403a38:	stp	x28, x27, [sp, #48]
  403a3c:	stp	x26, x25, [sp, #64]
  403a40:	stp	x24, x23, [sp, #80]
  403a44:	stp	x22, x21, [sp, #96]
  403a48:	stp	x20, x19, [sp, #112]
  403a4c:	add	x29, sp, #0x20
  403a50:	mov	x19, x0
  403a54:	bl	405094 <ferror@plt+0x2474>
  403a58:	cbz	x0, 403c24 <ferror@plt+0x1004>
  403a5c:	mov	x20, x0
  403a60:	mov	w0, wzr
  403a64:	bl	4026d0 <mnt_new_iter@plt>
  403a68:	cbz	x0, 403c4c <ferror@plt+0x102c>
  403a6c:	mov	x21, x0
  403a70:	adrp	x2, 405000 <ferror@plt+0x23e0>
  403a74:	add	x2, x2, #0x1dc
  403a78:	sub	x4, x29, #0x8
  403a7c:	mov	x0, x20
  403a80:	mov	x1, x21
  403a84:	mov	x3, xzr
  403a88:	bl	402a00 <mnt_table_find_next_fs@plt>
  403a8c:	mov	w22, wzr
  403a90:	cbz	w0, 403ac0 <ferror@plt+0xea0>
  403a94:	mov	x0, x21
  403a98:	bl	4029b0 <mnt_free_iter@plt>
  403a9c:	mov	w0, w22
  403aa0:	ldp	x20, x19, [sp, #112]
  403aa4:	ldp	x22, x21, [sp, #96]
  403aa8:	ldp	x24, x23, [sp, #80]
  403aac:	ldp	x26, x25, [sp, #64]
  403ab0:	ldp	x28, x27, [sp, #48]
  403ab4:	ldp	x29, x30, [sp, #32]
  403ab8:	add	sp, sp, #0x80
  403abc:	ret
  403ac0:	adrp	x23, 408000 <ferror@plt+0x53e0>
  403ac4:	adrp	x24, 408000 <ferror@plt+0x53e0>
  403ac8:	adrp	x25, 405000 <ferror@plt+0x23e0>
  403acc:	add	x26, x19, #0x3c
  403ad0:	add	x23, x23, #0x39e
  403ad4:	add	x24, x24, #0x3a5
  403ad8:	add	x25, x25, #0x1dc
  403adc:	adrp	x27, 41a000 <ferror@plt+0x173e0>
  403ae0:	b	403b18 <ferror@plt+0xef8>
  403ae4:	add	x1, sp, #0x8
  403ae8:	mov	w3, #0x1                   	// #1
  403aec:	mov	x0, x19
  403af0:	mov	x2, x28
  403af4:	bl	403e70 <ferror@plt+0x1250>
  403af8:	orr	w22, w0, w22
  403afc:	sub	x4, x29, #0x8
  403b00:	mov	x0, x20
  403b04:	mov	x1, x21
  403b08:	mov	x2, x25
  403b0c:	mov	x3, xzr
  403b10:	bl	402a00 <mnt_table_find_next_fs@plt>
  403b14:	cbnz	w0, 403a94 <ferror@plt+0xe74>
  403b18:	ldur	x0, [x29, #-8]
  403b1c:	mov	x1, x23
  403b20:	mov	x2, xzr
  403b24:	mov	x3, xzr
  403b28:	bl	4029a0 <mnt_fs_get_option@plt>
  403b2c:	cbz	w0, 403ba0 <ferror@plt+0xf80>
  403b30:	ldr	w8, [x26, #8]
  403b34:	ldr	x9, [x26]
  403b38:	ldur	x0, [x29, #-8]
  403b3c:	str	w8, [sp, #16]
  403b40:	str	x9, [sp, #8]
  403b44:	bl	402b60 <mnt_fs_get_options@plt>
  403b48:	cbz	x0, 403b58 <ferror@plt+0xf38>
  403b4c:	mov	x1, x0
  403b50:	add	x0, sp, #0x8
  403b54:	bl	403c68 <ferror@plt+0x1048>
  403b58:	ldur	x0, [x29, #-8]
  403b5c:	bl	402550 <mnt_fs_get_source@plt>
  403b60:	ldr	x1, [x27, #1200]
  403b64:	bl	402790 <mnt_resolve_spec@plt>
  403b68:	cbz	x0, 403bd8 <ferror@plt+0xfb8>
  403b6c:	mov	x28, x0
  403b70:	bl	4051fc <ferror@plt+0x25dc>
  403b74:	cbz	w0, 403bf0 <ferror@plt+0xfd0>
  403b78:	ldrb	w8, [x19, #72]
  403b7c:	tbz	w8, #6, 403afc <ferror@plt+0xedc>
  403b80:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	mov	x0, xzr
  403b8c:	add	x1, x1, #0x3c2
  403b90:	bl	402b20 <dcgettext@plt>
  403b94:	mov	x1, x28
  403b98:	bl	402ae0 <warnx@plt>
  403b9c:	b	403afc <ferror@plt+0xedc>
  403ba0:	ldrb	w8, [x19, #72]
  403ba4:	tbz	w8, #6, 403afc <ferror@plt+0xedc>
  403ba8:	mov	w2, #0x5                   	// #5
  403bac:	mov	x0, xzr
  403bb0:	mov	x1, x24
  403bb4:	bl	402b20 <dcgettext@plt>
  403bb8:	ldur	x8, [x29, #-8]
  403bbc:	mov	x28, x0
  403bc0:	mov	x0, x8
  403bc4:	bl	402550 <mnt_fs_get_source@plt>
  403bc8:	mov	x1, x0
  403bcc:	mov	x0, x28
  403bd0:	bl	402ae0 <warnx@plt>
  403bd4:	b	403afc <ferror@plt+0xedc>
  403bd8:	ldr	w8, [sp, #16]
  403bdc:	cbnz	w8, 403afc <ferror@plt+0xedc>
  403be0:	ldur	x0, [x29, #-8]
  403be4:	bl	402550 <mnt_fs_get_source@plt>
  403be8:	bl	405234 <ferror@plt+0x2614>
  403bec:	b	403af8 <ferror@plt+0xed8>
  403bf0:	ldr	w8, [sp, #16]
  403bf4:	cbz	w8, 403ae4 <ferror@plt+0xec4>
  403bf8:	mov	w1, #0x4                   	// #4
  403bfc:	mov	x0, x28
  403c00:	bl	4028f0 <access@plt>
  403c04:	cbz	w0, 403ae4 <ferror@plt+0xec4>
  403c08:	ldrb	w8, [x19, #72]
  403c0c:	tbz	w8, #6, 403afc <ferror@plt+0xedc>
  403c10:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403c14:	mov	w2, #0x5                   	// #5
  403c18:	mov	x0, xzr
  403c1c:	add	x1, x1, #0x3e0
  403c20:	b	403b90 <ferror@plt+0xf70>
  403c24:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403c28:	add	x1, x1, #0x38b
  403c2c:	mov	w2, #0x5                   	// #5
  403c30:	bl	402b20 <dcgettext@plt>
  403c34:	mov	x19, x0
  403c38:	bl	402a80 <mnt_get_fstab_path@plt>
  403c3c:	mov	x2, x0
  403c40:	mov	w0, #0x1                   	// #1
  403c44:	mov	x1, x19
  403c48:	bl	402bf0 <err@plt>
  403c4c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403c50:	add	x1, x1, #0xa13
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	bl	402b20 <dcgettext@plt>
  403c5c:	mov	x1, x0
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	bl	402bf0 <err@plt>
  403c68:	sub	sp, sp, #0x50
  403c6c:	stp	x29, x30, [sp, #16]
  403c70:	add	x29, sp, #0x10
  403c74:	str	x23, [sp, #32]
  403c78:	stp	x22, x21, [sp, #48]
  403c7c:	stp	x20, x19, [sp, #64]
  403c80:	str	xzr, [x29, #24]
  403c84:	str	xzr, [sp, #8]
  403c88:	cbz	x0, 403d80 <ferror@plt+0x1160>
  403c8c:	mov	x20, x1
  403c90:	cbz	x1, 403da0 <ferror@plt+0x1180>
  403c94:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403c98:	mov	x19, x0
  403c9c:	add	x1, x1, #0x436
  403ca0:	mov	x0, x20
  403ca4:	mov	x2, xzr
  403ca8:	mov	x3, xzr
  403cac:	bl	4029e0 <mnt_optstr_get_option@plt>
  403cb0:	cbnz	w0, 403cbc <ferror@plt+0x109c>
  403cb4:	mov	w8, #0x1                   	// #1
  403cb8:	str	w8, [x19, #8]
  403cbc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403cc0:	add	x1, x1, #0x8c8
  403cc4:	add	x2, x29, #0x18
  403cc8:	add	x3, sp, #0x8
  403ccc:	mov	x0, x20
  403cd0:	bl	4029e0 <mnt_optstr_get_option@plt>
  403cd4:	cbz	w0, 403d20 <ferror@plt+0x1100>
  403cd8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403cdc:	add	x1, x1, #0x43d
  403ce0:	add	x2, x29, #0x18
  403ce4:	mov	x0, x20
  403ce8:	mov	x3, xzr
  403cec:	str	xzr, [x29, #24]
  403cf0:	bl	4029e0 <mnt_optstr_get_option@plt>
  403cf4:	cbnz	w0, 403d08 <ferror@plt+0x10e8>
  403cf8:	ldr	x0, [x29, #24]
  403cfc:	cbz	x0, 403d08 <ferror@plt+0x10e8>
  403d00:	bl	402750 <atoi@plt>
  403d04:	str	w0, [x19, #4]
  403d08:	ldp	x20, x19, [sp, #64]
  403d0c:	ldp	x22, x21, [sp, #48]
  403d10:	ldr	x23, [sp, #32]
  403d14:	ldp	x29, x30, [sp, #16]
  403d18:	add	sp, sp, #0x50
  403d1c:	ret
  403d20:	ldr	w23, [x19]
  403d24:	orr	w8, w23, #0x10000
  403d28:	str	w8, [x19]
  403d2c:	ldr	x21, [x29, #24]
  403d30:	cbz	x21, 403cd8 <ferror@plt+0x10b8>
  403d34:	ldr	x22, [sp, #8]
  403d38:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403d3c:	add	x1, x1, #0x961
  403d40:	mov	x0, x21
  403d44:	mov	x2, x22
  403d48:	bl	4027b0 <strncmp@plt>
  403d4c:	cbnz	w0, 403d58 <ferror@plt+0x1138>
  403d50:	orr	w8, w23, #0x30000
  403d54:	str	w8, [x19]
  403d58:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403d5c:	add	x1, x1, #0x966
  403d60:	mov	x0, x21
  403d64:	mov	x2, x22
  403d68:	bl	4027b0 <strncmp@plt>
  403d6c:	cbnz	w0, 403cd8 <ferror@plt+0x10b8>
  403d70:	ldr	w8, [x19]
  403d74:	orr	w8, w8, #0x40000
  403d78:	str	w8, [x19]
  403d7c:	b	403cd8 <ferror@plt+0x10b8>
  403d80:	adrp	x0, 408000 <ferror@plt+0x53e0>
  403d84:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403d88:	adrp	x3, 408000 <ferror@plt+0x53e0>
  403d8c:	add	x0, x0, #0x3fc
  403d90:	add	x1, x1, #0xa7a
  403d94:	add	x3, x3, #0x402
  403d98:	mov	w2, #0x2b9                 	// #697
  403d9c:	bl	402ba0 <__assert_fail@plt>
  403da0:	adrp	x0, 407000 <ferror@plt+0x43e0>
  403da4:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403da8:	adrp	x3, 408000 <ferror@plt+0x53e0>
  403dac:	add	x0, x0, #0x8d9
  403db0:	add	x1, x1, #0xa7a
  403db4:	add	x3, x3, #0x402
  403db8:	mov	w2, #0x2ba                 	// #698
  403dbc:	bl	402ba0 <__assert_fail@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403dc8:	ldr	x2, [x8, #1200]
  403dcc:	stp	x20, x19, [sp, #16]
  403dd0:	mov	x19, x0
  403dd4:	adrp	x0, 407000 <ferror@plt+0x43e0>
  403dd8:	add	x0, x0, #0xb56
  403ddc:	mov	x29, sp
  403de0:	mov	x20, x1
  403de4:	bl	402a70 <mnt_resolve_tag@plt>
  403de8:	cbz	x0, 403e04 <ferror@plt+0x11e4>
  403dec:	mov	x2, x0
  403df0:	add	x1, x19, #0x3c
  403df4:	mov	w3, #0x1                   	// #1
  403df8:	mov	x0, x19
  403dfc:	bl	403e70 <ferror@plt+0x1250>
  403e00:	b	403e0c <ferror@plt+0x11ec>
  403e04:	mov	x0, x20
  403e08:	bl	405234 <ferror@plt+0x2614>
  403e0c:	ldp	x20, x19, [sp, #16]
  403e10:	ldp	x29, x30, [sp], #32
  403e14:	ret
  403e18:	stp	x29, x30, [sp, #-32]!
  403e1c:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403e20:	ldr	x2, [x8, #1200]
  403e24:	stp	x20, x19, [sp, #16]
  403e28:	mov	x19, x0
  403e2c:	adrp	x0, 407000 <ferror@plt+0x43e0>
  403e30:	add	x0, x0, #0xb47
  403e34:	mov	x29, sp
  403e38:	mov	x20, x1
  403e3c:	bl	402a70 <mnt_resolve_tag@plt>
  403e40:	cbz	x0, 403e5c <ferror@plt+0x123c>
  403e44:	mov	x2, x0
  403e48:	add	x1, x19, #0x3c
  403e4c:	mov	w3, #0x1                   	// #1
  403e50:	mov	x0, x19
  403e54:	bl	403e70 <ferror@plt+0x1250>
  403e58:	b	403e64 <ferror@plt+0x1244>
  403e5c:	mov	x0, x20
  403e60:	bl	405234 <ferror@plt+0x2614>
  403e64:	ldp	x20, x19, [sp, #16]
  403e68:	ldp	x29, x30, [sp], #32
  403e6c:	ret
  403e70:	sub	sp, sp, #0x50
  403e74:	movi	v0.2d, #0x0
  403e78:	stp	x29, x30, [sp, #32]
  403e7c:	str	x21, [sp, #48]
  403e80:	stp	x20, x19, [sp, #64]
  403e84:	add	x29, sp, #0x20
  403e88:	stp	q0, q0, [sp]
  403e8c:	cbz	x0, 403fa8 <ferror@plt+0x1388>
  403e90:	mov	x20, x1
  403e94:	cbz	x1, 403fc8 <ferror@plt+0x13a8>
  403e98:	mov	x21, x2
  403e9c:	mov	x19, x0
  403ea0:	cbz	w3, 403eac <ferror@plt+0x128c>
  403ea4:	str	x21, [sp]
  403ea8:	b	403ec4 <ferror@plt+0x12a4>
  403eac:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403eb0:	ldr	x1, [x8, #1200]
  403eb4:	mov	x0, x21
  403eb8:	bl	402790 <mnt_resolve_spec@plt>
  403ebc:	str	x0, [sp]
  403ec0:	cbz	x0, 403f74 <ferror@plt+0x1354>
  403ec4:	ldr	w21, [x20, #4]
  403ec8:	mov	x1, sp
  403ecc:	mov	x0, x19
  403ed0:	bl	404484 <ferror@plt+0x1864>
  403ed4:	cbz	w0, 403ee0 <ferror@plt+0x12c0>
  403ed8:	mov	w19, #0xffffffff            	// #-1
  403edc:	b	403f80 <ferror@plt+0x1360>
  403ee0:	mov	w9, #0x7fff                	// #32767
  403ee4:	ldr	w8, [x20]
  403ee8:	cmp	w21, w9
  403eec:	mov	w10, #0x8000                	// #32768
  403ef0:	csel	w9, w21, w9, lt  // lt = tstop
  403ef4:	bfxil	w10, w9, #0, #15
  403ef8:	cmp	w21, #0x0
  403efc:	csel	w20, wzr, w10, lt  // lt = tstop
  403f00:	cbz	w8, 403f1c <ferror@plt+0x12fc>
  403f04:	and	w9, w8, #0xfff8ffff
  403f08:	cbnz	w9, 403f1c <ferror@plt+0x12fc>
  403f0c:	mvn	w9, w8
  403f10:	tst	w9, #0x60000
  403f14:	b.ne	403f98 <ferror@plt+0x1378>  // b.any
  403f18:	orr	w20, w20, #0x10000
  403f1c:	ldrb	w8, [x19, #72]
  403f20:	tbz	w8, #6, 403f40 <ferror@plt+0x1320>
  403f24:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403f28:	add	x1, x1, #0x4a0
  403f2c:	mov	w2, #0x5                   	// #5
  403f30:	mov	x0, xzr
  403f34:	bl	402b20 <dcgettext@plt>
  403f38:	ldr	x1, [sp]
  403f3c:	bl	402b80 <printf@plt>
  403f40:	ldr	x0, [sp]
  403f44:	mov	w1, w20
  403f48:	bl	402ac0 <swapon@plt>
  403f4c:	mov	w19, w0
  403f50:	tbz	w0, #31, 403f80 <ferror@plt+0x1360>
  403f54:	adrp	x1, 408000 <ferror@plt+0x53e0>
  403f58:	add	x1, x1, #0x4ab
  403f5c:	mov	w2, #0x5                   	// #5
  403f60:	mov	x0, xzr
  403f64:	bl	402b20 <dcgettext@plt>
  403f68:	ldr	x1, [sp]
  403f6c:	bl	402950 <warn@plt>
  403f70:	b	403f80 <ferror@plt+0x1360>
  403f74:	mov	x0, x21
  403f78:	bl	405234 <ferror@plt+0x2614>
  403f7c:	mov	w19, w0
  403f80:	mov	w0, w19
  403f84:	ldp	x20, x19, [sp, #64]
  403f88:	ldr	x21, [sp, #48]
  403f8c:	ldp	x29, x30, [sp, #32]
  403f90:	add	sp, sp, #0x50
  403f94:	ret
  403f98:	orr	w20, w8, w20
  403f9c:	ldrb	w8, [x19, #72]
  403fa0:	tbnz	w8, #6, 403f24 <ferror@plt+0x1304>
  403fa4:	b	403f40 <ferror@plt+0x1320>
  403fa8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  403fac:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403fb0:	adrp	x3, 408000 <ferror@plt+0x53e0>
  403fb4:	add	x0, x0, #0x441
  403fb8:	add	x1, x1, #0xa7a
  403fbc:	add	x3, x3, #0x445
  403fc0:	mov	w2, #0x273                 	// #627
  403fc4:	bl	402ba0 <__assert_fail@plt>
  403fc8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  403fcc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  403fd0:	adrp	x3, 408000 <ferror@plt+0x53e0>
  403fd4:	add	x0, x0, #0x49b
  403fd8:	add	x1, x1, #0xa7a
  403fdc:	add	x3, x3, #0x445
  403fe0:	mov	w2, #0x274                 	// #628
  403fe4:	bl	402ba0 <__assert_fail@plt>
  403fe8:	stp	x29, x30, [sp, #-32]!
  403fec:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  403ff0:	ldr	x0, [x8, #1168]
  403ff4:	str	x19, [sp, #16]
  403ff8:	mov	x29, sp
  403ffc:	bl	404064 <ferror@plt+0x1444>
  404000:	cbz	w0, 404014 <ferror@plt+0x13f4>
  404004:	bl	402bb0 <__errno_location@plt>
  404008:	ldr	w8, [x0]
  40400c:	cmp	w8, #0x20
  404010:	b.ne	404030 <ferror@plt+0x1410>  // b.any
  404014:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  404018:	ldr	x0, [x8, #1144]
  40401c:	bl	404064 <ferror@plt+0x1444>
  404020:	cbnz	w0, 404050 <ferror@plt+0x1430>
  404024:	ldr	x19, [sp, #16]
  404028:	ldp	x29, x30, [sp], #32
  40402c:	ret
  404030:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404034:	add	x1, x1, #0x9da
  404038:	mov	w2, #0x5                   	// #5
  40403c:	mov	x0, xzr
  404040:	mov	w19, w8
  404044:	bl	402b20 <dcgettext@plt>
  404048:	cbnz	w19, 404058 <ferror@plt+0x1438>
  40404c:	bl	402ae0 <warnx@plt>
  404050:	mov	w0, #0x1                   	// #1
  404054:	bl	402560 <_exit@plt>
  404058:	bl	402950 <warn@plt>
  40405c:	mov	w0, #0x1                   	// #1
  404060:	bl	402560 <_exit@plt>
  404064:	stp	x29, x30, [sp, #-32]!
  404068:	stp	x20, x19, [sp, #16]
  40406c:	mov	x29, sp
  404070:	mov	x20, x0
  404074:	bl	402bb0 <__errno_location@plt>
  404078:	mov	x19, x0
  40407c:	str	wzr, [x0]
  404080:	mov	x0, x20
  404084:	bl	402c20 <ferror@plt>
  404088:	cbnz	w0, 404098 <ferror@plt+0x1478>
  40408c:	mov	x0, x20
  404090:	bl	402ab0 <fflush@plt>
  404094:	cbz	w0, 4040b0 <ferror@plt+0x1490>
  404098:	ldr	w8, [x19]
  40409c:	cmp	w8, #0x9
  4040a0:	csetm	w0, ne  // ne = any
  4040a4:	ldp	x20, x19, [sp, #16]
  4040a8:	ldp	x29, x30, [sp], #32
  4040ac:	ret
  4040b0:	mov	x0, x20
  4040b4:	bl	402730 <fileno@plt>
  4040b8:	tbnz	w0, #31, 404098 <ferror@plt+0x1478>
  4040bc:	bl	4025d0 <dup@plt>
  4040c0:	tbnz	w0, #31, 404098 <ferror@plt+0x1478>
  4040c4:	bl	402880 <close@plt>
  4040c8:	cbnz	w0, 404098 <ferror@plt+0x1478>
  4040cc:	b	4040a4 <ferror@plt+0x1484>
  4040d0:	cmp	w0, #0x70
  4040d4:	b.ne	4040e4 <ferror@plt+0x14c4>  // b.any
  4040d8:	adrp	x0, 407000 <ferror@plt+0x43e0>
  4040dc:	add	x0, x0, #0x958
  4040e0:	ret
  4040e4:	adrp	x9, 407000 <ferror@plt+0x43e0>
  4040e8:	mov	w8, w0
  4040ec:	add	x9, x9, #0x5a8
  4040f0:	ldr	x0, [x9]
  4040f4:	cbz	x0, 404108 <ferror@plt+0x14e8>
  4040f8:	ldr	w10, [x9, #24]
  4040fc:	add	x9, x9, #0x20
  404100:	cmp	w10, w8
  404104:	b.ne	4040f0 <ferror@plt+0x14d0>  // b.any
  404108:	ret
  40410c:	sub	w8, w0, #0x21
  404110:	cmp	w8, #0x5e
  404114:	cset	w0, cc  // cc = lo, ul, last
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-16]!
  404120:	mov	x29, sp
  404124:	bl	40439c <ferror@plt+0x177c>
  404128:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  40412c:	sxtw	x8, w0
  404130:	add	x9, x9, #0x390
  404134:	add	x0, x9, x8, lsl #5
  404138:	ldp	x29, x30, [sp], #16
  40413c:	ret
  404140:	sub	sp, sp, #0x70
  404144:	stp	x29, x30, [sp, #16]
  404148:	stp	x28, x27, [sp, #32]
  40414c:	stp	x26, x25, [sp, #48]
  404150:	stp	x24, x23, [sp, #64]
  404154:	stp	x22, x21, [sp, #80]
  404158:	stp	x20, x19, [sp, #96]
  40415c:	add	x29, sp, #0x10
  404160:	cbz	x1, 40434c <ferror@plt+0x172c>
  404164:	mov	x19, x2
  404168:	cbz	x2, 40436c <ferror@plt+0x174c>
  40416c:	mov	x20, x0
  404170:	mov	x0, x1
  404174:	mov	x1, xzr
  404178:	bl	402860 <scols_table_new_line@plt>
  40417c:	cbz	x0, 40438c <ferror@plt+0x176c>
  404180:	mov	x21, x0
  404184:	mov	x0, x19
  404188:	bl	402550 <mnt_fs_get_source@plt>
  40418c:	mov	w1, #0x4                   	// #4
  404190:	str	x0, [sp, #8]
  404194:	bl	4028f0 <access@plt>
  404198:	cbz	w0, 4041a4 <ferror@plt+0x1584>
  40419c:	mov	x22, xzr
  4041a0:	b	4041b0 <ferror@plt+0x1590>
  4041a4:	ldr	x0, [sp, #8]
  4041a8:	bl	4053bc <ferror@plt+0x279c>
  4041ac:	mov	x22, x0
  4041b0:	ldr	w8, [x20, #56]
  4041b4:	cmp	w8, #0x1
  4041b8:	b.lt	404320 <ferror@plt+0x1700>  // b.tstop
  4041bc:	adrp	x27, 407000 <ferror@plt+0x43e0>
  4041c0:	adrp	x24, 408000 <ferror@plt+0x53e0>
  4041c4:	adrp	x25, 408000 <ferror@plt+0x53e0>
  4041c8:	adrp	x26, 408000 <ferror@plt+0x53e0>
  4041cc:	adrp	x28, 407000 <ferror@plt+0x43e0>
  4041d0:	mov	x23, xzr
  4041d4:	add	x27, x27, #0x57d
  4041d8:	add	x24, x24, #0xa34
  4041dc:	add	x25, x25, #0x353
  4041e0:	add	x26, x26, #0x357
  4041e4:	add	x28, x28, #0xb56
  4041e8:	b	4041fc <ferror@plt+0x15dc>
  4041ec:	ldrsw	x8, [x20, #56]
  4041f0:	add	x23, x23, #0x1
  4041f4:	cmp	x23, x8
  4041f8:	b.ge	404320 <ferror@plt+0x1700>  // b.tcont
  4041fc:	mov	x0, x20
  404200:	mov	w1, w23
  404204:	str	xzr, [sp]
  404208:	bl	40439c <ferror@plt+0x177c>
  40420c:	cmp	w0, #0x6
  404210:	b.hi	4042e8 <ferror@plt+0x16c8>  // b.pmore
  404214:	mov	w8, w0
  404218:	adr	x9, 404228 <ferror@plt+0x1608>
  40421c:	ldrb	w10, [x27, x8]
  404220:	add	x9, x9, x10, lsl #2
  404224:	br	x9
  404228:	mov	x0, x19
  40422c:	bl	402550 <mnt_fs_get_source@plt>
  404230:	mov	x2, x0
  404234:	b	4042dc <ferror@plt+0x16bc>
  404238:	mov	x0, x19
  40423c:	bl	4027a0 <mnt_fs_get_priority@plt>
  404240:	mov	w2, w0
  404244:	mov	x0, sp
  404248:	mov	x1, x26
  40424c:	bl	404404 <ferror@plt+0x17e4>
  404250:	b	4042e8 <ferror@plt+0x16c8>
  404254:	mov	x0, x19
  404258:	bl	402aa0 <mnt_fs_get_size@plt>
  40425c:	b	404268 <ferror@plt+0x1648>
  404260:	mov	x0, x19
  404264:	bl	402b40 <mnt_fs_get_usedsize@plt>
  404268:	ldrb	w8, [x20, #72]
  40426c:	lsl	x2, x0, #10
  404270:	tbnz	w8, #1, 404288 <ferror@plt+0x1668>
  404274:	mov	w0, wzr
  404278:	mov	x1, x2
  40427c:	bl	4067f8 <ferror@plt+0x3bd8>
  404280:	str	x0, [sp]
  404284:	b	4042e8 <ferror@plt+0x16c8>
  404288:	mov	x0, sp
  40428c:	mov	x1, x25
  404290:	b	4042e4 <ferror@plt+0x16c4>
  404294:	mov	x0, x19
  404298:	bl	402820 <mnt_fs_get_swaptype@plt>
  40429c:	mov	x2, x0
  4042a0:	b	4042dc <ferror@plt+0x16bc>
  4042a4:	cbz	x22, 4042e8 <ferror@plt+0x16c8>
  4042a8:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4042ac:	add	x2, sp, #0x8
  4042b0:	mov	x0, x22
  4042b4:	add	x1, x1, #0xb47
  4042b8:	b	4042cc <ferror@plt+0x16ac>
  4042bc:	cbz	x22, 4042e8 <ferror@plt+0x16c8>
  4042c0:	add	x2, sp, #0x8
  4042c4:	mov	x0, x22
  4042c8:	mov	x1, x28
  4042cc:	mov	x3, xzr
  4042d0:	bl	402600 <blkid_probe_lookup_value@plt>
  4042d4:	cbnz	w0, 4042e8 <ferror@plt+0x16c8>
  4042d8:	ldr	x2, [sp, #8]
  4042dc:	mov	x0, sp
  4042e0:	mov	x1, x24
  4042e4:	bl	404404 <ferror@plt+0x17e4>
  4042e8:	ldr	x2, [sp]
  4042ec:	cbz	x2, 4041ec <ferror@plt+0x15cc>
  4042f0:	mov	x0, x21
  4042f4:	mov	x1, x23
  4042f8:	bl	4025e0 <scols_line_refer_data@plt>
  4042fc:	cbz	w0, 4041ec <ferror@plt+0x15cc>
  404300:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404304:	add	x1, x1, #0x35a
  404308:	mov	w2, #0x5                   	// #5
  40430c:	mov	x0, xzr
  404310:	bl	402b20 <dcgettext@plt>
  404314:	mov	x1, x0
  404318:	mov	w0, #0x1                   	// #1
  40431c:	bl	402bf0 <err@plt>
  404320:	cbz	x22, 40432c <ferror@plt+0x170c>
  404324:	mov	x0, x22
  404328:	bl	402a90 <blkid_free_probe@plt>
  40432c:	ldp	x20, x19, [sp, #96]
  404330:	ldp	x22, x21, [sp, #80]
  404334:	ldp	x24, x23, [sp, #64]
  404338:	ldp	x26, x25, [sp, #48]
  40433c:	ldp	x28, x27, [sp, #32]
  404340:	ldp	x29, x30, [sp, #16]
  404344:	add	sp, sp, #0x70
  404348:	ret
  40434c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404350:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404354:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404358:	add	x0, x0, #0x23c
  40435c:	add	x1, x1, #0xa7a
  404360:	add	x3, x3, #0x2d5
  404364:	mov	w2, #0xae                  	// #174
  404368:	bl	402ba0 <__assert_fail@plt>
  40436c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404370:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404374:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404378:	add	x0, x0, #0x331
  40437c:	add	x1, x1, #0xa7a
  404380:	add	x3, x3, #0x2d5
  404384:	mov	w2, #0xaf                  	// #175
  404388:	bl	402ba0 <__assert_fail@plt>
  40438c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404390:	add	x1, x1, #0x334
  404394:	mov	w2, #0x5                   	// #5
  404398:	b	404310 <ferror@plt+0x16f0>
  40439c:	stp	x29, x30, [sp, #-16]!
  4043a0:	ldr	w8, [x0, #56]
  4043a4:	mov	x29, sp
  4043a8:	cmp	w8, w1
  4043ac:	b.le	4043c4 <ferror@plt+0x17a4>
  4043b0:	ldr	w0, [x0, w1, sxtw #2]
  4043b4:	cmp	w0, #0x7
  4043b8:	b.ge	4043e4 <ferror@plt+0x17c4>  // b.tcont
  4043bc:	ldp	x29, x30, [sp], #16
  4043c0:	ret
  4043c4:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4043c8:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4043cc:	adrp	x3, 408000 <ferror@plt+0x53e0>
  4043d0:	add	x0, x0, #0x263
  4043d4:	add	x1, x1, #0xa7a
  4043d8:	add	x3, x3, #0x277
  4043dc:	mov	w2, #0x9c                  	// #156
  4043e0:	bl	402ba0 <__assert_fail@plt>
  4043e4:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4043e8:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4043ec:	adrp	x3, 408000 <ferror@plt+0x53e0>
  4043f0:	add	x0, x0, #0x2a9
  4043f4:	add	x1, x1, #0xa7a
  4043f8:	add	x3, x3, #0x277
  4043fc:	mov	w2, #0x9d                  	// #157
  404400:	bl	402ba0 <__assert_fail@plt>
  404404:	sub	sp, sp, #0x100
  404408:	stp	x29, x30, [sp, #240]
  40440c:	add	x29, sp, #0xf0
  404410:	mov	x8, #0xffffffffffffffd0    	// #-48
  404414:	mov	x9, sp
  404418:	sub	x10, x29, #0x70
  40441c:	movk	x8, #0xff80, lsl #32
  404420:	add	x11, x29, #0x10
  404424:	add	x9, x9, #0x80
  404428:	add	x10, x10, #0x30
  40442c:	stp	x9, x8, [x29, #-16]
  404430:	stp	x11, x10, [x29, #-32]
  404434:	stp	x2, x3, [x29, #-112]
  404438:	stp	x4, x5, [x29, #-96]
  40443c:	stp	x6, x7, [x29, #-80]
  404440:	stp	q1, q2, [sp, #16]
  404444:	str	q0, [sp]
  404448:	ldp	q0, q1, [x29, #-32]
  40444c:	sub	x2, x29, #0x40
  404450:	stp	q3, q4, [sp, #48]
  404454:	stp	q5, q6, [sp, #80]
  404458:	str	q7, [sp, #112]
  40445c:	stp	q0, q1, [x29, #-64]
  404460:	bl	402a30 <vasprintf@plt>
  404464:	tbnz	w0, #31, 404474 <ferror@plt+0x1854>
  404468:	ldp	x29, x30, [sp, #240]
  40446c:	add	sp, sp, #0x100
  404470:	ret
  404474:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404478:	add	x1, x1, #0x374
  40447c:	mov	w0, #0x1                   	// #1
  404480:	bl	402bf0 <err@plt>
  404484:	sub	sp, sp, #0xe0
  404488:	stp	x29, x30, [sp, #144]
  40448c:	str	x25, [sp, #160]
  404490:	stp	x24, x23, [sp, #176]
  404494:	stp	x22, x21, [sp, #192]
  404498:	stp	x20, x19, [sp, #208]
  40449c:	add	x29, sp, #0x90
  4044a0:	str	xzr, [sp, #8]
  4044a4:	cbz	x0, 404838 <ferror@plt+0x1c18>
  4044a8:	mov	x20, x1
  4044ac:	cbz	x1, 404858 <ferror@plt+0x1c38>
  4044b0:	mov	x22, x0
  4044b4:	ldr	x0, [x20]
  4044b8:	cbz	x0, 404878 <ferror@plt+0x1c58>
  4044bc:	mov	w1, wzr
  4044c0:	bl	402770 <open@plt>
  4044c4:	mov	w19, w0
  4044c8:	cmn	w0, #0x1
  4044cc:	b.eq	40459c <ferror@plt+0x197c>  // b.none
  4044d0:	add	x1, sp, #0x10
  4044d4:	mov	w0, w19
  4044d8:	bl	4074c0 <ferror@plt+0x48a0>
  4044dc:	tbnz	w0, #31, 4045a8 <ferror@plt+0x1988>
  4044e0:	ldr	w8, [sp, #32]
  4044e4:	mov	w9, #0xe3f                 	// #3647
  4044e8:	and	w10, w8, #0xf000
  4044ec:	cmp	w10, #0x6, lsl #12
  4044f0:	mov	w10, #0xe07                 	// #3591
  4044f4:	csel	w21, w10, w9, eq  // eq = none
  4044f8:	tst	w21, w8
  4044fc:	b.eq	404530 <ferror@plt+0x1910>  // b.none
  404500:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404504:	add	x1, x1, #0x52f
  404508:	mov	w2, #0x5                   	// #5
  40450c:	mov	x0, xzr
  404510:	bl	402b20 <dcgettext@plt>
  404514:	ldr	w8, [sp, #32]
  404518:	ldr	x1, [x20]
  40451c:	and	w9, w21, #0x30
  404520:	mov	w10, #0x1b0                 	// #432
  404524:	and	w2, w8, #0xfff
  404528:	eor	w3, w9, w10
  40452c:	bl	402ae0 <warnx@plt>
  404530:	ldr	w8, [sp, #32]
  404534:	and	w8, w8, #0xf000
  404538:	cmp	w8, #0x8, lsl #12
  40453c:	b.ne	404568 <ferror@plt+0x1948>  // b.any
  404540:	ldr	w8, [sp, #40]
  404544:	cbz	w8, 404568 <ferror@plt+0x1948>
  404548:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40454c:	add	x1, x1, #0x55e
  404550:	mov	w2, #0x5                   	// #5
  404554:	mov	x0, xzr
  404558:	bl	402b20 <dcgettext@plt>
  40455c:	ldr	x1, [x20]
  404560:	ldr	w2, [sp, #40]
  404564:	bl	402ae0 <warnx@plt>
  404568:	ldr	w8, [sp, #32]
  40456c:	and	w8, w8, #0xf000
  404570:	cmp	w8, #0x6, lsl #12
  404574:	b.eq	4045d8 <ferror@plt+0x19b8>  // b.none
  404578:	cmp	w8, #0x8, lsl #12
  40457c:	b.ne	40460c <ferror@plt+0x19ec>  // b.any
  404580:	ldr	x10, [sp, #80]
  404584:	ldr	x9, [sp, #64]
  404588:	cmp	x9, x10, lsl #9
  40458c:	b.le	4045cc <ferror@plt+0x19ac>
  404590:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404594:	add	x1, x1, #0x58e
  404598:	b	4045f0 <ferror@plt+0x19d0>
  40459c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4045a0:	add	x1, x1, #0x50e
  4045a4:	b	4045b0 <ferror@plt+0x1990>
  4045a8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4045ac:	add	x1, x1, #0x51d
  4045b0:	mov	w2, #0x5                   	// #5
  4045b4:	mov	x0, xzr
  4045b8:	bl	402b20 <dcgettext@plt>
  4045bc:	ldr	x1, [x20]
  4045c0:	bl	402950 <warn@plt>
  4045c4:	mov	x21, xzr
  4045c8:	b	404730 <ferror@plt+0x1b10>
  4045cc:	cmp	w8, #0x6, lsl #12
  4045d0:	str	x9, [sp, #8]
  4045d4:	b.ne	40460c <ferror@plt+0x19ec>  // b.any
  4045d8:	add	x1, sp, #0x8
  4045dc:	mov	w0, w19
  4045e0:	bl	405674 <ferror@plt+0x2a54>
  4045e4:	cbz	w0, 40460c <ferror@plt+0x19ec>
  4045e8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4045ec:	add	x1, x1, #0x5b7
  4045f0:	mov	w2, #0x5                   	// #5
  4045f4:	mov	x0, xzr
  4045f8:	bl	402b20 <dcgettext@plt>
  4045fc:	ldr	x1, [x20]
  404600:	bl	402ae0 <warnx@plt>
  404604:	mov	x21, xzr
  404608:	b	404730 <ferror@plt+0x1b10>
  40460c:	add	x23, x20, #0x18
  404610:	add	x1, x29, #0x1c
  404614:	mov	w0, w19
  404618:	mov	x2, x23
  40461c:	bl	404898 <ferror@plt+0x1c78>
  404620:	mov	x21, x0
  404624:	cbz	x0, 404718 <ferror@plt+0x1af8>
  404628:	ldrb	w8, [x22, #72]
  40462c:	tbz	w8, #6, 40467c <ferror@plt+0x1a5c>
  404630:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404634:	add	x1, x1, #0x5e7
  404638:	mov	w2, #0x5                   	// #5
  40463c:	mov	x0, xzr
  404640:	bl	402b20 <dcgettext@plt>
  404644:	ldr	w8, [x29, #28]
  404648:	ldr	x1, [x20]
  40464c:	ldr	w2, [x20, #24]
  404650:	adrp	x9, 408000 <ferror@plt+0x53e0>
  404654:	adrp	x10, 408000 <ferror@plt+0x53e0>
  404658:	add	x9, x9, #0x61f
  40465c:	add	x10, x10, #0x617
  404660:	adrp	x11, 408000 <ferror@plt+0x53e0>
  404664:	cmp	w8, #0x2
  404668:	add	x11, x11, #0x986
  40466c:	csel	x9, x10, x9, eq  // eq = none
  404670:	cmp	w8, #0x1
  404674:	csel	x3, x11, x9, eq  // eq = none
  404678:	bl	402ae0 <warnx@plt>
  40467c:	ldr	w8, [x29, #28]
  404680:	cmp	w8, #0x2
  404684:	b.eq	404770 <ferror@plt+0x1b50>  // b.none
  404688:	cmp	w8, #0x1
  40468c:	b.ne	404814 <ferror@plt+0x1bf4>  // b.any
  404690:	ldr	w9, [x23]
  404694:	cbz	w9, 404768 <ferror@plt+0x1b48>
  404698:	mov	x0, x20
  40469c:	mov	x1, x21
  4046a0:	bl	4049a0 <ferror@plt+0x1d80>
  4046a4:	mov	x24, x0
  4046a8:	bl	402840 <getpagesize@plt>
  4046ac:	ldrb	w8, [x22, #72]
  4046b0:	mov	w25, w0
  4046b4:	tbz	w8, #6, 4046e0 <ferror@plt+0x1ac0>
  4046b8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4046bc:	add	x1, x1, #0x627
  4046c0:	mov	w2, #0x5                   	// #5
  4046c4:	mov	x0, xzr
  4046c8:	bl	402b20 <dcgettext@plt>
  4046cc:	ldr	x1, [x20]
  4046d0:	ldr	w2, [x20, #24]
  4046d4:	ldr	x4, [sp, #8]
  4046d8:	mov	x3, x24
  4046dc:	bl	402ae0 <warnx@plt>
  4046e0:	ldr	x8, [sp, #8]
  4046e4:	cmp	x24, x8
  4046e8:	b.ls	40479c <ferror@plt+0x1b7c>  // b.plast
  4046ec:	ldrb	w8, [x22, #72]
  4046f0:	tbz	w8, #6, 40480c <ferror@plt+0x1bec>
  4046f4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4046f8:	add	x1, x1, #0x654
  4046fc:	mov	w2, #0x5                   	// #5
  404700:	mov	x0, xzr
  404704:	bl	402b20 <dcgettext@plt>
  404708:	ldr	x1, [x20]
  40470c:	mov	x2, x24
  404710:	bl	402ae0 <warnx@plt>
  404714:	b	40480c <ferror@plt+0x1bec>
  404718:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40471c:	add	x1, x1, #0x5cb
  404720:	mov	w2, #0x5                   	// #5
  404724:	bl	402b20 <dcgettext@plt>
  404728:	ldr	x1, [x20]
  40472c:	bl	402ae0 <warnx@plt>
  404730:	cmn	w19, #0x1
  404734:	b.eq	404740 <ferror@plt+0x1b20>  // b.none
  404738:	mov	w0, w19
  40473c:	bl	402880 <close@plt>
  404740:	mov	x0, x21
  404744:	bl	4029d0 <free@plt>
  404748:	mov	w0, #0xffffffff            	// #-1
  40474c:	ldp	x20, x19, [sp, #208]
  404750:	ldp	x22, x21, [sp, #192]
  404754:	ldp	x24, x23, [sp, #176]
  404758:	ldr	x25, [sp, #160]
  40475c:	ldp	x29, x30, [sp, #144]
  404760:	add	sp, sp, #0xe0
  404764:	ret
  404768:	cmp	w8, #0x2
  40476c:	b.ne	404814 <ferror@plt+0x1bf4>  // b.any
  404770:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404774:	add	x1, x1, #0x709
  404778:	mov	w2, #0x5                   	// #5
  40477c:	mov	x0, xzr
  404780:	bl	402b20 <dcgettext@plt>
  404784:	ldr	x1, [x20]
  404788:	bl	402ae0 <warnx@plt>
  40478c:	mov	x0, x20
  404790:	bl	404d28 <ferror@plt+0x2108>
  404794:	tbz	w0, #31, 404814 <ferror@plt+0x1bf4>
  404798:	b	404730 <ferror@plt+0x1b10>
  40479c:	tbnz	w25, #31, 4047ac <ferror@plt+0x1b8c>
  4047a0:	ldr	w8, [x23]
  4047a4:	cmp	w25, w8
  4047a8:	b.eq	40480c <ferror@plt+0x1bec>  // b.none
  4047ac:	ldrb	w8, [x22, #72]
  4047b0:	tbnz	w8, #2, 4047d4 <ferror@plt+0x1bb4>
  4047b4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4047b8:	add	x1, x1, #0x6bc
  4047bc:	mov	w2, #0x5                   	// #5
  4047c0:	mov	x0, xzr
  4047c4:	bl	402b20 <dcgettext@plt>
  4047c8:	ldr	x1, [x20]
  4047cc:	bl	402ae0 <warnx@plt>
  4047d0:	b	40480c <ferror@plt+0x1bec>
  4047d4:	mov	x0, x20
  4047d8:	mov	x1, x21
  4047dc:	bl	404a44 <ferror@plt+0x1e24>
  4047e0:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4047e4:	add	x1, x1, #0x693
  4047e8:	mov	w2, #0x5                   	// #5
  4047ec:	mov	x0, xzr
  4047f0:	bl	402b20 <dcgettext@plt>
  4047f4:	ldr	x1, [x20]
  4047f8:	bl	402ae0 <warnx@plt>
  4047fc:	mov	x0, x20
  404800:	bl	404b38 <ferror@plt+0x1f18>
  404804:	lsr	w8, w0, #30
  404808:	tbnz	w8, #1, 40482c <ferror@plt+0x1c0c>
  40480c:	mov	w8, wzr
  404810:	cbnz	wzr, 404730 <ferror@plt+0x1b10>
  404814:	mov	x0, x21
  404818:	bl	4029d0 <free@plt>
  40481c:	mov	w0, w19
  404820:	bl	402880 <close@plt>
  404824:	mov	w0, wzr
  404828:	b	40474c <ferror@plt+0x1b2c>
  40482c:	and	w8, w8, #0x2
  404830:	cbnz	w8, 404730 <ferror@plt+0x1b10>
  404834:	b	404814 <ferror@plt+0x1bf4>
  404838:	adrp	x0, 408000 <ferror@plt+0x53e0>
  40483c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404840:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404844:	add	x0, x0, #0x441
  404848:	add	x1, x1, #0xa7a
  40484c:	add	x3, x3, #0x4bd
  404850:	mov	w2, #0x200                 	// #512
  404854:	bl	402ba0 <__assert_fail@plt>
  404858:	adrp	x0, 408000 <ferror@plt+0x53e0>
  40485c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404860:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404864:	add	x0, x0, #0x500
  404868:	add	x1, x1, #0xa7a
  40486c:	add	x3, x3, #0x4bd
  404870:	mov	w2, #0x201                 	// #513
  404874:	bl	402ba0 <__assert_fail@plt>
  404878:	adrp	x0, 408000 <ferror@plt+0x53e0>
  40487c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404880:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404884:	add	x0, x0, #0x504
  404888:	add	x1, x1, #0xa7a
  40488c:	add	x3, x3, #0x4bd
  404890:	mov	w2, #0x202                 	// #514
  404894:	bl	402ba0 <__assert_fail@plt>
  404898:	stp	x29, x30, [sp, #-64]!
  40489c:	stp	x24, x23, [sp, #16]
  4048a0:	stp	x22, x21, [sp, #32]
  4048a4:	stp	x20, x19, [sp, #48]
  4048a8:	mov	x29, sp
  4048ac:	cbz	x1, 404960 <ferror@plt+0x1d40>
  4048b0:	mov	x19, x2
  4048b4:	cbz	x2, 404980 <ferror@plt+0x1d60>
  4048b8:	mov	x21, x1
  4048bc:	mov	w22, w0
  4048c0:	str	wzr, [x19]
  4048c4:	str	wzr, [x1]
  4048c8:	bl	404e74 <ferror@plt+0x2254>
  4048cc:	mov	x20, x0
  4048d0:	mov	w2, #0x10000               	// #65536
  4048d4:	mov	w0, w22
  4048d8:	mov	x1, x20
  4048dc:	bl	402af0 <read@plt>
  4048e0:	cmn	x0, #0x1
  4048e4:	b.eq	40493c <ferror@plt+0x1d1c>  // b.none
  4048e8:	mov	x22, x0
  4048ec:	sub	x24, x20, #0xa
  4048f0:	mov	w23, #0x1000                	// #4096
  4048f4:	b	404904 <ferror@plt+0x1ce4>
  4048f8:	lsl	w23, w23, #1
  4048fc:	cmp	w23, #0x10, lsl #12
  404900:	b.hi	404934 <ferror@plt+0x1d14>  // b.pmore
  404904:	cmp	w23, #0x8, lsl #12
  404908:	b.eq	4048f8 <ferror@plt+0x1cd8>  // b.none
  40490c:	tbnz	x22, #63, 404934 <ferror@plt+0x1d14>
  404910:	mov	w8, w23
  404914:	sub	x9, x8, #0xa
  404918:	cmp	x22, x9
  40491c:	b.cc	404934 <ferror@plt+0x1d14>  // b.lo, b.ul, b.last
  404920:	add	x0, x24, x8
  404924:	mov	x1, x21
  404928:	bl	404ea4 <ferror@plt+0x2284>
  40492c:	cbz	w0, 4048f8 <ferror@plt+0x1cd8>
  404930:	str	w23, [x19]
  404934:	ldr	w8, [x19]
  404938:	cbnz	w8, 404948 <ferror@plt+0x1d28>
  40493c:	mov	x0, x20
  404940:	bl	4029d0 <free@plt>
  404944:	mov	x20, xzr
  404948:	mov	x0, x20
  40494c:	ldp	x20, x19, [sp, #48]
  404950:	ldp	x22, x21, [sp, #32]
  404954:	ldp	x24, x23, [sp, #16]
  404958:	ldp	x29, x30, [sp], #64
  40495c:	ret
  404960:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404964:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404968:	adrp	x3, 408000 <ferror@plt+0x53e0>
  40496c:	add	x0, x0, #0x74b
  404970:	add	x1, x1, #0xa7a
  404974:	add	x3, x3, #0x74f
  404978:	mov	w2, #0x1a9                 	// #425
  40497c:	bl	402ba0 <__assert_fail@plt>
  404980:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404984:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404988:	adrp	x3, 408000 <ferror@plt+0x53e0>
  40498c:	add	x0, x0, #0x9f1
  404990:	add	x1, x1, #0xa7a
  404994:	add	x3, x3, #0x74f
  404998:	mov	w2, #0x1aa                 	// #426
  40499c:	bl	402ba0 <__assert_fail@plt>
  4049a0:	stp	x29, x30, [sp, #-32]!
  4049a4:	stp	x20, x19, [sp, #16]
  4049a8:	mov	x29, sp
  4049ac:	cbz	x0, 404a04 <ferror@plt+0x1de4>
  4049b0:	ldr	w20, [x0, #24]
  4049b4:	cbz	w20, 404a24 <ferror@plt+0x1e04>
  4049b8:	ldr	w0, [x1, #1024]
  4049bc:	mov	x19, x1
  4049c0:	cmp	w0, #0x1
  4049c4:	b.ne	4049d0 <ferror@plt+0x1db0>  // b.any
  4049c8:	ldr	w0, [x19, #1028]
  4049cc:	b	4049ec <ferror@plt+0x1dcc>
  4049d0:	bl	405008 <ferror@plt+0x23e8>
  4049d4:	cmp	w0, #0x1
  4049d8:	b.ne	4049e8 <ferror@plt+0x1dc8>  // b.any
  4049dc:	ldr	w0, [x19, #1028]
  4049e0:	bl	405008 <ferror@plt+0x23e8>
  4049e4:	b	4049ec <ferror@plt+0x1dcc>
  4049e8:	mov	w0, wzr
  4049ec:	mov	w8, w0
  4049f0:	add	x8, x8, #0x1
  4049f4:	mul	x0, x8, x20
  4049f8:	ldp	x20, x19, [sp, #16]
  4049fc:	ldp	x29, x30, [sp], #32
  404a00:	ret
  404a04:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404a08:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404a0c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404a10:	add	x0, x0, #0x500
  404a14:	add	x1, x1, #0xa7a
  404a18:	add	x3, x3, #0x80b
  404a1c:	mov	w2, #0x1d3                 	// #467
  404a20:	bl	402ba0 <__assert_fail@plt>
  404a24:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404a28:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404a2c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404a30:	add	x0, x0, #0x856
  404a34:	add	x1, x1, #0xa7a
  404a38:	add	x3, x3, #0x80b
  404a3c:	mov	w2, #0x1d4                 	// #468
  404a40:	bl	402ba0 <__assert_fail@plt>
  404a44:	sub	sp, sp, #0xa0
  404a48:	stp	x29, x30, [sp, #128]
  404a4c:	stp	x20, x19, [sp, #144]
  404a50:	add	x29, sp, #0x80
  404a54:	cbz	x0, 404b18 <ferror@plt+0x1ef8>
  404a58:	mov	x20, x1
  404a5c:	cbz	x1, 404b08 <ferror@plt+0x1ee8>
  404a60:	ldrb	w8, [x20, #1052]
  404a64:	mov	x19, x0
  404a68:	cbz	w8, 404a78 <ferror@plt+0x1e58>
  404a6c:	add	x0, x20, #0x41c
  404a70:	bl	405010 <ferror@plt+0x23f0>
  404a74:	str	x0, [x19, #8]
  404a78:	ldrb	w3, [x20, #1036]
  404a7c:	cbz	w3, 404b08 <ferror@plt+0x1ee8>
  404a80:	ldrb	w4, [x20, #1037]
  404a84:	ldrb	w5, [x20, #1038]
  404a88:	ldrb	w6, [x20, #1039]
  404a8c:	ldrb	w7, [x20, #1040]
  404a90:	ldrb	w8, [x20, #1041]
  404a94:	ldrb	w9, [x20, #1042]
  404a98:	ldrb	w10, [x20, #1043]
  404a9c:	ldrb	w11, [x20, #1044]
  404aa0:	ldrb	w12, [x20, #1045]
  404aa4:	ldrb	w13, [x20, #1046]
  404aa8:	ldrb	w14, [x20, #1047]
  404aac:	ldrb	w15, [x20, #1048]
  404ab0:	ldrb	w16, [x20, #1049]
  404ab4:	ldrb	w17, [x20, #1050]
  404ab8:	ldrb	w18, [x20, #1051]
  404abc:	adrp	x2, 408000 <ferror@plt+0x53e0>
  404ac0:	add	x2, x2, #0x89f
  404ac4:	sub	x0, x29, #0x28
  404ac8:	mov	w1, #0x25                  	// #37
  404acc:	str	w18, [sp, #80]
  404ad0:	str	w17, [sp, #72]
  404ad4:	str	w16, [sp, #64]
  404ad8:	str	w15, [sp, #56]
  404adc:	str	w14, [sp, #48]
  404ae0:	str	w13, [sp, #40]
  404ae4:	str	w12, [sp, #32]
  404ae8:	str	w11, [sp, #24]
  404aec:	str	w10, [sp, #16]
  404af0:	str	w9, [sp, #8]
  404af4:	str	w8, [sp]
  404af8:	bl	402710 <snprintf@plt>
  404afc:	sub	x0, x29, #0x28
  404b00:	bl	405010 <ferror@plt+0x23f0>
  404b04:	str	x0, [x19, #16]
  404b08:	ldp	x20, x19, [sp, #144]
  404b0c:	ldp	x29, x30, [sp, #128]
  404b10:	add	sp, sp, #0xa0
  404b14:	ret
  404b18:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404b1c:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404b20:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404b24:	add	x0, x0, #0x500
  404b28:	add	x1, x1, #0xa7a
  404b2c:	add	x3, x3, #0x868
  404b30:	mov	w2, #0x1e4                 	// #484
  404b34:	bl	402ba0 <__assert_fail@plt>
  404b38:	sub	sp, sp, #0x60
  404b3c:	stp	x29, x30, [sp, #64]
  404b40:	stp	x20, x19, [sp, #80]
  404b44:	add	x29, sp, #0x40
  404b48:	cbz	x0, 404c04 <ferror@plt+0x1fe4>
  404b4c:	ldr	x8, [x0]
  404b50:	mov	x19, x0
  404b54:	cbz	x8, 404c24 <ferror@plt+0x2004>
  404b58:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404b5c:	add	x1, x1, #0x95b
  404b60:	mov	w2, #0x5                   	// #5
  404b64:	mov	x0, xzr
  404b68:	bl	402b20 <dcgettext@plt>
  404b6c:	ldr	x1, [x19]
  404b70:	bl	402ae0 <warnx@plt>
  404b74:	bl	4026e0 <fork@plt>
  404b78:	cmn	w0, #0x1
  404b7c:	b.eq	404bcc <ferror@plt+0x1fac>  // b.none
  404b80:	mov	w20, w0
  404b84:	cbz	w0, 404c44 <ferror@plt+0x2024>
  404b88:	add	x1, sp, #0x8
  404b8c:	mov	w0, w20
  404b90:	mov	w2, wzr
  404b94:	bl	402bc0 <waitpid@plt>
  404b98:	mov	w19, w0
  404b9c:	cmn	w0, #0x1
  404ba0:	b.ne	404bb4 <ferror@plt+0x1f94>  // b.any
  404ba4:	bl	402bb0 <__errno_location@plt>
  404ba8:	ldr	w8, [x0]
  404bac:	cmp	w8, #0x4
  404bb0:	b.eq	404b88 <ferror@plt+0x1f68>  // b.none
  404bb4:	tbnz	w19, #31, 404bd8 <ferror@plt+0x1fb8>
  404bb8:	ldrh	w8, [sp, #8]
  404bbc:	mov	w9, #0xff7f                	// #65407
  404bc0:	tst	w8, w9
  404bc4:	csetm	w0, ne  // ne = any
  404bc8:	b	404bf4 <ferror@plt+0x1fd4>
  404bcc:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404bd0:	add	x1, x1, #0x978
  404bd4:	b	404be0 <ferror@plt+0x1fc0>
  404bd8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404bdc:	add	x1, x1, #0x9a6
  404be0:	mov	w2, #0x5                   	// #5
  404be4:	mov	x0, xzr
  404be8:	bl	402b20 <dcgettext@plt>
  404bec:	bl	402950 <warn@plt>
  404bf0:	mov	w0, #0xffffffff            	// #-1
  404bf4:	ldp	x20, x19, [sp, #80]
  404bf8:	ldp	x29, x30, [sp, #64]
  404bfc:	add	sp, sp, #0x60
  404c00:	ret
  404c04:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404c08:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404c0c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404c10:	add	x0, x0, #0x500
  404c14:	add	x1, x1, #0xa7a
  404c18:	add	x3, x3, #0x92f
  404c1c:	mov	w2, #0x139                 	// #313
  404c20:	bl	402ba0 <__assert_fail@plt>
  404c24:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404c28:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404c2c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404c30:	add	x0, x0, #0x504
  404c34:	add	x1, x1, #0xa7a
  404c38:	add	x3, x3, #0x92f
  404c3c:	mov	w2, #0x13a                 	// #314
  404c40:	bl	402ba0 <__assert_fail@plt>
  404c44:	bl	402620 <geteuid@plt>
  404c48:	mov	w20, w0
  404c4c:	bl	402680 <getuid@plt>
  404c50:	cmp	w20, w0
  404c54:	b.eq	404c78 <ferror@plt+0x2058>  // b.none
  404c58:	bl	4029f0 <getgid@plt>
  404c5c:	bl	4028e0 <setgid@plt>
  404c60:	tbnz	w0, #31, 404c70 <ferror@plt+0x2050>
  404c64:	bl	402680 <getuid@plt>
  404c68:	bl	402570 <setuid@plt>
  404c6c:	tbz	w0, #31, 404c78 <ferror@plt+0x2058>
  404c70:	mov	w0, #0x1                   	// #1
  404c74:	bl	4025b0 <exit@plt>
  404c78:	adrp	x8, 408000 <ferror@plt+0x53e0>
  404c7c:	add	x8, x8, #0x984
  404c80:	str	x8, [sp, #8]
  404c84:	ldr	x8, [x19, #8]
  404c88:	cbnz	x8, 404c94 <ferror@plt+0x2074>
  404c8c:	mov	w8, #0x1                   	// #1
  404c90:	b	404cac <ferror@plt+0x208c>
  404c94:	adrp	x8, 408000 <ferror@plt+0x53e0>
  404c98:	add	x8, x8, #0x98b
  404c9c:	str	x8, [sp, #16]
  404ca0:	ldr	x8, [x19, #8]
  404ca4:	str	x8, [sp, #24]
  404ca8:	mov	w8, #0x3                   	// #3
  404cac:	ldr	x9, [x19, #16]
  404cb0:	cbz	x9, 404cd4 <ferror@plt+0x20b4>
  404cb4:	adrp	x9, 408000 <ferror@plt+0x53e0>
  404cb8:	add	x9, x9, #0x98e
  404cbc:	add	x10, sp, #0x8
  404cc0:	str	x9, [x10, w8, uxtw #3]
  404cc4:	ldr	x9, [x19, #16]
  404cc8:	add	w11, w8, #0x1
  404ccc:	add	w8, w8, #0x2
  404cd0:	str	x9, [x10, w11, uxtw #3]
  404cd4:	ldr	x9, [x19]
  404cd8:	add	x10, sp, #0x8
  404cdc:	add	x8, x10, w8, uxtw #3
  404ce0:	add	x1, sp, #0x8
  404ce4:	stp	x9, xzr, [x8]
  404ce8:	ldr	x0, [sp, #8]
  404cec:	bl	402920 <execvp@plt>
  404cf0:	bl	402bb0 <__errno_location@plt>
  404cf4:	ldr	w8, [x0]
  404cf8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404cfc:	add	x1, x1, #0x991
  404d00:	mov	w2, #0x5                   	// #5
  404d04:	cmp	w8, #0x2
  404d08:	mov	w8, #0x7e                  	// #126
  404d0c:	mov	x0, xzr
  404d10:	cinc	w19, w8, eq  // eq = none
  404d14:	bl	402b20 <dcgettext@plt>
  404d18:	ldr	x2, [sp, #8]
  404d1c:	mov	x1, x0
  404d20:	mov	w0, w19
  404d24:	bl	402bf0 <err@plt>
  404d28:	stp	x29, x30, [sp, #-48]!
  404d2c:	str	x21, [sp, #16]
  404d30:	stp	x20, x19, [sp, #32]
  404d34:	mov	x29, sp
  404d38:	cbz	x0, 404e14 <ferror@plt+0x21f4>
  404d3c:	mov	x19, x0
  404d40:	ldr	x0, [x0]
  404d44:	cbz	x0, 404e34 <ferror@plt+0x2214>
  404d48:	ldr	w8, [x19, #24]
  404d4c:	cbz	w8, 404e54 <ferror@plt+0x2234>
  404d50:	mov	w1, #0x1                   	// #1
  404d54:	bl	402770 <open@plt>
  404d58:	cmn	w0, #0x1
  404d5c:	b.eq	404d9c <ferror@plt+0x217c>  // b.none
  404d60:	ldr	w8, [x19, #24]
  404d64:	mov	w2, wzr
  404d68:	mov	w20, w0
  404d6c:	sub	x1, x8, #0xa
  404d70:	bl	402700 <lseek@plt>
  404d74:	tbnz	x0, #63, 404da8 <ferror@plt+0x2188>
  404d78:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404d7c:	add	x1, x1, #0x7ce
  404d80:	mov	w2, #0xa                   	// #10
  404d84:	mov	w0, w20
  404d88:	bl	4028a0 <write@plt>
  404d8c:	cmp	x0, #0xa
  404d90:	b.ne	404db4 <ferror@plt+0x2194>  // b.any
  404d94:	mov	w21, wzr
  404d98:	b	404dd4 <ferror@plt+0x21b4>
  404d9c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404da0:	add	x1, x1, #0x50e
  404da4:	b	404de8 <ferror@plt+0x21c8>
  404da8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404dac:	add	x1, x1, #0x9fa
  404db0:	b	404dbc <ferror@plt+0x219c>
  404db4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404db8:	add	x1, x1, #0xa0b
  404dbc:	mov	w2, #0x5                   	// #5
  404dc0:	mov	x0, xzr
  404dc4:	bl	402b20 <dcgettext@plt>
  404dc8:	ldr	x1, [x19]
  404dcc:	bl	402950 <warn@plt>
  404dd0:	mov	w21, #0xffffffff            	// #-1
  404dd4:	mov	w0, w20
  404dd8:	bl	40505c <ferror@plt+0x243c>
  404ddc:	cbz	w0, 404e00 <ferror@plt+0x21e0>
  404de0:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404de4:	add	x1, x1, #0xa26
  404de8:	mov	w2, #0x5                   	// #5
  404dec:	mov	x0, xzr
  404df0:	bl	402b20 <dcgettext@plt>
  404df4:	ldr	x1, [x19]
  404df8:	bl	402950 <warn@plt>
  404dfc:	mov	w21, #0xffffffff            	// #-1
  404e00:	mov	w0, w21
  404e04:	ldp	x20, x19, [sp, #32]
  404e08:	ldr	x21, [sp, #16]
  404e0c:	ldp	x29, x30, [sp], #48
  404e10:	ret
  404e14:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404e18:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404e1c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404e20:	add	x0, x0, #0x500
  404e24:	add	x1, x1, #0xa7a
  404e28:	add	x3, x3, #0x9b5
  404e2c:	mov	w2, #0x171                 	// #369
  404e30:	bl	402ba0 <__assert_fail@plt>
  404e34:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404e38:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404e3c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404e40:	add	x0, x0, #0x504
  404e44:	add	x1, x1, #0xa7a
  404e48:	add	x3, x3, #0x9b5
  404e4c:	mov	w2, #0x172                 	// #370
  404e50:	bl	402ba0 <__assert_fail@plt>
  404e54:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404e58:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404e5c:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404e60:	add	x0, x0, #0x9ec
  404e64:	add	x1, x1, #0xa7a
  404e68:	add	x3, x3, #0x9b5
  404e6c:	mov	w2, #0x173                 	// #371
  404e70:	bl	402ba0 <__assert_fail@plt>
  404e74:	stp	x29, x30, [sp, #-16]!
  404e78:	mov	w0, #0x10000               	// #65536
  404e7c:	mov	x29, sp
  404e80:	bl	402760 <malloc@plt>
  404e84:	cbz	x0, 404e90 <ferror@plt+0x2270>
  404e88:	ldp	x29, x30, [sp], #16
  404e8c:	ret
  404e90:	adrp	x1, 408000 <ferror@plt+0x53e0>
  404e94:	add	x1, x1, #0x781
  404e98:	mov	w0, #0x1                   	// #1
  404e9c:	mov	w2, #0x10000               	// #65536
  404ea0:	bl	402bf0 <err@plt>
  404ea4:	stp	x29, x30, [sp, #-16]!
  404ea8:	mov	x29, sp
  404eac:	cbz	x0, 404fc8 <ferror@plt+0x23a8>
  404eb0:	cbz	x1, 404fe8 <ferror@plt+0x23c8>
  404eb4:	ldr	x8, [x0]
  404eb8:	ldrh	w9, [x0, #8]
  404ebc:	mov	x10, #0x5753                	// #22355
  404ec0:	movk	x10, #0x5041, lsl #16
  404ec4:	movk	x10, #0x5053, lsl #32
  404ec8:	movk	x10, #0x4341, lsl #48
  404ecc:	mov	w11, #0x3245                	// #12869
  404ed0:	eor	x8, x8, x10
  404ed4:	eor	x9, x9, x11
  404ed8:	orr	x8, x8, x9
  404edc:	cbz	x8, 404fb4 <ferror@plt+0x2394>
  404ee0:	ldr	x9, [x0]
  404ee4:	ldrb	w10, [x0, #8]
  404ee8:	mov	x8, #0x3153                	// #12627
  404eec:	movk	x8, #0x5553, lsl #16
  404ef0:	movk	x8, #0x5053, lsl #32
  404ef4:	movk	x8, #0x4e45, lsl #48
  404ef8:	mov	w11, #0x44                  	// #68
  404efc:	eor	x9, x9, x8
  404f00:	eor	x10, x10, x11
  404f04:	orr	x9, x9, x10
  404f08:	cbz	x9, 404fac <ferror@plt+0x238c>
  404f0c:	ldr	x9, [x0]
  404f10:	ldrb	w10, [x0, #8]
  404f14:	add	x8, x8, #0x100
  404f18:	mov	w11, #0x44                  	// #68
  404f1c:	eor	x8, x9, x8
  404f20:	eor	x9, x10, x11
  404f24:	orr	x8, x8, x9
  404f28:	cbz	x8, 404fac <ferror@plt+0x238c>
  404f2c:	ldr	x8, [x0]
  404f30:	ldrb	w9, [x0, #8]
  404f34:	mov	x10, #0x4c55                	// #19541
  404f38:	movk	x10, #0x5553, lsl #16
  404f3c:	movk	x10, #0x5053, lsl #32
  404f40:	movk	x10, #0x4e45, lsl #48
  404f44:	mov	w11, #0x44                  	// #68
  404f48:	eor	x8, x8, x10
  404f4c:	eor	x9, x9, x11
  404f50:	orr	x8, x8, x9
  404f54:	cbz	x8, 404fac <ferror@plt+0x238c>
  404f58:	ldr	x8, [x0]
  404f5c:	mov	x9, #0xc3ed                	// #50157
  404f60:	movk	x9, #0xe902, lsl #16
  404f64:	movk	x9, #0x5698, lsl #32
  404f68:	movk	x9, #0xce5, lsl #48
  404f6c:	cmp	x8, x9
  404f70:	b.eq	404fac <ferror@plt+0x238c>  // b.none
  404f74:	ldr	x8, [x0]
  404f78:	ldrh	w9, [x0, #8]
  404f7c:	mov	x10, #0x494c                	// #18764
  404f80:	movk	x10, #0x484e, lsl #16
  404f84:	movk	x10, #0x4249, lsl #32
  404f88:	movk	x10, #0x3030, lsl #48
  404f8c:	mov	w11, #0x3130                	// #12592
  404f90:	eor	x8, x8, x10
  404f94:	eor	x9, x9, x11
  404f98:	orr	x8, x8, x9
  404f9c:	cbz	x8, 404fac <ferror@plt+0x238c>
  404fa0:	mov	w0, wzr
  404fa4:	ldp	x29, x30, [sp], #16
  404fa8:	ret
  404fac:	mov	w8, #0x2                   	// #2
  404fb0:	b	404fb8 <ferror@plt+0x2398>
  404fb4:	mov	w8, #0x1                   	// #1
  404fb8:	str	w8, [x1]
  404fbc:	mov	w0, #0x1                   	// #1
  404fc0:	ldp	x29, x30, [sp], #16
  404fc4:	ret
  404fc8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404fcc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404fd0:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404fd4:	add	x0, x0, #0x79b
  404fd8:	add	x1, x1, #0xa7a
  404fdc:	add	x3, x3, #0x79f
  404fe0:	mov	w2, #0x191                 	// #401
  404fe4:	bl	402ba0 <__assert_fail@plt>
  404fe8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  404fec:	adrp	x1, 407000 <ferror@plt+0x43e0>
  404ff0:	adrp	x3, 408000 <ferror@plt+0x53e0>
  404ff4:	add	x0, x0, #0x74b
  404ff8:	add	x1, x1, #0xa7a
  404ffc:	add	x3, x3, #0x79f
  405000:	mov	w2, #0x192                 	// #402
  405004:	bl	402ba0 <__assert_fail@plt>
  405008:	rev	w0, w0
  40500c:	ret
  405010:	stp	x29, x30, [sp, #-16]!
  405014:	mov	x29, sp
  405018:	cbz	x0, 40502c <ferror@plt+0x240c>
  40501c:	bl	402850 <strdup@plt>
  405020:	cbz	x0, 40504c <ferror@plt+0x242c>
  405024:	ldp	x29, x30, [sp], #16
  405028:	ret
  40502c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405030:	adrp	x1, 408000 <ferror@plt+0x53e0>
  405034:	adrp	x3, 408000 <ferror@plt+0x53e0>
  405038:	add	x0, x0, #0x8e4
  40503c:	add	x1, x1, #0x8e8
  405040:	add	x3, x3, #0x8fb
  405044:	mov	w2, #0x4a                  	// #74
  405048:	bl	402ba0 <__assert_fail@plt>
  40504c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  405050:	add	x1, x1, #0x917
  405054:	mov	w0, #0x1                   	// #1
  405058:	bl	402bf0 <err@plt>
  40505c:	stp	x29, x30, [sp, #-32]!
  405060:	stp	x20, x19, [sp, #16]
  405064:	mov	x29, sp
  405068:	mov	w19, w0
  40506c:	bl	402740 <fsync@plt>
  405070:	mov	w20, w0
  405074:	mov	w0, w19
  405078:	bl	402880 <close@plt>
  40507c:	orr	w8, w0, w20
  405080:	ldp	x20, x19, [sp, #16]
  405084:	cmp	w8, #0x0
  405088:	csetm	w0, ne  // ne = any
  40508c:	ldp	x29, x30, [sp], #32
  405090:	ret
  405094:	stp	x29, x30, [sp, #-32]!
  405098:	str	x19, [sp, #16]
  40509c:	adrp	x19, 41a000 <ferror@plt+0x173e0>
  4050a0:	ldr	x8, [x19, #1192]
  4050a4:	mov	x29, sp
  4050a8:	cbz	x8, 4050bc <ferror@plt+0x249c>
  4050ac:	ldr	x0, [x19, #1192]
  4050b0:	ldr	x19, [sp, #16]
  4050b4:	ldp	x29, x30, [sp], #32
  4050b8:	ret
  4050bc:	bl	402780 <mnt_new_table@plt>
  4050c0:	str	x0, [x19, #1192]
  4050c4:	cbz	x0, 4050b0 <ferror@plt+0x2490>
  4050c8:	adrp	x1, 405000 <ferror@plt+0x23e0>
  4050cc:	add	x1, x1, #0x100
  4050d0:	bl	402530 <mnt_table_set_parser_errcb@plt>
  4050d4:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4050d8:	ldr	x0, [x19, #1192]
  4050dc:	ldr	x1, [x8, #1200]
  4050e0:	bl	402a10 <mnt_table_set_cache@plt>
  4050e4:	ldr	x0, [x19, #1192]
  4050e8:	mov	x1, xzr
  4050ec:	bl	402b90 <mnt_table_parse_fstab@plt>
  4050f0:	mov	w8, w0
  4050f4:	mov	x0, xzr
  4050f8:	cbnz	w8, 4050b0 <ferror@plt+0x2490>
  4050fc:	b	4050ac <ferror@plt+0x248c>
  405100:	cbz	x1, 405140 <ferror@plt+0x2520>
  405104:	stp	x29, x30, [sp, #-32]!
  405108:	stp	x20, x19, [sp, #16]
  40510c:	mov	x20, x1
  405110:	adrp	x1, 408000 <ferror@plt+0x53e0>
  405114:	mov	w19, w2
  405118:	add	x1, x1, #0xa55
  40511c:	mov	w2, #0x5                   	// #5
  405120:	mov	x0, xzr
  405124:	mov	x29, sp
  405128:	bl	402b20 <dcgettext@plt>
  40512c:	mov	x1, x20
  405130:	mov	w2, w19
  405134:	bl	402ae0 <warnx@plt>
  405138:	ldp	x20, x19, [sp, #16]
  40513c:	ldp	x29, x30, [sp], #32
  405140:	mov	w0, #0x1                   	// #1
  405144:	ret
  405148:	stp	x29, x30, [sp, #-32]!
  40514c:	str	x19, [sp, #16]
  405150:	adrp	x19, 41a000 <ferror@plt+0x173e0>
  405154:	ldr	x8, [x19, #1208]
  405158:	mov	x29, sp
  40515c:	cbz	x8, 405170 <ferror@plt+0x2550>
  405160:	ldr	x0, [x19, #1208]
  405164:	ldr	x19, [sp, #16]
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	bl	402780 <mnt_new_table@plt>
  405174:	str	x0, [x19, #1208]
  405178:	cbz	x0, 405164 <ferror@plt+0x2544>
  40517c:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  405180:	ldr	x1, [x8, #1200]
  405184:	bl	402a10 <mnt_table_set_cache@plt>
  405188:	ldr	x0, [x19, #1208]
  40518c:	adrp	x1, 405000 <ferror@plt+0x23e0>
  405190:	add	x1, x1, #0x100
  405194:	bl	402530 <mnt_table_set_parser_errcb@plt>
  405198:	ldr	x0, [x19, #1208]
  40519c:	mov	x1, xzr
  4051a0:	bl	402800 <mnt_table_parse_swaps@plt>
  4051a4:	mov	w8, w0
  4051a8:	mov	x0, xzr
  4051ac:	cbnz	w8, 405164 <ferror@plt+0x2544>
  4051b0:	b	405160 <ferror@plt+0x2540>
  4051b4:	stp	x29, x30, [sp, #-16]!
  4051b8:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4051bc:	ldr	x0, [x8, #1208]
  4051c0:	mov	x29, sp
  4051c4:	bl	4025c0 <mnt_unref_table@plt>
  4051c8:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4051cc:	ldr	x0, [x8, #1192]
  4051d0:	bl	4025c0 <mnt_unref_table@plt>
  4051d4:	ldp	x29, x30, [sp], #16
  4051d8:	ret
  4051dc:	cbz	x0, 4051f8 <ferror@plt+0x25d8>
  4051e0:	stp	x29, x30, [sp, #-16]!
  4051e4:	mov	x29, sp
  4051e8:	bl	402b30 <mnt_fs_is_swaparea@plt>
  4051ec:	cmp	w0, #0x0
  4051f0:	cset	w0, ne  // ne = any
  4051f4:	ldp	x29, x30, [sp], #16
  4051f8:	ret
  4051fc:	stp	x29, x30, [sp, #-32]!
  405200:	str	x19, [sp, #16]
  405204:	mov	x29, sp
  405208:	mov	x19, x0
  40520c:	bl	405148 <ferror@plt+0x2528>
  405210:	cbz	x0, 405228 <ferror@plt+0x2608>
  405214:	mov	w2, #0x1                   	// #1
  405218:	mov	x1, x19
  40521c:	bl	402650 <mnt_table_find_source@plt>
  405220:	cmp	x0, #0x0
  405224:	cset	w0, ne  // ne = any
  405228:	ldr	x19, [sp, #16]
  40522c:	ldp	x29, x30, [sp], #32
  405230:	ret
  405234:	stp	x29, x30, [sp, #-32]!
  405238:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40523c:	str	x19, [sp, #16]
  405240:	mov	x19, x0
  405244:	add	x1, x1, #0xa37
  405248:	mov	w2, #0x5                   	// #5
  40524c:	mov	x0, xzr
  405250:	mov	x29, sp
  405254:	bl	402b20 <dcgettext@plt>
  405258:	mov	x1, x19
  40525c:	bl	402ae0 <warnx@plt>
  405260:	ldr	x19, [sp, #16]
  405264:	mov	w0, #0xffffffff            	// #-1
  405268:	ldp	x29, x30, [sp], #32
  40526c:	ret
  405270:	stp	x29, x30, [sp, #-48]!
  405274:	stp	x20, x19, [sp, #32]
  405278:	adrp	x20, 41a000 <ferror@plt+0x173e0>
  40527c:	ldr	x8, [x20, #1224]
  405280:	str	x21, [sp, #16]
  405284:	adrp	x21, 41a000 <ferror@plt+0x173e0>
  405288:	mov	x19, x0
  40528c:	ldr	x0, [x21, #1216]
  405290:	add	x8, x8, #0x1
  405294:	lsl	x1, x8, #3
  405298:	mov	x29, sp
  40529c:	str	x8, [x20, #1224]
  4052a0:	bl	4052c4 <ferror@plt+0x26a4>
  4052a4:	ldr	x8, [x20, #1224]
  4052a8:	str	x0, [x21, #1216]
  4052ac:	ldr	x21, [sp, #16]
  4052b0:	add	x8, x0, x8, lsl #3
  4052b4:	stur	x19, [x8, #-8]
  4052b8:	ldp	x20, x19, [sp, #32]
  4052bc:	ldp	x29, x30, [sp], #48
  4052c0:	ret
  4052c4:	stp	x29, x30, [sp, #-32]!
  4052c8:	str	x19, [sp, #16]
  4052cc:	mov	x29, sp
  4052d0:	mov	x19, x1
  4052d4:	bl	402830 <realloc@plt>
  4052d8:	cbz	x19, 4052e0 <ferror@plt+0x26c0>
  4052dc:	cbz	x0, 4052ec <ferror@plt+0x26cc>
  4052e0:	ldr	x19, [sp, #16]
  4052e4:	ldp	x29, x30, [sp], #32
  4052e8:	ret
  4052ec:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4052f0:	add	x1, x1, #0x781
  4052f4:	mov	w0, #0x1                   	// #1
  4052f8:	mov	x2, x19
  4052fc:	bl	402bf0 <err@plt>
  405300:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  405304:	ldr	x8, [x8, #1224]
  405308:	cmp	x8, x0
  40530c:	b.ls	405320 <ferror@plt+0x2700>  // b.plast
  405310:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  405314:	ldr	x8, [x8, #1216]
  405318:	ldr	x0, [x8, x0, lsl #3]
  40531c:	ret
  405320:	mov	x0, xzr
  405324:	ret
  405328:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40532c:	ldr	x0, [x8, #1224]
  405330:	ret
  405334:	stp	x29, x30, [sp, #-48]!
  405338:	stp	x20, x19, [sp, #32]
  40533c:	adrp	x20, 41a000 <ferror@plt+0x173e0>
  405340:	ldr	x8, [x20, #1240]
  405344:	str	x21, [sp, #16]
  405348:	adrp	x21, 41a000 <ferror@plt+0x173e0>
  40534c:	mov	x19, x0
  405350:	ldr	x0, [x21, #1232]
  405354:	add	x8, x8, #0x1
  405358:	lsl	x1, x8, #3
  40535c:	mov	x29, sp
  405360:	str	x8, [x20, #1240]
  405364:	bl	4052c4 <ferror@plt+0x26a4>
  405368:	ldr	x8, [x20, #1240]
  40536c:	str	x0, [x21, #1232]
  405370:	ldr	x21, [sp, #16]
  405374:	add	x8, x0, x8, lsl #3
  405378:	stur	x19, [x8, #-8]
  40537c:	ldp	x20, x19, [sp, #32]
  405380:	ldp	x29, x30, [sp], #48
  405384:	ret
  405388:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40538c:	ldr	x8, [x8, #1240]
  405390:	cmp	x8, x0
  405394:	b.ls	4053a8 <ferror@plt+0x2788>  // b.plast
  405398:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40539c:	ldr	x8, [x8, #1232]
  4053a0:	ldr	x0, [x8, x0, lsl #3]
  4053a4:	ret
  4053a8:	mov	x0, xzr
  4053ac:	ret
  4053b0:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4053b4:	ldr	x0, [x8, #1240]
  4053b8:	ret
  4053bc:	sub	sp, sp, #0x40
  4053c0:	adrp	x8, 408000 <ferror@plt+0x53e0>
  4053c4:	add	x8, x8, #0xa88
  4053c8:	ldr	q0, [x8]
  4053cc:	stp	x29, x30, [sp, #16]
  4053d0:	add	x29, sp, #0x10
  4053d4:	str	x21, [sp, #32]
  4053d8:	stp	x20, x19, [sp, #48]
  4053dc:	mov	x19, x0
  4053e0:	str	xzr, [x29, #24]
  4053e4:	str	q0, [sp]
  4053e8:	bl	402660 <blkid_new_probe_from_filename@plt>
  4053ec:	mov	x20, x0
  4053f0:	cbz	x0, 405458 <ferror@plt+0x2838>
  4053f4:	mov	w1, #0x1                   	// #1
  4053f8:	mov	x0, x20
  4053fc:	bl	402670 <blkid_probe_enable_superblocks@plt>
  405400:	mov	w1, #0x10a                 	// #266
  405404:	mov	x0, x20
  405408:	bl	402810 <blkid_probe_set_superblocks_flags@plt>
  40540c:	mov	x2, sp
  405410:	mov	w1, #0x2                   	// #2
  405414:	mov	x0, x20
  405418:	bl	4028b0 <blkid_probe_filter_superblocks_type@plt>
  40541c:	mov	x0, x20
  405420:	bl	4026f0 <blkid_do_safeprobe@plt>
  405424:	add	w8, w0, #0x2
  405428:	cmp	w8, #0x3
  40542c:	b.hi	40550c <ferror@plt+0x28ec>  // b.pmore
  405430:	adrp	x9, 408000 <ferror@plt+0x53e0>
  405434:	add	x9, x9, #0xa80
  405438:	adr	x10, 40544c <ferror@plt+0x282c>
  40543c:	ldrb	w11, [x9, x8]
  405440:	add	x10, x10, x11, lsl #2
  405444:	mov	w21, w0
  405448:	br	x10
  40544c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  405450:	add	x1, x1, #0xab3
  405454:	b	4054a0 <ferror@plt+0x2880>
  405458:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40545c:	add	x1, x1, #0xa98
  405460:	mov	w2, #0x5                   	// #5
  405464:	bl	402b20 <dcgettext@plt>
  405468:	mov	x1, x19
  40546c:	bl	402950 <warn@plt>
  405470:	b	405518 <ferror@plt+0x28f8>
  405474:	adrp	x1, 408000 <ferror@plt+0x53e0>
  405478:	add	x1, x1, #0xa98
  40547c:	mov	w2, #0x5                   	// #5
  405480:	mov	x0, xzr
  405484:	bl	402b20 <dcgettext@plt>
  405488:	mov	x1, x19
  40548c:	bl	402950 <warn@plt>
  405490:	cbnz	w21, 40550c <ferror@plt+0x28ec>
  405494:	b	4054b8 <ferror@plt+0x2898>
  405498:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40549c:	add	x1, x1, #0xadf
  4054a0:	mov	w2, #0x5                   	// #5
  4054a4:	mov	x0, xzr
  4054a8:	bl	402b20 <dcgettext@plt>
  4054ac:	mov	x1, x19
  4054b0:	bl	402ae0 <warnx@plt>
  4054b4:	cbnz	w21, 40550c <ferror@plt+0x28ec>
  4054b8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4054bc:	add	x1, x1, #0xafe
  4054c0:	add	x2, x29, #0x18
  4054c4:	mov	x0, x20
  4054c8:	mov	x3, xzr
  4054cc:	bl	402600 <blkid_probe_lookup_value@plt>
  4054d0:	cbnz	w0, 405518 <ferror@plt+0x28f8>
  4054d4:	ldr	x0, [x29, #24]
  4054d8:	cbz	x0, 405518 <ferror@plt+0x28f8>
  4054dc:	adrp	x1, 407000 <ferror@plt+0x43e0>
  4054e0:	add	x1, x1, #0x9a7
  4054e4:	bl	402940 <strcmp@plt>
  4054e8:	cbz	w0, 405518 <ferror@plt+0x28f8>
  4054ec:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4054f0:	add	x1, x1, #0xb06
  4054f4:	mov	w2, #0x5                   	// #5
  4054f8:	mov	x0, xzr
  4054fc:	bl	402b20 <dcgettext@plt>
  405500:	ldr	x2, [x29, #24]
  405504:	mov	x1, x19
  405508:	bl	402ae0 <warnx@plt>
  40550c:	mov	x0, x20
  405510:	bl	402a90 <blkid_free_probe@plt>
  405514:	mov	x20, xzr
  405518:	mov	x0, x20
  40551c:	ldp	x20, x19, [sp, #48]
  405520:	ldr	x21, [sp, #32]
  405524:	ldp	x29, x30, [sp, #16]
  405528:	add	sp, sp, #0x40
  40552c:	ret
  405530:	sub	sp, sp, #0x90
  405534:	mov	x1, sp
  405538:	stp	x29, x30, [sp, #128]
  40553c:	add	x29, sp, #0x80
  405540:	bl	4074c0 <ferror@plt+0x48a0>
  405544:	ldr	w8, [sp, #16]
  405548:	cmp	w0, #0x0
  40554c:	ldp	x29, x30, [sp, #128]
  405550:	cset	w9, eq  // eq = none
  405554:	and	w8, w8, #0xf000
  405558:	cmp	w8, #0x6, lsl #12
  40555c:	cset	w8, eq  // eq = none
  405560:	and	w0, w9, w8
  405564:	add	sp, sp, #0x90
  405568:	ret
  40556c:	stp	x29, x30, [sp, #-64]!
  405570:	mov	w1, #0x400                 	// #1024
  405574:	str	x23, [sp, #16]
  405578:	stp	x22, x21, [sp, #32]
  40557c:	stp	x20, x19, [sp, #48]
  405580:	mov	x29, sp
  405584:	mov	w19, w0
  405588:	mov	w20, #0x400                 	// #1024
  40558c:	bl	40562c <ferror@plt+0x2a0c>
  405590:	cbz	x0, 4055cc <ferror@plt+0x29ac>
  405594:	mov	w21, #0x400                 	// #1024
  405598:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  40559c:	cmn	x21, #0x1
  4055a0:	b.eq	405614 <ferror@plt+0x29f4>  // b.none
  4055a4:	lsl	x8, x21, #1
  4055a8:	cmp	x21, x23
  4055ac:	csinv	x20, x8, xzr, ls  // ls = plast
  4055b0:	mov	w0, w19
  4055b4:	mov	x1, x20
  4055b8:	bl	40562c <ferror@plt+0x2a0c>
  4055bc:	mov	x22, x21
  4055c0:	mov	x21, x20
  4055c4:	cbnz	x0, 40559c <ferror@plt+0x297c>
  4055c8:	b	4055f4 <ferror@plt+0x29d4>
  4055cc:	mov	x22, xzr
  4055d0:	b	4055f4 <ferror@plt+0x29d4>
  4055d4:	add	x8, x22, x20
  4055d8:	lsr	x21, x8, #1
  4055dc:	mov	w0, w19
  4055e0:	mov	x1, x21
  4055e4:	bl	40562c <ferror@plt+0x2a0c>
  4055e8:	cmp	x0, #0x0
  4055ec:	csel	x20, x21, x20, eq  // eq = none
  4055f0:	csel	x22, x22, x21, eq  // eq = none
  4055f4:	sub	x8, x20, #0x1
  4055f8:	cmp	x22, x8
  4055fc:	b.cc	4055d4 <ferror@plt+0x29b4>  // b.lo, b.ul, b.last
  405600:	mov	w0, w19
  405604:	mov	x1, xzr
  405608:	bl	40562c <ferror@plt+0x2a0c>
  40560c:	add	x0, x22, #0x1
  405610:	b	405618 <ferror@plt+0x29f8>
  405614:	mov	x0, #0xffffffffffffffff    	// #-1
  405618:	ldp	x20, x19, [sp, #48]
  40561c:	ldp	x22, x21, [sp, #32]
  405620:	ldr	x23, [sp, #16]
  405624:	ldp	x29, x30, [sp], #64
  405628:	ret
  40562c:	stp	x29, x30, [sp, #-32]!
  405630:	mov	w2, wzr
  405634:	str	x19, [sp, #16]
  405638:	mov	x29, sp
  40563c:	mov	w19, w0
  405640:	bl	402700 <lseek@plt>
  405644:	tbnz	x0, #63, 405664 <ferror@plt+0x2a44>
  405648:	add	x1, x29, #0x1c
  40564c:	mov	w2, #0x1                   	// #1
  405650:	mov	w0, w19
  405654:	bl	402af0 <read@plt>
  405658:	cmp	x0, #0x0
  40565c:	cset	w0, gt
  405660:	b	405668 <ferror@plt+0x2a48>
  405664:	mov	x0, xzr
  405668:	ldr	x19, [sp, #16]
  40566c:	ldp	x29, x30, [sp], #32
  405670:	ret
  405674:	sub	sp, sp, #0xa0
  405678:	stp	x20, x19, [sp, #144]
  40567c:	mov	x19, x1
  405680:	mov	w1, #0x1272                	// #4722
  405684:	movk	w1, #0x8008, lsl #16
  405688:	mov	x2, x19
  40568c:	stp	x29, x30, [sp, #128]
  405690:	add	x29, sp, #0x80
  405694:	mov	w20, w0
  405698:	bl	402c00 <ioctl@plt>
  40569c:	tbnz	w0, #31, 4056a8 <ferror@plt+0x2a88>
  4056a0:	mov	w0, wzr
  4056a4:	b	4056ec <ferror@plt+0x2acc>
  4056a8:	mov	x2, sp
  4056ac:	mov	w1, #0x1260                	// #4704
  4056b0:	mov	w0, w20
  4056b4:	bl	402c00 <ioctl@plt>
  4056b8:	tbnz	w0, #31, 4056c4 <ferror@plt+0x2aa4>
  4056bc:	ldr	x8, [sp]
  4056c0:	b	4056e0 <ferror@plt+0x2ac0>
  4056c4:	mov	w1, #0x204                 	// #516
  4056c8:	mov	x2, sp
  4056cc:	movk	w1, #0x8020, lsl #16
  4056d0:	mov	w0, w20
  4056d4:	bl	402c00 <ioctl@plt>
  4056d8:	tbnz	w0, #31, 4056fc <ferror@plt+0x2adc>
  4056dc:	ldr	w8, [sp]
  4056e0:	mov	w0, wzr
  4056e4:	lsl	x8, x8, #9
  4056e8:	str	x8, [x19]
  4056ec:	ldp	x20, x19, [sp, #144]
  4056f0:	ldp	x29, x30, [sp, #128]
  4056f4:	add	sp, sp, #0xa0
  4056f8:	ret
  4056fc:	mov	x1, sp
  405700:	mov	w0, w20
  405704:	bl	4074c0 <ferror@plt+0x48a0>
  405708:	cbnz	w0, 405730 <ferror@plt+0x2b10>
  40570c:	ldr	w8, [sp, #16]
  405710:	and	w8, w8, #0xf000
  405714:	cmp	w8, #0x8, lsl #12
  405718:	b.ne	405730 <ferror@plt+0x2b10>  // b.any
  40571c:	ldr	x9, [sp, #48]
  405720:	mov	w0, wzr
  405724:	mov	w8, wzr
  405728:	str	x9, [x19]
  40572c:	b	405744 <ferror@plt+0x2b24>
  405730:	ldr	w8, [sp, #16]
  405734:	and	w8, w8, #0xf000
  405738:	cmp	w8, #0x6, lsl #12
  40573c:	cset	w8, eq  // eq = none
  405740:	csetm	w0, ne  // ne = any
  405744:	cbz	w8, 4056ec <ferror@plt+0x2acc>
  405748:	mov	w0, w20
  40574c:	bl	40556c <ferror@plt+0x294c>
  405750:	mov	x8, x0
  405754:	mov	w0, wzr
  405758:	b	4056e8 <ferror@plt+0x2ac8>
  40575c:	stp	x29, x30, [sp, #-32]!
  405760:	mov	x29, sp
  405764:	str	x19, [sp, #16]
  405768:	mov	x19, x1
  40576c:	add	x1, x29, #0x18
  405770:	bl	405674 <ferror@plt+0x2a54>
  405774:	cbz	w0, 405780 <ferror@plt+0x2b60>
  405778:	mov	w0, #0xffffffff            	// #-1
  40577c:	b	40578c <ferror@plt+0x2b6c>
  405780:	ldr	x8, [x29, #24]
  405784:	lsr	x8, x8, #9
  405788:	str	x8, [x19]
  40578c:	ldr	x19, [sp, #16]
  405790:	ldp	x29, x30, [sp], #32
  405794:	ret
  405798:	stp	x29, x30, [sp, #-16]!
  40579c:	mov	x2, x1
  4057a0:	mov	w1, #0x1268                	// #4712
  4057a4:	mov	x29, sp
  4057a8:	bl	402c00 <ioctl@plt>
  4057ac:	asr	w0, w0, #31
  4057b0:	ldp	x29, x30, [sp], #16
  4057b4:	ret
  4057b8:	sub	sp, sp, #0x20
  4057bc:	str	x1, [sp, #8]
  4057c0:	add	x2, sp, #0x8
  4057c4:	mov	w1, #0x127b                	// #4731
  4057c8:	stp	x29, x30, [sp, #16]
  4057cc:	add	x29, sp, #0x10
  4057d0:	bl	402c00 <ioctl@plt>
  4057d4:	ldp	x29, x30, [sp, #16]
  4057d8:	asr	w0, w0, #31
  4057dc:	add	sp, sp, #0x20
  4057e0:	ret
  4057e4:	sub	sp, sp, #0x20
  4057e8:	stp	x29, x30, [sp, #16]
  4057ec:	add	x29, sp, #0x10
  4057f0:	sub	x2, x29, #0x4
  4057f4:	mov	w1, #0x127a                	// #4730
  4057f8:	bl	402c00 <ioctl@plt>
  4057fc:	ldur	w8, [x29, #-4]
  405800:	cmp	w0, #0x0
  405804:	ldp	x29, x30, [sp, #16]
  405808:	cset	w9, ge  // ge = tcont
  40580c:	cmp	w8, #0x0
  405810:	cset	w8, ne  // ne = any
  405814:	and	w0, w9, w8
  405818:	add	sp, sp, #0x20
  40581c:	ret
  405820:	stp	x29, x30, [sp, #-48]!
  405824:	stp	x20, x19, [sp, #32]
  405828:	ldr	w8, [x0, #16]
  40582c:	mov	x20, x1
  405830:	orr	w9, w2, #0x80
  405834:	str	x21, [sp, #16]
  405838:	and	w8, w8, #0xf000
  40583c:	cmp	w8, #0x6, lsl #12
  405840:	mov	x21, x0
  405844:	csel	w1, w9, w2, eq  // eq = none
  405848:	mov	x0, x20
  40584c:	mov	x29, sp
  405850:	bl	402770 <open@plt>
  405854:	mov	w19, w0
  405858:	tbnz	w0, #31, 4058c0 <ferror@plt+0x2ca0>
  40585c:	mov	w0, w19
  405860:	mov	x1, x21
  405864:	bl	4058d4 <ferror@plt+0x2cb4>
  405868:	cbz	w0, 4058a8 <ferror@plt+0x2c88>
  40586c:	ldr	w8, [x21, #16]
  405870:	and	w8, w8, #0xf000
  405874:	cmp	w8, #0x6, lsl #12
  405878:	b.ne	4058c0 <ferror@plt+0x2ca0>  // b.any
  40587c:	mov	w0, w19
  405880:	bl	4057e4 <ferror@plt+0x2bc4>
  405884:	cbz	w0, 4058c0 <ferror@plt+0x2ca0>
  405888:	adrp	x1, 408000 <ferror@plt+0x53e0>
  40588c:	add	x1, x1, #0xba8
  405890:	mov	w2, #0x5                   	// #5
  405894:	mov	x0, xzr
  405898:	bl	402b20 <dcgettext@plt>
  40589c:	mov	x1, x20
  4058a0:	bl	402ae0 <warnx@plt>
  4058a4:	b	4058c0 <ferror@plt+0x2ca0>
  4058a8:	mov	w0, w19
  4058ac:	bl	402880 <close@plt>
  4058b0:	bl	402bb0 <__errno_location@plt>
  4058b4:	mov	w8, #0x4d                  	// #77
  4058b8:	str	w8, [x0]
  4058bc:	mov	w19, #0xffffffff            	// #-1
  4058c0:	mov	w0, w19
  4058c4:	ldp	x20, x19, [sp, #32]
  4058c8:	ldr	x21, [sp, #16]
  4058cc:	ldp	x29, x30, [sp], #48
  4058d0:	ret
  4058d4:	sub	sp, sp, #0xa0
  4058d8:	str	x19, [sp, #144]
  4058dc:	mov	x19, x1
  4058e0:	mov	x1, sp
  4058e4:	stp	x29, x30, [sp, #128]
  4058e8:	add	x29, sp, #0x80
  4058ec:	bl	4074c0 <ferror@plt+0x48a0>
  4058f0:	tbnz	w0, #31, 405918 <ferror@plt+0x2cf8>
  4058f4:	ldr	x8, [sp]
  4058f8:	ldr	x9, [x19]
  4058fc:	cmp	x8, x9
  405900:	b.ne	405918 <ferror@plt+0x2cf8>  // b.any
  405904:	ldr	x8, [sp, #8]
  405908:	ldr	x9, [x19, #8]
  40590c:	cmp	x8, x9
  405910:	cset	w0, eq  // eq = none
  405914:	b	40591c <ferror@plt+0x2cfc>
  405918:	mov	w0, wzr
  40591c:	ldr	x19, [sp, #144]
  405920:	ldp	x29, x30, [sp, #128]
  405924:	add	sp, sp, #0xa0
  405928:	ret
  40592c:	stp	x29, x30, [sp, #-16]!
  405930:	mov	w1, #0x5331                	// #21297
  405934:	mov	x2, xzr
  405938:	mov	x29, sp
  40593c:	bl	402c00 <ioctl@plt>
  405940:	bic	w0, w0, w0, asr #31
  405944:	ldp	x29, x30, [sp], #16
  405948:	ret
  40594c:	sub	sp, sp, #0x30
  405950:	stp	x20, x19, [sp, #32]
  405954:	mov	x19, x2
  405958:	mov	x20, x1
  40595c:	mov	x2, sp
  405960:	mov	w1, #0x301                 	// #769
  405964:	stp	x29, x30, [sp, #16]
  405968:	add	x29, sp, #0x10
  40596c:	bl	402c00 <ioctl@plt>
  405970:	cbz	w0, 40597c <ferror@plt+0x2d5c>
  405974:	mov	w0, #0xffffffff            	// #-1
  405978:	b	40598c <ferror@plt+0x2d6c>
  40597c:	ldrb	w8, [sp]
  405980:	str	w8, [x20]
  405984:	ldrb	w8, [sp, #1]
  405988:	str	w8, [x19]
  40598c:	ldp	x20, x19, [sp, #32]
  405990:	ldp	x29, x30, [sp, #16]
  405994:	add	sp, sp, #0x30
  405998:	ret
  40599c:	cmp	w0, #0x7f
  4059a0:	b.hi	405a28 <ferror@plt+0x2e08>  // b.pmore
  4059a4:	adrp	x9, 408000 <ferror@plt+0x53e0>
  4059a8:	mov	w8, w0
  4059ac:	add	x9, x9, #0xb28
  4059b0:	adr	x10, 4059c8 <ferror@plt+0x2da8>
  4059b4:	ldrb	w11, [x9, x8]
  4059b8:	add	x10, x10, x11, lsl #2
  4059bc:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059c0:	add	x0, x0, #0xbed
  4059c4:	br	x10
  4059c8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059cc:	add	x0, x0, #0xbc2
  4059d0:	ret
  4059d4:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059d8:	add	x0, x0, #0xbc7
  4059dc:	ret
  4059e0:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059e4:	add	x0, x0, #0xbcf
  4059e8:	ret
  4059ec:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059f0:	add	x0, x0, #0xbd9
  4059f4:	ret
  4059f8:	adrp	x0, 408000 <ferror@plt+0x53e0>
  4059fc:	add	x0, x0, #0xbde
  405a00:	ret
  405a04:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a08:	add	x0, x0, #0xbe2
  405a0c:	ret
  405a10:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a14:	add	x0, x0, #0xbea
  405a18:	ret
  405a1c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a20:	add	x0, x0, #0xbfa
  405a24:	ret
  405a28:	mov	x0, xzr
  405a2c:	ret
  405a30:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a34:	add	x0, x0, #0xbff
  405a38:	ret
  405a3c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a40:	add	x0, x0, #0xc04
  405a44:	ret
  405a48:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a4c:	add	x0, x0, #0xc0e
  405a50:	ret
  405a54:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a58:	add	x0, x0, #0xc12
  405a5c:	ret
  405a60:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a64:	add	x0, x0, #0xc16
  405a68:	ret
  405a6c:	adrp	x0, 408000 <ferror@plt+0x53e0>
  405a70:	add	x0, x0, #0xbf2
  405a74:	ret
  405a78:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  405a7c:	str	w0, [x8, #1136]
  405a80:	ret
  405a84:	sub	sp, sp, #0x80
  405a88:	stp	x29, x30, [sp, #32]
  405a8c:	stp	x28, x27, [sp, #48]
  405a90:	stp	x26, x25, [sp, #64]
  405a94:	stp	x24, x23, [sp, #80]
  405a98:	stp	x22, x21, [sp, #96]
  405a9c:	stp	x20, x19, [sp, #112]
  405aa0:	add	x29, sp, #0x20
  405aa4:	str	xzr, [x1]
  405aa8:	cbz	x0, 405ae4 <ferror@plt+0x2ec4>
  405aac:	ldrb	w8, [x0]
  405ab0:	mov	x21, x0
  405ab4:	cbz	w8, 405ae4 <ferror@plt+0x2ec4>
  405ab8:	mov	x20, x2
  405abc:	mov	x19, x1
  405ac0:	bl	402960 <__ctype_b_loc@plt>
  405ac4:	ldr	x8, [x0]
  405ac8:	mov	x23, x0
  405acc:	mov	x9, x21
  405ad0:	ldrb	w10, [x9], #1
  405ad4:	ldrh	w11, [x8, x10, lsl #1]
  405ad8:	tbnz	w11, #13, 405ad0 <ferror@plt+0x2eb0>
  405adc:	cmp	w10, #0x2d
  405ae0:	b.ne	405afc <ferror@plt+0x2edc>  // b.any
  405ae4:	mov	w21, #0xffffffea            	// #-22
  405ae8:	tbz	w21, #31, 405d28 <ferror@plt+0x3108>
  405aec:	neg	w19, w21
  405af0:	bl	402bb0 <__errno_location@plt>
  405af4:	str	w19, [x0]
  405af8:	b	405d28 <ferror@plt+0x3108>
  405afc:	bl	402bb0 <__errno_location@plt>
  405b00:	mov	x25, x0
  405b04:	str	wzr, [x0]
  405b08:	sub	x1, x29, #0x8
  405b0c:	mov	x0, x21
  405b10:	mov	w2, wzr
  405b14:	stur	xzr, [x29, #-8]
  405b18:	bl	4028c0 <strtoumax@plt>
  405b1c:	ldur	x24, [x29, #-8]
  405b20:	str	x0, [sp, #16]
  405b24:	cmp	x24, x21
  405b28:	b.eq	405b40 <ferror@plt+0x2f20>  // b.none
  405b2c:	add	x8, x0, #0x1
  405b30:	cmp	x8, #0x1
  405b34:	b.hi	405b58 <ferror@plt+0x2f38>  // b.pmore
  405b38:	ldr	w8, [x25]
  405b3c:	cbz	w8, 405b58 <ferror@plt+0x2f38>
  405b40:	ldr	w8, [x25]
  405b44:	mov	w9, #0xffffffea            	// #-22
  405b48:	cmp	w8, #0x0
  405b4c:	csneg	w21, w9, w8, eq  // eq = none
  405b50:	tbz	w21, #31, 405d28 <ferror@plt+0x3108>
  405b54:	b	405aec <ferror@plt+0x2ecc>
  405b58:	cbz	x24, 405d18 <ferror@plt+0x30f8>
  405b5c:	ldrb	w8, [x24]
  405b60:	cbz	w8, 405d18 <ferror@plt+0x30f8>
  405b64:	mov	w28, wzr
  405b68:	mov	w21, wzr
  405b6c:	mov	x22, xzr
  405b70:	b	405b88 <ferror@plt+0x2f68>
  405b74:	mov	x27, xzr
  405b78:	cbz	x22, 405c10 <ferror@plt+0x2ff0>
  405b7c:	mov	w21, #0xffffffea            	// #-22
  405b80:	mov	w8, wzr
  405b84:	tbz	wzr, #0, 405d24 <ferror@plt+0x3104>
  405b88:	ldrb	w8, [x24, #1]
  405b8c:	cmp	w8, #0x61
  405b90:	b.le	405bd0 <ferror@plt+0x2fb0>
  405b94:	cmp	w8, #0x62
  405b98:	b.eq	405bd8 <ferror@plt+0x2fb8>  // b.none
  405b9c:	cmp	w8, #0x69
  405ba0:	b.ne	405be4 <ferror@plt+0x2fc4>  // b.any
  405ba4:	ldrb	w9, [x24, #2]
  405ba8:	orr	w9, w9, #0x20
  405bac:	cmp	w9, #0x62
  405bb0:	b.ne	405bbc <ferror@plt+0x2f9c>  // b.any
  405bb4:	ldrb	w9, [x24, #3]
  405bb8:	cbz	w9, 405d4c <ferror@plt+0x312c>
  405bbc:	cmp	w8, #0x42
  405bc0:	b.eq	405bd8 <ferror@plt+0x2fb8>  // b.none
  405bc4:	cmp	w8, #0x62
  405bc8:	b.ne	405be0 <ferror@plt+0x2fc0>  // b.any
  405bcc:	b	405bd8 <ferror@plt+0x2fb8>
  405bd0:	cmp	w8, #0x42
  405bd4:	b.ne	405be0 <ferror@plt+0x2fc0>  // b.any
  405bd8:	ldrb	w9, [x24, #2]
  405bdc:	cbz	w9, 405d54 <ferror@plt+0x3134>
  405be0:	cbz	w8, 405d4c <ferror@plt+0x312c>
  405be4:	bl	402720 <localeconv@plt>
  405be8:	cbz	x0, 405bf8 <ferror@plt+0x2fd8>
  405bec:	ldr	x26, [x0]
  405bf0:	cbnz	x26, 405c00 <ferror@plt+0x2fe0>
  405bf4:	b	405b74 <ferror@plt+0x2f54>
  405bf8:	mov	x26, xzr
  405bfc:	cbz	x26, 405b74 <ferror@plt+0x2f54>
  405c00:	mov	x0, x26
  405c04:	bl	402590 <strlen@plt>
  405c08:	mov	x27, x0
  405c0c:	cbnz	x22, 405b7c <ferror@plt+0x2f5c>
  405c10:	mov	w8, wzr
  405c14:	cbz	x26, 405c90 <ferror@plt+0x3070>
  405c18:	ldrb	w9, [x24]
  405c1c:	cbz	w9, 405c9c <ferror@plt+0x307c>
  405c20:	mov	x0, x26
  405c24:	mov	x1, x24
  405c28:	mov	x2, x27
  405c2c:	bl	4027b0 <strncmp@plt>
  405c30:	cbnz	w0, 405b7c <ferror@plt+0x2f5c>
  405c34:	add	x24, x24, x27
  405c38:	ldrb	w8, [x24]
  405c3c:	cmp	w8, #0x30
  405c40:	b.ne	405c54 <ferror@plt+0x3034>  // b.any
  405c44:	ldrb	w8, [x24, #1]!
  405c48:	add	w28, w28, #0x1
  405c4c:	cmp	w8, #0x30
  405c50:	b.eq	405c44 <ferror@plt+0x3024>  // b.none
  405c54:	ldr	x9, [x23]
  405c58:	sxtb	x8, w8
  405c5c:	ldrh	w8, [x9, x8, lsl #1]
  405c60:	tbnz	w8, #11, 405ca8 <ferror@plt+0x3088>
  405c64:	mov	x22, xzr
  405c68:	stur	x24, [x29, #-8]
  405c6c:	cbz	x22, 405c80 <ferror@plt+0x3060>
  405c70:	ldur	x8, [x29, #-8]
  405c74:	cbz	x8, 405d00 <ferror@plt+0x30e0>
  405c78:	ldrb	w8, [x8]
  405c7c:	cbz	w8, 405d0c <ferror@plt+0x30ec>
  405c80:	ldur	x24, [x29, #-8]
  405c84:	mov	w8, #0x1                   	// #1
  405c88:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405c8c:	b	405d24 <ferror@plt+0x3104>
  405c90:	mov	w21, #0xffffffea            	// #-22
  405c94:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405c98:	b	405d24 <ferror@plt+0x3104>
  405c9c:	mov	w21, #0xffffffea            	// #-22
  405ca0:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405ca4:	b	405d24 <ferror@plt+0x3104>
  405ca8:	sub	x1, x29, #0x8
  405cac:	mov	x0, x24
  405cb0:	mov	w2, wzr
  405cb4:	str	wzr, [x25]
  405cb8:	stur	xzr, [x29, #-8]
  405cbc:	bl	4028c0 <strtoumax@plt>
  405cc0:	ldur	x8, [x29, #-8]
  405cc4:	mov	x22, x0
  405cc8:	cmp	x8, x24
  405ccc:	b.eq	405ce4 <ferror@plt+0x30c4>  // b.none
  405cd0:	add	x8, x22, #0x1
  405cd4:	cmp	x8, #0x1
  405cd8:	b.hi	405c6c <ferror@plt+0x304c>  // b.pmore
  405cdc:	ldr	w8, [x25]
  405ce0:	cbz	w8, 405c6c <ferror@plt+0x304c>
  405ce4:	ldr	w9, [x25]
  405ce8:	mov	w10, #0xffffffea            	// #-22
  405cec:	mov	w8, wzr
  405cf0:	cmp	w9, #0x0
  405cf4:	csneg	w21, w10, w9, eq  // eq = none
  405cf8:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405cfc:	b	405d24 <ferror@plt+0x3104>
  405d00:	mov	w21, #0xffffffea            	// #-22
  405d04:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405d08:	b	405d24 <ferror@plt+0x3104>
  405d0c:	mov	w21, #0xffffffea            	// #-22
  405d10:	tbnz	w8, #0, 405b88 <ferror@plt+0x2f68>
  405d14:	b	405d24 <ferror@plt+0x3104>
  405d18:	mov	w21, wzr
  405d1c:	ldr	x8, [sp, #16]
  405d20:	str	x8, [x19]
  405d24:	tbnz	w21, #31, 405aec <ferror@plt+0x2ecc>
  405d28:	mov	w0, w21
  405d2c:	ldp	x20, x19, [sp, #112]
  405d30:	ldp	x22, x21, [sp, #96]
  405d34:	ldp	x24, x23, [sp, #80]
  405d38:	ldp	x26, x25, [sp, #64]
  405d3c:	ldp	x28, x27, [sp, #48]
  405d40:	ldp	x29, x30, [sp, #32]
  405d44:	add	sp, sp, #0x80
  405d48:	ret
  405d4c:	mov	w23, #0x400                 	// #1024
  405d50:	b	405d58 <ferror@plt+0x3138>
  405d54:	mov	w23, #0x3e8                 	// #1000
  405d58:	ldrsb	w24, [x24]
  405d5c:	adrp	x21, 408000 <ferror@plt+0x53e0>
  405d60:	add	x21, x21, #0xc29
  405d64:	mov	w2, #0x9                   	// #9
  405d68:	mov	x0, x21
  405d6c:	mov	w1, w24
  405d70:	bl	402b00 <memchr@plt>
  405d74:	cbnz	x0, 405d94 <ferror@plt+0x3174>
  405d78:	adrp	x21, 408000 <ferror@plt+0x53e0>
  405d7c:	add	x21, x21, #0xc32
  405d80:	mov	w2, #0x9                   	// #9
  405d84:	mov	x0, x21
  405d88:	mov	w1, w24
  405d8c:	bl	402b00 <memchr@plt>
  405d90:	cbz	x0, 405ae4 <ferror@plt+0x2ec4>
  405d94:	sub	w8, w0, w21
  405d98:	add	w24, w8, #0x1
  405d9c:	add	x0, sp, #0x10
  405da0:	mov	w1, w23
  405da4:	mov	w2, w24
  405da8:	bl	405e68 <ferror@plt+0x3248>
  405dac:	mov	w21, w0
  405db0:	cbz	x20, 405db8 <ferror@plt+0x3198>
  405db4:	str	w24, [x20]
  405db8:	cbz	x22, 405d1c <ferror@plt+0x30fc>
  405dbc:	cbz	w24, 405d1c <ferror@plt+0x30fc>
  405dc0:	mov	w8, #0x1                   	// #1
  405dc4:	add	x0, sp, #0x8
  405dc8:	mov	w1, w23
  405dcc:	mov	w2, w24
  405dd0:	str	x8, [sp, #8]
  405dd4:	bl	405e68 <ferror@plt+0x3248>
  405dd8:	mov	w8, #0xa                   	// #10
  405ddc:	cmp	x22, #0xb
  405de0:	b.cc	405df4 <ferror@plt+0x31d4>  // b.lo, b.ul, b.last
  405de4:	add	x8, x8, x8, lsl #2
  405de8:	lsl	x8, x8, #1
  405dec:	cmp	x8, x22
  405df0:	b.cc	405de4 <ferror@plt+0x31c4>  // b.lo, b.ul, b.last
  405df4:	cmp	w28, #0x1
  405df8:	b.lt	405e0c <ferror@plt+0x31ec>  // b.tstop
  405dfc:	add	x8, x8, x8, lsl #2
  405e00:	subs	w28, w28, #0x1
  405e04:	lsl	x8, x8, #1
  405e08:	b.ne	405dfc <ferror@plt+0x31dc>  // b.any
  405e0c:	ldp	x10, x9, [sp, #8]
  405e10:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405e14:	mov	w13, #0x1                   	// #1
  405e18:	movk	x11, #0xcccd
  405e1c:	mov	w12, #0xa                   	// #10
  405e20:	b	405e34 <ferror@plt+0x3214>
  405e24:	cmp	x22, #0x9
  405e28:	mov	x22, x14
  405e2c:	mov	x13, x15
  405e30:	b.ls	405e60 <ferror@plt+0x3240>  // b.plast
  405e34:	umulh	x14, x22, x11
  405e38:	lsr	x14, x14, #3
  405e3c:	add	x15, x13, x13, lsl #2
  405e40:	msub	x16, x14, x12, x22
  405e44:	lsl	x15, x15, #1
  405e48:	cbz	x16, 405e24 <ferror@plt+0x3204>
  405e4c:	udiv	x13, x8, x13
  405e50:	udiv	x13, x13, x16
  405e54:	udiv	x13, x10, x13
  405e58:	add	x9, x9, x13
  405e5c:	b	405e24 <ferror@plt+0x3204>
  405e60:	str	x9, [sp, #16]
  405e64:	b	405d1c <ferror@plt+0x30fc>
  405e68:	cbz	w2, 405e90 <ferror@plt+0x3270>
  405e6c:	sxtw	x8, w1
  405e70:	ldr	x9, [x0]
  405e74:	umulh	x10, x8, x9
  405e78:	cmp	xzr, x10
  405e7c:	b.ne	405e98 <ferror@plt+0x3278>  // b.any
  405e80:	sub	w2, w2, #0x1
  405e84:	mul	x9, x9, x8
  405e88:	str	x9, [x0]
  405e8c:	cbnz	w2, 405e70 <ferror@plt+0x3250>
  405e90:	mov	w0, wzr
  405e94:	ret
  405e98:	mov	w0, #0xffffffde            	// #-34
  405e9c:	ret
  405ea0:	stp	x29, x30, [sp, #-16]!
  405ea4:	mov	x2, xzr
  405ea8:	mov	x29, sp
  405eac:	bl	405a84 <ferror@plt+0x2e64>
  405eb0:	ldp	x29, x30, [sp], #16
  405eb4:	ret
  405eb8:	stp	x29, x30, [sp, #-48]!
  405ebc:	stp	x22, x21, [sp, #16]
  405ec0:	stp	x20, x19, [sp, #32]
  405ec4:	mov	x20, x1
  405ec8:	mov	x19, x0
  405ecc:	mov	x21, x0
  405ed0:	mov	x29, sp
  405ed4:	cbz	x0, 405f04 <ferror@plt+0x32e4>
  405ed8:	ldrb	w22, [x19]
  405edc:	mov	x21, x19
  405ee0:	cbz	w22, 405f04 <ferror@plt+0x32e4>
  405ee4:	mov	x21, x19
  405ee8:	bl	402960 <__ctype_b_loc@plt>
  405eec:	ldr	x8, [x0]
  405ef0:	and	x9, x22, #0xff
  405ef4:	ldrh	w8, [x8, x9, lsl #1]
  405ef8:	tbz	w8, #11, 405f04 <ferror@plt+0x32e4>
  405efc:	ldrb	w22, [x21, #1]!
  405f00:	cbnz	w22, 405ee8 <ferror@plt+0x32c8>
  405f04:	cbz	x20, 405f0c <ferror@plt+0x32ec>
  405f08:	str	x21, [x20]
  405f0c:	cmp	x21, x19
  405f10:	b.ls	405f24 <ferror@plt+0x3304>  // b.plast
  405f14:	ldrb	w8, [x21]
  405f18:	cmp	w8, #0x0
  405f1c:	cset	w0, eq  // eq = none
  405f20:	b	405f28 <ferror@plt+0x3308>
  405f24:	mov	w0, wzr
  405f28:	ldp	x20, x19, [sp, #32]
  405f2c:	ldp	x22, x21, [sp, #16]
  405f30:	ldp	x29, x30, [sp], #48
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-48]!
  405f3c:	stp	x22, x21, [sp, #16]
  405f40:	stp	x20, x19, [sp, #32]
  405f44:	mov	x20, x1
  405f48:	mov	x19, x0
  405f4c:	mov	x21, x0
  405f50:	mov	x29, sp
  405f54:	cbz	x0, 405f84 <ferror@plt+0x3364>
  405f58:	ldrb	w22, [x19]
  405f5c:	mov	x21, x19
  405f60:	cbz	w22, 405f84 <ferror@plt+0x3364>
  405f64:	mov	x21, x19
  405f68:	bl	402960 <__ctype_b_loc@plt>
  405f6c:	ldr	x8, [x0]
  405f70:	and	x9, x22, #0xff
  405f74:	ldrh	w8, [x8, x9, lsl #1]
  405f78:	tbz	w8, #12, 405f84 <ferror@plt+0x3364>
  405f7c:	ldrb	w22, [x21, #1]!
  405f80:	cbnz	w22, 405f68 <ferror@plt+0x3348>
  405f84:	cbz	x20, 405f8c <ferror@plt+0x336c>
  405f88:	str	x21, [x20]
  405f8c:	cmp	x21, x19
  405f90:	b.ls	405fa4 <ferror@plt+0x3384>  // b.plast
  405f94:	ldrb	w8, [x21]
  405f98:	cmp	w8, #0x0
  405f9c:	cset	w0, eq  // eq = none
  405fa0:	b	405fa8 <ferror@plt+0x3388>
  405fa4:	mov	w0, wzr
  405fa8:	ldp	x20, x19, [sp, #32]
  405fac:	ldp	x22, x21, [sp, #16]
  405fb0:	ldp	x29, x30, [sp], #48
  405fb4:	ret
  405fb8:	sub	sp, sp, #0x100
  405fbc:	stp	x29, x30, [sp, #208]
  405fc0:	add	x29, sp, #0xd0
  405fc4:	mov	x8, #0xffffffffffffffd0    	// #-48
  405fc8:	mov	x9, sp
  405fcc:	sub	x10, x29, #0x50
  405fd0:	stp	x22, x21, [sp, #224]
  405fd4:	stp	x20, x19, [sp, #240]
  405fd8:	mov	x20, x1
  405fdc:	mov	x19, x0
  405fe0:	movk	x8, #0xff80, lsl #32
  405fe4:	add	x11, x29, #0x30
  405fe8:	add	x9, x9, #0x80
  405fec:	add	x22, x10, #0x30
  405ff0:	stp	x2, x3, [x29, #-80]
  405ff4:	stp	x4, x5, [x29, #-64]
  405ff8:	stp	x6, x7, [x29, #-48]
  405ffc:	stp	q1, q2, [sp, #16]
  406000:	stp	q3, q4, [sp, #48]
  406004:	str	q0, [sp]
  406008:	stp	q5, q6, [sp, #80]
  40600c:	str	q7, [sp, #112]
  406010:	stp	x9, x8, [x29, #-16]
  406014:	stp	x11, x22, [x29, #-32]
  406018:	ldursw	x8, [x29, #-8]
  40601c:	tbz	w8, #31, 406030 <ferror@plt+0x3410>
  406020:	add	w9, w8, #0x8
  406024:	cmp	w9, #0x0
  406028:	stur	w9, [x29, #-8]
  40602c:	b.le	406090 <ferror@plt+0x3470>
  406030:	ldur	x8, [x29, #-32]
  406034:	add	x9, x8, #0x8
  406038:	stur	x9, [x29, #-32]
  40603c:	ldr	x1, [x8]
  406040:	cbz	x1, 4060ac <ferror@plt+0x348c>
  406044:	ldursw	x8, [x29, #-8]
  406048:	tbz	w8, #31, 40605c <ferror@plt+0x343c>
  40604c:	add	w9, w8, #0x8
  406050:	cmp	w9, #0x0
  406054:	stur	w9, [x29, #-8]
  406058:	b.le	4060a0 <ferror@plt+0x3480>
  40605c:	ldur	x8, [x29, #-32]
  406060:	add	x9, x8, #0x8
  406064:	stur	x9, [x29, #-32]
  406068:	ldr	x21, [x8]
  40606c:	cbz	x21, 4060ac <ferror@plt+0x348c>
  406070:	mov	x0, x19
  406074:	bl	402940 <strcmp@plt>
  406078:	cbz	w0, 4060c8 <ferror@plt+0x34a8>
  40607c:	mov	x0, x19
  406080:	mov	x1, x21
  406084:	bl	402940 <strcmp@plt>
  406088:	cbnz	w0, 406018 <ferror@plt+0x33f8>
  40608c:	b	4060cc <ferror@plt+0x34ac>
  406090:	add	x8, x22, x8
  406094:	ldr	x1, [x8]
  406098:	cbnz	x1, 406044 <ferror@plt+0x3424>
  40609c:	b	4060ac <ferror@plt+0x348c>
  4060a0:	add	x8, x22, x8
  4060a4:	ldr	x21, [x8]
  4060a8:	cbnz	x21, 406070 <ferror@plt+0x3450>
  4060ac:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  4060b0:	ldr	w0, [x8, #1136]
  4060b4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4060b8:	add	x1, x1, #0xc3b
  4060bc:	mov	x2, x20
  4060c0:	mov	x3, x19
  4060c4:	bl	402b50 <errx@plt>
  4060c8:	mov	w0, #0x1                   	// #1
  4060cc:	ldp	x20, x19, [sp, #240]
  4060d0:	ldp	x22, x21, [sp, #224]
  4060d4:	ldp	x29, x30, [sp, #208]
  4060d8:	add	sp, sp, #0x100
  4060dc:	ret
  4060e0:	cbz	x1, 406104 <ferror@plt+0x34e4>
  4060e4:	sxtb	w8, w2
  4060e8:	ldrsb	w9, [x0]
  4060ec:	cbz	w9, 406104 <ferror@plt+0x34e4>
  4060f0:	cmp	w8, w9
  4060f4:	b.eq	406108 <ferror@plt+0x34e8>  // b.none
  4060f8:	sub	x1, x1, #0x1
  4060fc:	add	x0, x0, #0x1
  406100:	cbnz	x1, 4060e8 <ferror@plt+0x34c8>
  406104:	mov	x0, xzr
  406108:	ret
  40610c:	stp	x29, x30, [sp, #-32]!
  406110:	stp	x20, x19, [sp, #16]
  406114:	mov	x29, sp
  406118:	mov	x20, x1
  40611c:	mov	x19, x0
  406120:	bl	406160 <ferror@plt+0x3540>
  406124:	cmp	w0, w0, sxth
  406128:	b.ne	406138 <ferror@plt+0x3518>  // b.any
  40612c:	ldp	x20, x19, [sp, #16]
  406130:	ldp	x29, x30, [sp], #32
  406134:	ret
  406138:	bl	402bb0 <__errno_location@plt>
  40613c:	mov	w8, #0x22                  	// #34
  406140:	str	w8, [x0]
  406144:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  406148:	ldr	w0, [x8, #1136]
  40614c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406150:	add	x1, x1, #0xc3b
  406154:	mov	x2, x20
  406158:	mov	x3, x19
  40615c:	bl	402bf0 <err@plt>
  406160:	stp	x29, x30, [sp, #-32]!
  406164:	stp	x20, x19, [sp, #16]
  406168:	mov	x29, sp
  40616c:	mov	x20, x1
  406170:	mov	x19, x0
  406174:	bl	406238 <ferror@plt+0x3618>
  406178:	cmp	x0, w0, sxtw
  40617c:	b.ne	40618c <ferror@plt+0x356c>  // b.any
  406180:	ldp	x20, x19, [sp, #16]
  406184:	ldp	x29, x30, [sp], #32
  406188:	ret
  40618c:	bl	402bb0 <__errno_location@plt>
  406190:	mov	w8, #0x22                  	// #34
  406194:	str	w8, [x0]
  406198:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40619c:	ldr	w0, [x8, #1136]
  4061a0:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4061a4:	add	x1, x1, #0xc3b
  4061a8:	mov	x2, x20
  4061ac:	mov	x3, x19
  4061b0:	bl	402bf0 <err@plt>
  4061b4:	stp	x29, x30, [sp, #-16]!
  4061b8:	mov	w2, #0xa                   	// #10
  4061bc:	mov	x29, sp
  4061c0:	bl	4061cc <ferror@plt+0x35ac>
  4061c4:	ldp	x29, x30, [sp], #16
  4061c8:	ret
  4061cc:	stp	x29, x30, [sp, #-32]!
  4061d0:	stp	x20, x19, [sp, #16]
  4061d4:	mov	x29, sp
  4061d8:	mov	x20, x1
  4061dc:	mov	x19, x0
  4061e0:	bl	4062f0 <ferror@plt+0x36d0>
  4061e4:	cmp	w0, #0x10, lsl #12
  4061e8:	b.cs	4061f8 <ferror@plt+0x35d8>  // b.hs, b.nlast
  4061ec:	ldp	x20, x19, [sp, #16]
  4061f0:	ldp	x29, x30, [sp], #32
  4061f4:	ret
  4061f8:	bl	402bb0 <__errno_location@plt>
  4061fc:	mov	w8, #0x22                  	// #34
  406200:	str	w8, [x0]
  406204:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  406208:	ldr	w0, [x8, #1136]
  40620c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406210:	add	x1, x1, #0xc3b
  406214:	mov	x2, x20
  406218:	mov	x3, x19
  40621c:	bl	402bf0 <err@plt>
  406220:	stp	x29, x30, [sp, #-16]!
  406224:	mov	w2, #0x10                  	// #16
  406228:	mov	x29, sp
  40622c:	bl	4061cc <ferror@plt+0x35ac>
  406230:	ldp	x29, x30, [sp], #16
  406234:	ret
  406238:	stp	x29, x30, [sp, #-48]!
  40623c:	mov	x29, sp
  406240:	str	x21, [sp, #16]
  406244:	stp	x20, x19, [sp, #32]
  406248:	mov	x20, x1
  40624c:	mov	x19, x0
  406250:	str	xzr, [x29, #24]
  406254:	bl	402bb0 <__errno_location@plt>
  406258:	mov	x21, x0
  40625c:	str	wzr, [x0]
  406260:	cbz	x19, 4062ac <ferror@plt+0x368c>
  406264:	ldrb	w8, [x19]
  406268:	cbz	w8, 4062ac <ferror@plt+0x368c>
  40626c:	add	x1, x29, #0x18
  406270:	mov	w2, #0xa                   	// #10
  406274:	mov	x0, x19
  406278:	bl	4025f0 <strtoimax@plt>
  40627c:	ldr	w8, [x21]
  406280:	cbnz	w8, 4062ac <ferror@plt+0x368c>
  406284:	ldr	x8, [x29, #24]
  406288:	cmp	x8, x19
  40628c:	b.eq	4062ac <ferror@plt+0x368c>  // b.none
  406290:	cbz	x8, 40629c <ferror@plt+0x367c>
  406294:	ldrb	w8, [x8]
  406298:	cbnz	w8, 4062ac <ferror@plt+0x368c>
  40629c:	ldp	x20, x19, [sp, #32]
  4062a0:	ldr	x21, [sp, #16]
  4062a4:	ldp	x29, x30, [sp], #48
  4062a8:	ret
  4062ac:	ldr	w8, [x21]
  4062b0:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  4062b4:	ldr	w0, [x9, #1136]
  4062b8:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4062bc:	add	x1, x1, #0xc3b
  4062c0:	mov	x2, x20
  4062c4:	mov	x3, x19
  4062c8:	cmp	w8, #0x22
  4062cc:	b.ne	4062d4 <ferror@plt+0x36b4>  // b.any
  4062d0:	bl	402bf0 <err@plt>
  4062d4:	bl	402b50 <errx@plt>
  4062d8:	stp	x29, x30, [sp, #-16]!
  4062dc:	mov	w2, #0xa                   	// #10
  4062e0:	mov	x29, sp
  4062e4:	bl	4062f0 <ferror@plt+0x36d0>
  4062e8:	ldp	x29, x30, [sp], #16
  4062ec:	ret
  4062f0:	stp	x29, x30, [sp, #-32]!
  4062f4:	stp	x20, x19, [sp, #16]
  4062f8:	mov	x29, sp
  4062fc:	mov	x20, x1
  406300:	mov	x19, x0
  406304:	bl	406374 <ferror@plt+0x3754>
  406308:	lsr	x8, x0, #32
  40630c:	cbnz	x8, 40631c <ferror@plt+0x36fc>
  406310:	ldp	x20, x19, [sp, #16]
  406314:	ldp	x29, x30, [sp], #32
  406318:	ret
  40631c:	bl	402bb0 <__errno_location@plt>
  406320:	mov	w8, #0x22                  	// #34
  406324:	str	w8, [x0]
  406328:	adrp	x8, 41a000 <ferror@plt+0x173e0>
  40632c:	ldr	w0, [x8, #1136]
  406330:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406334:	add	x1, x1, #0xc3b
  406338:	mov	x2, x20
  40633c:	mov	x3, x19
  406340:	bl	402bf0 <err@plt>
  406344:	stp	x29, x30, [sp, #-16]!
  406348:	mov	w2, #0x10                  	// #16
  40634c:	mov	x29, sp
  406350:	bl	4062f0 <ferror@plt+0x36d0>
  406354:	ldp	x29, x30, [sp], #16
  406358:	ret
  40635c:	stp	x29, x30, [sp, #-16]!
  406360:	mov	w2, #0xa                   	// #10
  406364:	mov	x29, sp
  406368:	bl	406374 <ferror@plt+0x3754>
  40636c:	ldp	x29, x30, [sp], #16
  406370:	ret
  406374:	sub	sp, sp, #0x40
  406378:	stp	x29, x30, [sp, #16]
  40637c:	stp	x22, x21, [sp, #32]
  406380:	stp	x20, x19, [sp, #48]
  406384:	add	x29, sp, #0x10
  406388:	mov	w22, w2
  40638c:	mov	x20, x1
  406390:	mov	x19, x0
  406394:	str	xzr, [sp, #8]
  406398:	bl	402bb0 <__errno_location@plt>
  40639c:	mov	x21, x0
  4063a0:	str	wzr, [x0]
  4063a4:	cbz	x19, 4063f4 <ferror@plt+0x37d4>
  4063a8:	ldrb	w8, [x19]
  4063ac:	cbz	w8, 4063f4 <ferror@plt+0x37d4>
  4063b0:	add	x1, sp, #0x8
  4063b4:	mov	x0, x19
  4063b8:	mov	w2, w22
  4063bc:	bl	4028c0 <strtoumax@plt>
  4063c0:	ldr	w8, [x21]
  4063c4:	cbnz	w8, 4063f4 <ferror@plt+0x37d4>
  4063c8:	ldr	x8, [sp, #8]
  4063cc:	cmp	x8, x19
  4063d0:	b.eq	4063f4 <ferror@plt+0x37d4>  // b.none
  4063d4:	cbz	x8, 4063e0 <ferror@plt+0x37c0>
  4063d8:	ldrb	w8, [x8]
  4063dc:	cbnz	w8, 4063f4 <ferror@plt+0x37d4>
  4063e0:	ldp	x20, x19, [sp, #48]
  4063e4:	ldp	x22, x21, [sp, #32]
  4063e8:	ldp	x29, x30, [sp, #16]
  4063ec:	add	sp, sp, #0x40
  4063f0:	ret
  4063f4:	ldr	w8, [x21]
  4063f8:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  4063fc:	ldr	w0, [x9, #1136]
  406400:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406404:	add	x1, x1, #0xc3b
  406408:	mov	x2, x20
  40640c:	mov	x3, x19
  406410:	cmp	w8, #0x22
  406414:	b.ne	40641c <ferror@plt+0x37fc>  // b.any
  406418:	bl	402bf0 <err@plt>
  40641c:	bl	402b50 <errx@plt>
  406420:	stp	x29, x30, [sp, #-16]!
  406424:	mov	w2, #0x10                  	// #16
  406428:	mov	x29, sp
  40642c:	bl	406374 <ferror@plt+0x3754>
  406430:	ldp	x29, x30, [sp], #16
  406434:	ret
  406438:	stp	x29, x30, [sp, #-48]!
  40643c:	mov	x29, sp
  406440:	str	x21, [sp, #16]
  406444:	stp	x20, x19, [sp, #32]
  406448:	mov	x20, x1
  40644c:	mov	x19, x0
  406450:	str	xzr, [x29, #24]
  406454:	bl	402bb0 <__errno_location@plt>
  406458:	mov	x21, x0
  40645c:	str	wzr, [x0]
  406460:	cbz	x19, 4064a8 <ferror@plt+0x3888>
  406464:	ldrb	w8, [x19]
  406468:	cbz	w8, 4064a8 <ferror@plt+0x3888>
  40646c:	add	x1, x29, #0x18
  406470:	mov	x0, x19
  406474:	bl	402610 <strtod@plt>
  406478:	ldr	w8, [x21]
  40647c:	cbnz	w8, 4064a8 <ferror@plt+0x3888>
  406480:	ldr	x8, [x29, #24]
  406484:	cmp	x8, x19
  406488:	b.eq	4064a8 <ferror@plt+0x3888>  // b.none
  40648c:	cbz	x8, 406498 <ferror@plt+0x3878>
  406490:	ldrb	w8, [x8]
  406494:	cbnz	w8, 4064a8 <ferror@plt+0x3888>
  406498:	ldp	x20, x19, [sp, #32]
  40649c:	ldr	x21, [sp, #16]
  4064a0:	ldp	x29, x30, [sp], #48
  4064a4:	ret
  4064a8:	ldr	w8, [x21]
  4064ac:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  4064b0:	ldr	w0, [x9, #1136]
  4064b4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4064b8:	add	x1, x1, #0xc3b
  4064bc:	mov	x2, x20
  4064c0:	mov	x3, x19
  4064c4:	cmp	w8, #0x22
  4064c8:	b.ne	4064d0 <ferror@plt+0x38b0>  // b.any
  4064cc:	bl	402bf0 <err@plt>
  4064d0:	bl	402b50 <errx@plt>
  4064d4:	stp	x29, x30, [sp, #-48]!
  4064d8:	mov	x29, sp
  4064dc:	str	x21, [sp, #16]
  4064e0:	stp	x20, x19, [sp, #32]
  4064e4:	mov	x20, x1
  4064e8:	mov	x19, x0
  4064ec:	str	xzr, [x29, #24]
  4064f0:	bl	402bb0 <__errno_location@plt>
  4064f4:	mov	x21, x0
  4064f8:	str	wzr, [x0]
  4064fc:	cbz	x19, 406548 <ferror@plt+0x3928>
  406500:	ldrb	w8, [x19]
  406504:	cbz	w8, 406548 <ferror@plt+0x3928>
  406508:	add	x1, x29, #0x18
  40650c:	mov	w2, #0xa                   	// #10
  406510:	mov	x0, x19
  406514:	bl	402990 <strtol@plt>
  406518:	ldr	w8, [x21]
  40651c:	cbnz	w8, 406548 <ferror@plt+0x3928>
  406520:	ldr	x8, [x29, #24]
  406524:	cmp	x8, x19
  406528:	b.eq	406548 <ferror@plt+0x3928>  // b.none
  40652c:	cbz	x8, 406538 <ferror@plt+0x3918>
  406530:	ldrb	w8, [x8]
  406534:	cbnz	w8, 406548 <ferror@plt+0x3928>
  406538:	ldp	x20, x19, [sp, #32]
  40653c:	ldr	x21, [sp, #16]
  406540:	ldp	x29, x30, [sp], #48
  406544:	ret
  406548:	ldr	w8, [x21]
  40654c:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  406550:	ldr	w0, [x9, #1136]
  406554:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406558:	add	x1, x1, #0xc3b
  40655c:	mov	x2, x20
  406560:	mov	x3, x19
  406564:	cmp	w8, #0x22
  406568:	b.ne	406570 <ferror@plt+0x3950>  // b.any
  40656c:	bl	402bf0 <err@plt>
  406570:	bl	402b50 <errx@plt>
  406574:	stp	x29, x30, [sp, #-48]!
  406578:	mov	x29, sp
  40657c:	str	x21, [sp, #16]
  406580:	stp	x20, x19, [sp, #32]
  406584:	mov	x20, x1
  406588:	mov	x19, x0
  40658c:	str	xzr, [x29, #24]
  406590:	bl	402bb0 <__errno_location@plt>
  406594:	mov	x21, x0
  406598:	str	wzr, [x0]
  40659c:	cbz	x19, 4065e8 <ferror@plt+0x39c8>
  4065a0:	ldrb	w8, [x19]
  4065a4:	cbz	w8, 4065e8 <ferror@plt+0x39c8>
  4065a8:	add	x1, x29, #0x18
  4065ac:	mov	w2, #0xa                   	// #10
  4065b0:	mov	x0, x19
  4065b4:	bl	402580 <strtoul@plt>
  4065b8:	ldr	w8, [x21]
  4065bc:	cbnz	w8, 4065e8 <ferror@plt+0x39c8>
  4065c0:	ldr	x8, [x29, #24]
  4065c4:	cmp	x8, x19
  4065c8:	b.eq	4065e8 <ferror@plt+0x39c8>  // b.none
  4065cc:	cbz	x8, 4065d8 <ferror@plt+0x39b8>
  4065d0:	ldrb	w8, [x8]
  4065d4:	cbnz	w8, 4065e8 <ferror@plt+0x39c8>
  4065d8:	ldp	x20, x19, [sp, #32]
  4065dc:	ldr	x21, [sp, #16]
  4065e0:	ldp	x29, x30, [sp], #48
  4065e4:	ret
  4065e8:	ldr	w8, [x21]
  4065ec:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  4065f0:	ldr	w0, [x9, #1136]
  4065f4:	adrp	x1, 408000 <ferror@plt+0x53e0>
  4065f8:	add	x1, x1, #0xc3b
  4065fc:	mov	x2, x20
  406600:	mov	x3, x19
  406604:	cmp	w8, #0x22
  406608:	b.ne	406610 <ferror@plt+0x39f0>  // b.any
  40660c:	bl	402bf0 <err@plt>
  406610:	bl	402b50 <errx@plt>
  406614:	sub	sp, sp, #0x30
  406618:	stp	x20, x19, [sp, #32]
  40661c:	mov	x20, x1
  406620:	add	x1, sp, #0x8
  406624:	stp	x29, x30, [sp, #16]
  406628:	add	x29, sp, #0x10
  40662c:	mov	x19, x0
  406630:	bl	405ea0 <ferror@plt+0x3280>
  406634:	cbnz	w0, 40664c <ferror@plt+0x3a2c>
  406638:	ldr	x0, [sp, #8]
  40663c:	ldp	x20, x19, [sp, #32]
  406640:	ldp	x29, x30, [sp, #16]
  406644:	add	sp, sp, #0x30
  406648:	ret
  40664c:	bl	402bb0 <__errno_location@plt>
  406650:	adrp	x9, 41a000 <ferror@plt+0x173e0>
  406654:	ldr	w8, [x0]
  406658:	ldr	w0, [x9, #1136]
  40665c:	adrp	x1, 408000 <ferror@plt+0x53e0>
  406660:	add	x1, x1, #0xc3b
  406664:	mov	x2, x20
  406668:	mov	x3, x19
  40666c:	cbnz	w8, 406674 <ferror@plt+0x3a54>
  406670:	bl	402b50 <errx@plt>
  406674:	bl	402bf0 <err@plt>
  406678:	stp	x29, x30, [sp, #-32]!
  40667c:	str	x19, [sp, #16]
  406680:	mov	x19, x1
  406684:	mov	x1, x2
  406688:	mov	x29, sp
  40668c:	bl	406438 <ferror@plt+0x3818>
  406690:	fcvtzs	x8, d0
  406694:	mov	x9, #0x848000000000        	// #145685290680320
  406698:	movk	x9, #0x412e, lsl #48
  40669c:	scvtf	d1, x8
  4066a0:	fmov	d2, x9
  4066a4:	fsub	d0, d0, d1
  4066a8:	fmul	d0, d0, d2
  4066ac:	fcvtzs	x9, d0
  4066b0:	stp	x8, x9, [x19]
  4066b4:	ldr	x19, [sp, #16]
  4066b8:	ldp	x29, x30, [sp], #32
  4066bc:	ret
  4066c0:	and	w8, w0, #0xf000
  4066c4:	sub	w8, w8, #0x1, lsl #12
  4066c8:	lsr	w9, w8, #12
  4066cc:	cmp	w9, #0xb
  4066d0:	mov	w8, wzr
  4066d4:	b.hi	406728 <ferror@plt+0x3b08>  // b.pmore
  4066d8:	adrp	x10, 408000 <ferror@plt+0x53e0>
  4066dc:	add	x10, x10, #0xc1d
  4066e0:	adr	x11, 4066f4 <ferror@plt+0x3ad4>
  4066e4:	ldrb	w12, [x10, x9]
  4066e8:	add	x11, x11, x12, lsl #2
  4066ec:	mov	w9, #0x64                  	// #100
  4066f0:	br	x11
  4066f4:	mov	w9, #0x70                  	// #112
  4066f8:	b	406720 <ferror@plt+0x3b00>
  4066fc:	mov	w9, #0x63                  	// #99
  406700:	b	406720 <ferror@plt+0x3b00>
  406704:	mov	w9, #0x62                  	// #98
  406708:	b	406720 <ferror@plt+0x3b00>
  40670c:	mov	w9, #0x6c                  	// #108
  406710:	b	406720 <ferror@plt+0x3b00>
  406714:	mov	w9, #0x73                  	// #115
  406718:	b	406720 <ferror@plt+0x3b00>
  40671c:	mov	w9, #0x2d                  	// #45
  406720:	mov	w8, #0x1                   	// #1
  406724:	strb	w9, [x1]
  406728:	tst	w0, #0x100
  40672c:	mov	w9, #0x72                  	// #114
  406730:	mov	w10, #0x2d                  	// #45
  406734:	add	x11, x1, x8
  406738:	mov	w12, #0x77                  	// #119
  40673c:	csel	w17, w10, w9, eq  // eq = none
  406740:	tst	w0, #0x80
  406744:	mov	w14, #0x53                  	// #83
  406748:	mov	w15, #0x73                  	// #115
  40674c:	mov	w16, #0x78                  	// #120
  406750:	strb	w17, [x11]
  406754:	csel	w17, w10, w12, eq  // eq = none
  406758:	tst	w0, #0x40
  40675c:	orr	x13, x8, #0x2
  406760:	strb	w17, [x11, #1]
  406764:	csel	w11, w15, w14, ne  // ne = any
  406768:	csel	w17, w16, w10, ne  // ne = any
  40676c:	tst	w0, #0x800
  406770:	csel	w11, w17, w11, eq  // eq = none
  406774:	add	x13, x13, x1
  406778:	tst	w0, #0x20
  40677c:	strb	w11, [x13]
  406780:	csel	w11, w10, w9, eq  // eq = none
  406784:	tst	w0, #0x10
  406788:	strb	w11, [x13, #1]
  40678c:	csel	w11, w10, w12, eq  // eq = none
  406790:	tst	w0, #0x8
  406794:	csel	w14, w15, w14, ne  // ne = any
  406798:	csel	w15, w16, w10, ne  // ne = any
  40679c:	tst	w0, #0x400
  4067a0:	orr	x8, x8, #0x6
  4067a4:	csel	w14, w15, w14, eq  // eq = none
  4067a8:	tst	w0, #0x4
  4067ac:	add	x8, x8, x1
  4067b0:	csel	w9, w10, w9, eq  // eq = none
  4067b4:	tst	w0, #0x2
  4067b8:	mov	w17, #0x54                  	// #84
  4067bc:	strb	w11, [x13, #2]
  4067c0:	mov	w11, #0x74                  	// #116
  4067c4:	strb	w14, [x13, #3]
  4067c8:	strb	w9, [x8]
  4067cc:	csel	w9, w10, w12, eq  // eq = none
  4067d0:	tst	w0, #0x1
  4067d4:	strb	w9, [x8, #1]
  4067d8:	csel	w9, w11, w17, ne  // ne = any
  4067dc:	csel	w10, w16, w10, ne  // ne = any
  4067e0:	tst	w0, #0x200
  4067e4:	csel	w9, w10, w9, eq  // eq = none
  4067e8:	mov	x0, x1
  4067ec:	strb	w9, [x8, #2]
  4067f0:	strb	wzr, [x8, #3]
  4067f4:	ret
  4067f8:	sub	sp, sp, #0x60
  4067fc:	stp	x22, x21, [sp, #64]
  406800:	stp	x20, x19, [sp, #80]
  406804:	mov	x21, x1
  406808:	mov	w20, w0
  40680c:	add	x22, sp, #0x8
  406810:	stp	x29, x30, [sp, #48]
  406814:	add	x29, sp, #0x30
  406818:	tbz	w0, #1, 406828 <ferror@plt+0x3c08>
  40681c:	orr	x22, x22, #0x1
  406820:	mov	w8, #0x20                  	// #32
  406824:	strb	w8, [sp, #8]
  406828:	mov	x0, x21
  40682c:	bl	4069c8 <ferror@plt+0x3da8>
  406830:	cbz	w0, 406854 <ferror@plt+0x3c34>
  406834:	mov	w8, #0x6667                	// #26215
  406838:	movk	w8, #0x6666, lsl #16
  40683c:	smull	x8, w0, w8
  406840:	lsr	x9, x8, #63
  406844:	asr	x8, x8, #34
  406848:	add	w8, w8, w9
  40684c:	sxtw	x9, w8
  406850:	b	406858 <ferror@plt+0x3c38>
  406854:	mov	x9, xzr
  406858:	adrp	x8, 408000 <ferror@plt+0x53e0>
  40685c:	add	x8, x8, #0xc44
  406860:	ldrb	w11, [x8, x9]
  406864:	mov	x10, #0xffffffffffffffff    	// #-1
  406868:	lsl	x8, x10, x0
  40686c:	bic	x8, x21, x8
  406870:	cmp	w0, #0x0
  406874:	mov	x10, x22
  406878:	lsr	x19, x21, x0
  40687c:	csel	x8, x8, xzr, ne  // ne = any
  406880:	strb	w11, [x10], #1
  406884:	tbz	w20, #0, 406898 <ferror@plt+0x3c78>
  406888:	cbz	x9, 406898 <ferror@plt+0x3c78>
  40688c:	mov	w9, #0x4269                	// #17001
  406890:	add	x10, x22, #0x3
  406894:	sturh	w9, [x22, #1]
  406898:	strb	wzr, [x10]
  40689c:	cbz	x8, 4068e4 <ferror@plt+0x3cc4>
  4068a0:	sub	w9, w0, #0xa
  4068a4:	lsr	x8, x8, x9
  4068a8:	tbnz	w20, #2, 4068f0 <ferror@plt+0x3cd0>
  4068ac:	mov	x10, #0xf5c3                	// #62915
  4068b0:	movk	x10, #0x5c28, lsl #16
  4068b4:	add	x9, x8, #0x32
  4068b8:	movk	x10, #0xc28f, lsl #32
  4068bc:	movk	x10, #0x28f5, lsl #48
  4068c0:	sub	x8, x8, #0x3b6
  4068c4:	lsr	x9, x9, #2
  4068c8:	cmp	x8, #0x64
  4068cc:	umulh	x8, x9, x10
  4068d0:	lsr	x8, x8, #2
  4068d4:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4068d8:	cinc	w19, w19, cc  // cc = lo, ul, last
  4068dc:	cbnz	x20, 406920 <ferror@plt+0x3d00>
  4068e0:	b	406990 <ferror@plt+0x3d70>
  4068e4:	mov	x20, xzr
  4068e8:	cbnz	x20, 406920 <ferror@plt+0x3d00>
  4068ec:	b	406990 <ferror@plt+0x3d70>
  4068f0:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4068f4:	add	x8, x8, #0x5
  4068f8:	movk	x9, #0xcccd
  4068fc:	umulh	x10, x8, x9
  406900:	lsr	x20, x10, #3
  406904:	mul	x9, x20, x9
  406908:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40690c:	ror	x9, x9, #1
  406910:	movk	x10, #0x1999, lsl #48
  406914:	cmp	x9, x10
  406918:	b.ls	406970 <ferror@plt+0x3d50>  // b.plast
  40691c:	cbz	x20, 406990 <ferror@plt+0x3d70>
  406920:	bl	402720 <localeconv@plt>
  406924:	cbz	x0, 406934 <ferror@plt+0x3d14>
  406928:	ldr	x4, [x0]
  40692c:	cbnz	x4, 40693c <ferror@plt+0x3d1c>
  406930:	b	406944 <ferror@plt+0x3d24>
  406934:	mov	x4, xzr
  406938:	cbz	x4, 406944 <ferror@plt+0x3d24>
  40693c:	ldrb	w8, [x4]
  406940:	cbnz	w8, 40694c <ferror@plt+0x3d2c>
  406944:	adrp	x4, 408000 <ferror@plt+0x53e0>
  406948:	add	x4, x4, #0x58c
  40694c:	adrp	x2, 408000 <ferror@plt+0x53e0>
  406950:	add	x2, x2, #0xc4c
  406954:	add	x0, sp, #0x10
  406958:	add	x6, sp, #0x8
  40695c:	mov	w1, #0x20                  	// #32
  406960:	mov	w3, w19
  406964:	mov	x5, x20
  406968:	bl	402710 <snprintf@plt>
  40696c:	b	4069ac <ferror@plt+0x3d8c>
  406970:	mov	x9, #0xf5c3                	// #62915
  406974:	movk	x9, #0x5c28, lsl #16
  406978:	movk	x9, #0xc28f, lsl #32
  40697c:	lsr	x8, x8, #2
  406980:	movk	x9, #0x28f5, lsl #48
  406984:	umulh	x8, x8, x9
  406988:	lsr	x20, x8, #2
  40698c:	cbnz	x20, 406920 <ferror@plt+0x3d00>
  406990:	adrp	x2, 408000 <ferror@plt+0x53e0>
  406994:	add	x2, x2, #0xc56
  406998:	add	x0, sp, #0x10
  40699c:	add	x4, sp, #0x8
  4069a0:	mov	w1, #0x20                  	// #32
  4069a4:	mov	w3, w19
  4069a8:	bl	402710 <snprintf@plt>
  4069ac:	add	x0, sp, #0x10
  4069b0:	bl	402850 <strdup@plt>
  4069b4:	ldp	x20, x19, [sp, #80]
  4069b8:	ldp	x22, x21, [sp, #64]
  4069bc:	ldp	x29, x30, [sp, #48]
  4069c0:	add	sp, sp, #0x60
  4069c4:	ret
  4069c8:	mov	w8, #0xa                   	// #10
  4069cc:	lsr	x9, x0, x8
  4069d0:	cbz	x9, 4069e4 <ferror@plt+0x3dc4>
  4069d4:	cmp	x8, #0x33
  4069d8:	add	x8, x8, #0xa
  4069dc:	b.cc	4069cc <ferror@plt+0x3dac>  // b.lo, b.ul, b.last
  4069e0:	mov	w8, #0x46                  	// #70
  4069e4:	sub	w0, w8, #0xa
  4069e8:	ret
  4069ec:	stp	x29, x30, [sp, #-80]!
  4069f0:	stp	x26, x25, [sp, #16]
  4069f4:	stp	x24, x23, [sp, #32]
  4069f8:	stp	x22, x21, [sp, #48]
  4069fc:	stp	x20, x19, [sp, #64]
  406a00:	mov	x29, sp
  406a04:	cbz	x0, 406ae8 <ferror@plt+0x3ec8>
  406a08:	mov	x20, x3
  406a0c:	mov	w19, #0xffffffff            	// #-1
  406a10:	cbz	x3, 406b04 <ferror@plt+0x3ee4>
  406a14:	mov	x21, x2
  406a18:	cbz	x2, 406b04 <ferror@plt+0x3ee4>
  406a1c:	mov	x22, x1
  406a20:	cbz	x1, 406b04 <ferror@plt+0x3ee4>
  406a24:	ldrb	w8, [x0]
  406a28:	cbz	w8, 406b04 <ferror@plt+0x3ee4>
  406a2c:	ldrb	w8, [x0]
  406a30:	cbz	w8, 406af0 <ferror@plt+0x3ed0>
  406a34:	mov	x24, xzr
  406a38:	mov	x23, xzr
  406a3c:	add	x25, x0, #0x1
  406a40:	b	406a4c <ferror@plt+0x3e2c>
  406a44:	ldrb	w8, [x25], #1
  406a48:	cbz	w8, 406b00 <ferror@plt+0x3ee0>
  406a4c:	cmp	x24, x21
  406a50:	b.cs	406ac0 <ferror@plt+0x3ea0>  // b.hs, b.nlast
  406a54:	ldrb	w10, [x25]
  406a58:	sub	x9, x25, #0x1
  406a5c:	cmp	x23, #0x0
  406a60:	and	w8, w8, #0xff
  406a64:	csel	x23, x9, x23, eq  // eq = none
  406a68:	cmp	w8, #0x2c
  406a6c:	csel	x8, x9, xzr, eq  // eq = none
  406a70:	cmp	w10, #0x0
  406a74:	csel	x26, x25, x8, eq  // eq = none
  406a78:	mov	w8, #0x4                   	// #4
  406a7c:	cbz	x23, 406ac8 <ferror@plt+0x3ea8>
  406a80:	cbz	x26, 406ac8 <ferror@plt+0x3ea8>
  406a84:	subs	x1, x26, x23
  406a88:	b.ls	406ad8 <ferror@plt+0x3eb8>  // b.plast
  406a8c:	mov	x0, x23
  406a90:	blr	x20
  406a94:	cmn	w0, #0x1
  406a98:	b.eq	406ad8 <ferror@plt+0x3eb8>  // b.none
  406a9c:	str	w0, [x22, x24, lsl #2]
  406aa0:	ldrb	w8, [x26]
  406aa4:	mov	x23, xzr
  406aa8:	add	x24, x24, #0x1
  406aac:	cmp	w8, #0x0
  406ab0:	cset	w8, eq  // eq = none
  406ab4:	lsl	w8, w8, #1
  406ab8:	cbnz	w8, 406acc <ferror@plt+0x3eac>
  406abc:	b	406a44 <ferror@plt+0x3e24>
  406ac0:	mov	w19, #0xfffffffe            	// #-2
  406ac4:	mov	w8, #0x1                   	// #1
  406ac8:	cbz	w8, 406a44 <ferror@plt+0x3e24>
  406acc:	cmp	w8, #0x4
  406ad0:	b.eq	406a44 <ferror@plt+0x3e24>  // b.none
  406ad4:	b	406af8 <ferror@plt+0x3ed8>
  406ad8:	mov	w19, #0xffffffff            	// #-1
  406adc:	mov	w8, #0x1                   	// #1
  406ae0:	cbnz	w8, 406acc <ferror@plt+0x3eac>
  406ae4:	b	406a44 <ferror@plt+0x3e24>
  406ae8:	mov	w19, #0xffffffff            	// #-1
  406aec:	b	406b04 <ferror@plt+0x3ee4>
  406af0:	mov	x24, xzr
  406af4:	b	406b00 <ferror@plt+0x3ee0>
  406af8:	cmp	w8, #0x2
  406afc:	b.ne	406b04 <ferror@plt+0x3ee4>  // b.any
  406b00:	mov	w19, w24
  406b04:	mov	w0, w19
  406b08:	ldp	x20, x19, [sp, #64]
  406b0c:	ldp	x22, x21, [sp, #48]
  406b10:	ldp	x24, x23, [sp, #32]
  406b14:	ldp	x26, x25, [sp, #16]
  406b18:	ldp	x29, x30, [sp], #80
  406b1c:	ret
  406b20:	stp	x29, x30, [sp, #-32]!
  406b24:	str	x19, [sp, #16]
  406b28:	mov	x29, sp
  406b2c:	cbz	x0, 406b50 <ferror@plt+0x3f30>
  406b30:	mov	x19, x3
  406b34:	mov	w8, #0xffffffff            	// #-1
  406b38:	cbz	x3, 406b54 <ferror@plt+0x3f34>
  406b3c:	ldrb	w9, [x0]
  406b40:	cbz	w9, 406b54 <ferror@plt+0x3f34>
  406b44:	ldr	x8, [x19]
  406b48:	cmp	x8, x2
  406b4c:	b.ls	406b64 <ferror@plt+0x3f44>  // b.plast
  406b50:	mov	w8, #0xffffffff            	// #-1
  406b54:	ldr	x19, [sp, #16]
  406b58:	mov	w0, w8
  406b5c:	ldp	x29, x30, [sp], #32
  406b60:	ret
  406b64:	cmp	w9, #0x2b
  406b68:	b.ne	406b74 <ferror@plt+0x3f54>  // b.any
  406b6c:	add	x0, x0, #0x1
  406b70:	b	406b78 <ferror@plt+0x3f58>
  406b74:	str	xzr, [x19]
  406b78:	ldr	x8, [x19]
  406b7c:	mov	x3, x4
  406b80:	add	x1, x1, x8, lsl #2
  406b84:	sub	x2, x2, x8
  406b88:	bl	4069ec <ferror@plt+0x3dcc>
  406b8c:	mov	w8, w0
  406b90:	cmp	w0, #0x1
  406b94:	b.lt	406b54 <ferror@plt+0x3f34>  // b.tstop
  406b98:	ldr	x9, [x19]
  406b9c:	add	x9, x9, w8, sxtw
  406ba0:	str	x9, [x19]
  406ba4:	b	406b54 <ferror@plt+0x3f34>
  406ba8:	stp	x29, x30, [sp, #-80]!
  406bac:	stp	x22, x21, [sp, #48]
  406bb0:	mov	w21, #0xffffffea            	// #-22
  406bb4:	str	x25, [sp, #16]
  406bb8:	stp	x24, x23, [sp, #32]
  406bbc:	stp	x20, x19, [sp, #64]
  406bc0:	mov	x29, sp
  406bc4:	cbz	x1, 406cb0 <ferror@plt+0x4090>
  406bc8:	cbz	x0, 406cb0 <ferror@plt+0x4090>
  406bcc:	mov	x19, x2
  406bd0:	cbz	x2, 406cb0 <ferror@plt+0x4090>
  406bd4:	ldrb	w8, [x0]
  406bd8:	cbz	w8, 406cac <ferror@plt+0x408c>
  406bdc:	mov	x20, x1
  406be0:	mov	x22, xzr
  406be4:	add	x23, x0, #0x1
  406be8:	mov	w24, #0x1                   	// #1
  406bec:	b	406bf8 <ferror@plt+0x3fd8>
  406bf0:	ldrb	w8, [x23], #1
  406bf4:	cbz	w8, 406cac <ferror@plt+0x408c>
  406bf8:	mov	x9, x23
  406bfc:	ldrb	w10, [x9], #-1
  406c00:	cmp	x22, #0x0
  406c04:	and	w8, w8, #0xff
  406c08:	csel	x22, x9, x22, eq  // eq = none
  406c0c:	cmp	w8, #0x2c
  406c10:	csel	x8, x9, xzr, eq  // eq = none
  406c14:	cmp	w10, #0x0
  406c18:	csel	x25, x23, x8, eq  // eq = none
  406c1c:	mov	w8, #0x4                   	// #4
  406c20:	cbz	x22, 406c84 <ferror@plt+0x4064>
  406c24:	cbz	x25, 406c84 <ferror@plt+0x4064>
  406c28:	subs	x1, x25, x22
  406c2c:	b.ls	406c7c <ferror@plt+0x405c>  // b.plast
  406c30:	mov	x0, x22
  406c34:	blr	x19
  406c38:	tbnz	w0, #31, 406c94 <ferror@plt+0x4074>
  406c3c:	add	w8, w0, #0x7
  406c40:	cmp	w0, #0x0
  406c44:	csel	w8, w8, w0, lt  // lt = tstop
  406c48:	sbfx	x8, x8, #3, #29
  406c4c:	ldrb	w9, [x20, x8]
  406c50:	and	w10, w0, #0x7
  406c54:	lsl	w10, w24, w10
  406c58:	mov	x22, xzr
  406c5c:	orr	w9, w9, w10
  406c60:	strb	w9, [x20, x8]
  406c64:	ldrb	w8, [x25]
  406c68:	cmp	w8, #0x0
  406c6c:	cset	w8, eq  // eq = none
  406c70:	lsl	w8, w8, #1
  406c74:	cbnz	w8, 406c88 <ferror@plt+0x4068>
  406c78:	b	406bf0 <ferror@plt+0x3fd0>
  406c7c:	mov	w21, #0xffffffff            	// #-1
  406c80:	mov	w8, #0x1                   	// #1
  406c84:	cbz	w8, 406bf0 <ferror@plt+0x3fd0>
  406c88:	cmp	w8, #0x4
  406c8c:	b.eq	406bf0 <ferror@plt+0x3fd0>  // b.none
  406c90:	b	406ca4 <ferror@plt+0x4084>
  406c94:	mov	w8, #0x1                   	// #1
  406c98:	mov	w21, w0
  406c9c:	cbnz	w8, 406c88 <ferror@plt+0x4068>
  406ca0:	b	406bf0 <ferror@plt+0x3fd0>
  406ca4:	cmp	w8, #0x2
  406ca8:	b.ne	406cb0 <ferror@plt+0x4090>  // b.any
  406cac:	mov	w21, wzr
  406cb0:	mov	w0, w21
  406cb4:	ldp	x20, x19, [sp, #64]
  406cb8:	ldp	x22, x21, [sp, #48]
  406cbc:	ldp	x24, x23, [sp, #32]
  406cc0:	ldr	x25, [sp, #16]
  406cc4:	ldp	x29, x30, [sp], #80
  406cc8:	ret
  406ccc:	stp	x29, x30, [sp, #-64]!
  406cd0:	stp	x22, x21, [sp, #32]
  406cd4:	mov	w21, #0xffffffea            	// #-22
  406cd8:	stp	x24, x23, [sp, #16]
  406cdc:	stp	x20, x19, [sp, #48]
  406ce0:	mov	x29, sp
  406ce4:	cbz	x1, 406db4 <ferror@plt+0x4194>
  406ce8:	cbz	x0, 406db4 <ferror@plt+0x4194>
  406cec:	mov	x19, x2
  406cf0:	cbz	x2, 406db4 <ferror@plt+0x4194>
  406cf4:	ldrb	w8, [x0]
  406cf8:	cbz	w8, 406db0 <ferror@plt+0x4190>
  406cfc:	mov	x20, x1
  406d00:	mov	x22, xzr
  406d04:	add	x23, x0, #0x1
  406d08:	b	406d14 <ferror@plt+0x40f4>
  406d0c:	ldrb	w8, [x23], #1
  406d10:	cbz	w8, 406db0 <ferror@plt+0x4190>
  406d14:	mov	x9, x23
  406d18:	ldrb	w10, [x9], #-1
  406d1c:	cmp	x22, #0x0
  406d20:	and	w8, w8, #0xff
  406d24:	csel	x22, x9, x22, eq  // eq = none
  406d28:	cmp	w8, #0x2c
  406d2c:	csel	x8, x9, xzr, eq  // eq = none
  406d30:	cmp	w10, #0x0
  406d34:	csel	x24, x23, x8, eq  // eq = none
  406d38:	mov	w8, #0x4                   	// #4
  406d3c:	cbz	x22, 406d88 <ferror@plt+0x4168>
  406d40:	cbz	x24, 406d88 <ferror@plt+0x4168>
  406d44:	subs	x1, x24, x22
  406d48:	b.ls	406d80 <ferror@plt+0x4160>  // b.plast
  406d4c:	mov	x0, x22
  406d50:	blr	x19
  406d54:	tbnz	x0, #63, 406d98 <ferror@plt+0x4178>
  406d58:	ldr	x8, [x20]
  406d5c:	mov	x22, xzr
  406d60:	orr	x8, x8, x0
  406d64:	str	x8, [x20]
  406d68:	ldrb	w8, [x24]
  406d6c:	cmp	w8, #0x0
  406d70:	cset	w8, eq  // eq = none
  406d74:	lsl	w8, w8, #1
  406d78:	cbnz	w8, 406d8c <ferror@plt+0x416c>
  406d7c:	b	406d0c <ferror@plt+0x40ec>
  406d80:	mov	w21, #0xffffffff            	// #-1
  406d84:	mov	w8, #0x1                   	// #1
  406d88:	cbz	w8, 406d0c <ferror@plt+0x40ec>
  406d8c:	cmp	w8, #0x4
  406d90:	b.eq	406d0c <ferror@plt+0x40ec>  // b.none
  406d94:	b	406da8 <ferror@plt+0x4188>
  406d98:	mov	w8, #0x1                   	// #1
  406d9c:	mov	w21, w0
  406da0:	cbnz	w8, 406d8c <ferror@plt+0x416c>
  406da4:	b	406d0c <ferror@plt+0x40ec>
  406da8:	cmp	w8, #0x2
  406dac:	b.ne	406db4 <ferror@plt+0x4194>  // b.any
  406db0:	mov	w21, wzr
  406db4:	mov	w0, w21
  406db8:	ldp	x20, x19, [sp, #48]
  406dbc:	ldp	x22, x21, [sp, #32]
  406dc0:	ldp	x24, x23, [sp, #16]
  406dc4:	ldp	x29, x30, [sp], #64
  406dc8:	ret
  406dcc:	stp	x29, x30, [sp, #-64]!
  406dd0:	mov	x29, sp
  406dd4:	str	x23, [sp, #16]
  406dd8:	stp	x22, x21, [sp, #32]
  406ddc:	stp	x20, x19, [sp, #48]
  406de0:	str	xzr, [x29, #24]
  406de4:	cbz	x0, 406ed4 <ferror@plt+0x42b4>
  406de8:	mov	w21, w3
  406dec:	mov	x19, x2
  406df0:	mov	x23, x1
  406df4:	mov	x22, x0
  406df8:	str	w3, [x1]
  406dfc:	str	w3, [x2]
  406e00:	bl	402bb0 <__errno_location@plt>
  406e04:	str	wzr, [x0]
  406e08:	ldrb	w8, [x22]
  406e0c:	mov	x20, x0
  406e10:	cmp	w8, #0x3a
  406e14:	b.ne	406e5c <ferror@plt+0x423c>  // b.any
  406e18:	add	x21, x22, #0x1
  406e1c:	add	x1, x29, #0x18
  406e20:	mov	w2, #0xa                   	// #10
  406e24:	mov	x0, x21
  406e28:	bl	402990 <strtol@plt>
  406e2c:	str	w0, [x19]
  406e30:	ldr	w8, [x20]
  406e34:	mov	w0, #0xffffffff            	// #-1
  406e38:	cbnz	w8, 406ed4 <ferror@plt+0x42b4>
  406e3c:	ldr	x8, [x29, #24]
  406e40:	cbz	x8, 406ed4 <ferror@plt+0x42b4>
  406e44:	cmp	x8, x21
  406e48:	mov	w0, #0xffffffff            	// #-1
  406e4c:	b.eq	406ed4 <ferror@plt+0x42b4>  // b.none
  406e50:	ldrb	w8, [x8]
  406e54:	cbz	w8, 406ed0 <ferror@plt+0x42b0>
  406e58:	b	406ed4 <ferror@plt+0x42b4>
  406e5c:	add	x1, x29, #0x18
  406e60:	mov	w2, #0xa                   	// #10
  406e64:	mov	x0, x22
  406e68:	bl	402990 <strtol@plt>
  406e6c:	str	w0, [x23]
  406e70:	str	w0, [x19]
  406e74:	ldr	x8, [x29, #24]
  406e78:	mov	w0, #0xffffffff            	// #-1
  406e7c:	cmp	x8, x22
  406e80:	b.eq	406ed4 <ferror@plt+0x42b4>  // b.none
  406e84:	ldr	w9, [x20]
  406e88:	cbnz	w9, 406ed4 <ferror@plt+0x42b4>
  406e8c:	cbz	x8, 406ed4 <ferror@plt+0x42b4>
  406e90:	ldrb	w9, [x8]
  406e94:	cmp	w9, #0x2d
  406e98:	b.eq	406ebc <ferror@plt+0x429c>  // b.none
  406e9c:	cmp	w9, #0x3a
  406ea0:	b.ne	406ed0 <ferror@plt+0x42b0>  // b.any
  406ea4:	ldrb	w10, [x8, #1]
  406ea8:	cbz	w10, 406ecc <ferror@plt+0x42ac>
  406eac:	cmp	w9, #0x3a
  406eb0:	b.eq	406ebc <ferror@plt+0x429c>  // b.none
  406eb4:	cmp	w9, #0x2d
  406eb8:	b.ne	406ed0 <ferror@plt+0x42b0>  // b.any
  406ebc:	add	x21, x8, #0x1
  406ec0:	str	xzr, [x29, #24]
  406ec4:	str	wzr, [x20]
  406ec8:	b	406e1c <ferror@plt+0x41fc>
  406ecc:	str	w21, [x19]
  406ed0:	mov	w0, wzr
  406ed4:	ldp	x20, x19, [sp, #48]
  406ed8:	ldp	x22, x21, [sp, #32]
  406edc:	ldr	x23, [sp, #16]
  406ee0:	ldp	x29, x30, [sp], #64
  406ee4:	ret
  406ee8:	sub	sp, sp, #0x50
  406eec:	stp	x20, x19, [sp, #64]
  406ef0:	mov	x20, x1
  406ef4:	mov	x19, x0
  406ef8:	stp	x29, x30, [sp, #16]
  406efc:	stp	x24, x23, [sp, #32]
  406f00:	stp	x22, x21, [sp, #48]
  406f04:	add	x29, sp, #0x10
  406f08:	mov	w0, wzr
  406f0c:	cbz	x20, 406fd8 <ferror@plt+0x43b8>
  406f10:	cbz	x19, 406fd8 <ferror@plt+0x43b8>
  406f14:	add	x1, sp, #0x8
  406f18:	mov	x0, x19
  406f1c:	bl	406ff0 <ferror@plt+0x43d0>
  406f20:	mov	x21, x0
  406f24:	mov	x1, sp
  406f28:	mov	x0, x20
  406f2c:	bl	406ff0 <ferror@plt+0x43d0>
  406f30:	ldp	x24, x22, [sp]
  406f34:	adds	x8, x24, x22
  406f38:	b.eq	406f64 <ferror@plt+0x4344>  // b.none
  406f3c:	mov	x23, x0
  406f40:	cmp	x8, #0x1
  406f44:	b.ne	406f8c <ferror@plt+0x436c>  // b.any
  406f48:	cbz	x21, 406f70 <ferror@plt+0x4350>
  406f4c:	ldrb	w8, [x21]
  406f50:	cmp	w8, #0x2f
  406f54:	b.ne	406f70 <ferror@plt+0x4350>  // b.any
  406f58:	mov	w0, #0x1                   	// #1
  406f5c:	cbnz	w0, 406fcc <ferror@plt+0x43ac>
  406f60:	b	406f08 <ferror@plt+0x42e8>
  406f64:	mov	w0, #0x1                   	// #1
  406f68:	cbnz	w0, 406fcc <ferror@plt+0x43ac>
  406f6c:	b	406f08 <ferror@plt+0x42e8>
  406f70:	cbz	x23, 406f8c <ferror@plt+0x436c>
  406f74:	ldrb	w8, [x23]
  406f78:	cmp	w8, #0x2f
  406f7c:	b.ne	406f8c <ferror@plt+0x436c>  // b.any
  406f80:	mov	w0, #0x1                   	// #1
  406f84:	cbnz	w0, 406fcc <ferror@plt+0x43ac>
  406f88:	b	406f08 <ferror@plt+0x42e8>
  406f8c:	mov	w0, #0x3                   	// #3
  406f90:	cbz	x21, 406fb8 <ferror@plt+0x4398>
  406f94:	cbz	x23, 406fb8 <ferror@plt+0x4398>
  406f98:	cmp	x22, x24
  406f9c:	b.ne	406fb8 <ferror@plt+0x4398>  // b.any
  406fa0:	mov	x0, x21
  406fa4:	mov	x1, x23
  406fa8:	mov	x2, x22
  406fac:	bl	4027b0 <strncmp@plt>
  406fb0:	cbz	w0, 406fc0 <ferror@plt+0x43a0>
  406fb4:	mov	w0, #0x3                   	// #3
  406fb8:	cbnz	w0, 406fcc <ferror@plt+0x43ac>
  406fbc:	b	406f08 <ferror@plt+0x42e8>
  406fc0:	add	x19, x21, x22
  406fc4:	add	x20, x23, x24
  406fc8:	cbz	w0, 406f08 <ferror@plt+0x42e8>
  406fcc:	cmp	w0, #0x3
  406fd0:	b.ne	406fd8 <ferror@plt+0x43b8>  // b.any
  406fd4:	mov	w0, wzr
  406fd8:	ldp	x20, x19, [sp, #64]
  406fdc:	ldp	x22, x21, [sp, #48]
  406fe0:	ldp	x24, x23, [sp, #32]
  406fe4:	ldp	x29, x30, [sp, #16]
  406fe8:	add	sp, sp, #0x50
  406fec:	ret
  406ff0:	mov	x8, x0
  406ff4:	str	xzr, [x1]
  406ff8:	mov	x0, x8
  406ffc:	cbz	x8, 407044 <ferror@plt+0x4424>
  407000:	ldrb	w9, [x0]
  407004:	cmp	w9, #0x2f
  407008:	b.ne	40701c <ferror@plt+0x43fc>  // b.any
  40700c:	mov	x8, x0
  407010:	ldrb	w10, [x8, #1]!
  407014:	cmp	w10, #0x2f
  407018:	b.eq	406ff8 <ferror@plt+0x43d8>  // b.none
  40701c:	cbz	w9, 407040 <ferror@plt+0x4420>
  407020:	mov	w8, #0x1                   	// #1
  407024:	str	x8, [x1]
  407028:	ldrb	w9, [x0, x8]
  40702c:	cbz	w9, 407044 <ferror@plt+0x4424>
  407030:	cmp	w9, #0x2f
  407034:	b.eq	407044 <ferror@plt+0x4424>  // b.none
  407038:	add	x8, x8, #0x1
  40703c:	b	407024 <ferror@plt+0x4404>
  407040:	mov	x0, xzr
  407044:	ret
  407048:	stp	x29, x30, [sp, #-64]!
  40704c:	orr	x8, x0, x1
  407050:	stp	x24, x23, [sp, #16]
  407054:	stp	x22, x21, [sp, #32]
  407058:	stp	x20, x19, [sp, #48]
  40705c:	mov	x29, sp
  407060:	cbz	x8, 407094 <ferror@plt+0x4474>
  407064:	mov	x19, x1
  407068:	mov	x22, x0
  40706c:	mov	x20, x2
  407070:	cbz	x0, 4070a8 <ferror@plt+0x4488>
  407074:	cbz	x19, 4070bc <ferror@plt+0x449c>
  407078:	mov	x0, x22
  40707c:	bl	402590 <strlen@plt>
  407080:	mvn	x8, x0
  407084:	cmp	x8, x20
  407088:	b.cs	4070c4 <ferror@plt+0x44a4>  // b.hs, b.nlast
  40708c:	mov	x21, xzr
  407090:	b	407100 <ferror@plt+0x44e0>
  407094:	adrp	x0, 407000 <ferror@plt+0x43e0>
  407098:	add	x0, x0, #0xda3
  40709c:	bl	402850 <strdup@plt>
  4070a0:	mov	x21, x0
  4070a4:	b	407100 <ferror@plt+0x44e0>
  4070a8:	mov	x0, x19
  4070ac:	mov	x1, x20
  4070b0:	bl	402a40 <strndup@plt>
  4070b4:	mov	x21, x0
  4070b8:	b	407100 <ferror@plt+0x44e0>
  4070bc:	mov	x0, x22
  4070c0:	b	40709c <ferror@plt+0x447c>
  4070c4:	add	x24, x0, x20
  4070c8:	mov	x23, x0
  4070cc:	add	x0, x24, #0x1
  4070d0:	bl	402760 <malloc@plt>
  4070d4:	mov	x21, x0
  4070d8:	cbz	x0, 407100 <ferror@plt+0x44e0>
  4070dc:	mov	x0, x21
  4070e0:	mov	x1, x22
  4070e4:	mov	x2, x23
  4070e8:	bl	402540 <memcpy@plt>
  4070ec:	add	x0, x21, x23
  4070f0:	mov	x1, x19
  4070f4:	mov	x2, x20
  4070f8:	bl	402540 <memcpy@plt>
  4070fc:	strb	wzr, [x21, x24]
  407100:	mov	x0, x21
  407104:	ldp	x20, x19, [sp, #48]
  407108:	ldp	x22, x21, [sp, #32]
  40710c:	ldp	x24, x23, [sp, #16]
  407110:	ldp	x29, x30, [sp], #64
  407114:	ret
  407118:	stp	x29, x30, [sp, #-32]!
  40711c:	stp	x20, x19, [sp, #16]
  407120:	mov	x19, x1
  407124:	mov	x20, x0
  407128:	mov	x29, sp
  40712c:	cbz	x1, 407140 <ferror@plt+0x4520>
  407130:	mov	x0, x19
  407134:	bl	402590 <strlen@plt>
  407138:	mov	x2, x0
  40713c:	b	407144 <ferror@plt+0x4524>
  407140:	mov	x2, xzr
  407144:	mov	x0, x20
  407148:	mov	x1, x19
  40714c:	bl	407048 <ferror@plt+0x4428>
  407150:	ldp	x20, x19, [sp, #16]
  407154:	ldp	x29, x30, [sp], #32
  407158:	ret
  40715c:	sub	sp, sp, #0x120
  407160:	stp	x29, x30, [sp, #256]
  407164:	add	x29, sp, #0x100
  407168:	add	x9, sp, #0x80
  40716c:	mov	x10, sp
  407170:	mov	x11, #0xffffffffffffffd0    	// #-48
  407174:	add	x8, x29, #0x20
  407178:	movk	x11, #0xff80, lsl #32
  40717c:	add	x9, x9, #0x30
  407180:	add	x10, x10, #0x80
  407184:	stp	x8, x9, [x29, #-32]
  407188:	stp	x10, x11, [x29, #-16]
  40718c:	stp	q1, q2, [sp, #16]
  407190:	str	q0, [sp]
  407194:	ldp	q0, q1, [x29, #-32]
  407198:	stp	x28, x19, [sp, #272]
  40719c:	mov	x19, x0
  4071a0:	stp	x2, x3, [sp, #128]
  4071a4:	sub	x0, x29, #0x28
  4071a8:	sub	x2, x29, #0x50
  4071ac:	stp	x4, x5, [sp, #144]
  4071b0:	stp	x6, x7, [sp, #160]
  4071b4:	stp	q3, q4, [sp, #48]
  4071b8:	stp	q5, q6, [sp, #80]
  4071bc:	str	q7, [sp, #112]
  4071c0:	stp	q0, q1, [x29, #-80]
  4071c4:	bl	402a30 <vasprintf@plt>
  4071c8:	tbnz	w0, #31, 4071f0 <ferror@plt+0x45d0>
  4071cc:	ldur	x1, [x29, #-40]
  4071d0:	sxtw	x2, w0
  4071d4:	mov	x0, x19
  4071d8:	bl	407048 <ferror@plt+0x4428>
  4071dc:	ldur	x8, [x29, #-40]
  4071e0:	mov	x19, x0
  4071e4:	mov	x0, x8
  4071e8:	bl	4029d0 <free@plt>
  4071ec:	b	4071f4 <ferror@plt+0x45d4>
  4071f0:	mov	x19, xzr
  4071f4:	mov	x0, x19
  4071f8:	ldp	x28, x19, [sp, #272]
  4071fc:	ldp	x29, x30, [sp, #256]
  407200:	add	sp, sp, #0x120
  407204:	ret
  407208:	stp	x29, x30, [sp, #-80]!
  40720c:	stp	x24, x23, [sp, #32]
  407210:	stp	x22, x21, [sp, #48]
  407214:	stp	x20, x19, [sp, #64]
  407218:	ldr	x19, [x0]
  40721c:	str	x25, [sp, #16]
  407220:	mov	x29, sp
  407224:	ldrb	w8, [x19]
  407228:	cbz	w8, 407328 <ferror@plt+0x4708>
  40722c:	mov	x20, x0
  407230:	mov	x22, x1
  407234:	mov	x0, x19
  407238:	mov	x1, x2
  40723c:	mov	w23, w3
  407240:	mov	x21, x2
  407244:	bl	402a50 <strspn@plt>
  407248:	add	x19, x19, x0
  40724c:	ldrb	w8, [x19]
  407250:	cbz	x8, 407324 <ferror@plt+0x4704>
  407254:	cbz	w23, 4072dc <ferror@plt+0x46bc>
  407258:	cmp	w8, #0x3f
  40725c:	b.hi	4072f4 <ferror@plt+0x46d4>  // b.pmore
  407260:	mov	w9, #0x1                   	// #1
  407264:	lsl	x8, x9, x8
  407268:	mov	x9, #0x1                   	// #1
  40726c:	movk	x9, #0x84, lsl #32
  407270:	and	x8, x8, x9
  407274:	cbz	x8, 4072f4 <ferror@plt+0x46d4>
  407278:	mov	x23, x19
  40727c:	ldrb	w25, [x23], #1
  407280:	add	x1, x29, #0x1c
  407284:	strb	wzr, [x29, #29]
  407288:	mov	x0, x23
  40728c:	strb	w25, [x29, #28]
  407290:	bl	407360 <ferror@plt+0x4740>
  407294:	str	x0, [x22]
  407298:	add	x8, x0, x19
  40729c:	ldrb	w9, [x8, #1]
  4072a0:	mov	w8, wzr
  4072a4:	cbz	w9, 40734c <ferror@plt+0x472c>
  4072a8:	cmp	w9, w25
  4072ac:	b.ne	40734c <ferror@plt+0x472c>  // b.any
  4072b0:	add	x8, x0, x19
  4072b4:	ldrsb	w1, [x8, #2]
  4072b8:	mov	x24, x0
  4072bc:	cbz	w1, 4072cc <ferror@plt+0x46ac>
  4072c0:	mov	x0, x21
  4072c4:	bl	402a60 <strchr@plt>
  4072c8:	cbz	x0, 407348 <ferror@plt+0x4728>
  4072cc:	add	x8, x19, x24
  4072d0:	add	x19, x8, #0x2
  4072d4:	mov	w8, #0x1                   	// #1
  4072d8:	b	407350 <ferror@plt+0x4730>
  4072dc:	mov	x0, x19
  4072e0:	mov	x1, x21
  4072e4:	bl	402b70 <strcspn@plt>
  4072e8:	str	x0, [x22]
  4072ec:	add	x22, x19, x0
  4072f0:	b	40731c <ferror@plt+0x46fc>
  4072f4:	mov	x0, x19
  4072f8:	mov	x1, x21
  4072fc:	bl	407360 <ferror@plt+0x4740>
  407300:	str	x0, [x22]
  407304:	add	x22, x19, x0
  407308:	ldrsb	w1, [x22]
  40730c:	cbz	w1, 40731c <ferror@plt+0x46fc>
  407310:	mov	x0, x21
  407314:	bl	402a60 <strchr@plt>
  407318:	cbz	x0, 407324 <ferror@plt+0x4704>
  40731c:	str	x22, [x20]
  407320:	b	40732c <ferror@plt+0x470c>
  407324:	str	x19, [x20]
  407328:	mov	x19, xzr
  40732c:	mov	x0, x19
  407330:	ldp	x20, x19, [sp, #64]
  407334:	ldp	x22, x21, [sp, #48]
  407338:	ldp	x24, x23, [sp, #32]
  40733c:	ldr	x25, [sp, #16]
  407340:	ldp	x29, x30, [sp], #80
  407344:	ret
  407348:	mov	w8, wzr
  40734c:	mov	x23, x19
  407350:	str	x19, [x20]
  407354:	mov	x19, x23
  407358:	tbz	w8, #0, 407328 <ferror@plt+0x4708>
  40735c:	b	40732c <ferror@plt+0x470c>
  407360:	stp	x29, x30, [sp, #-48]!
  407364:	stp	x22, x21, [sp, #16]
  407368:	stp	x20, x19, [sp, #32]
  40736c:	ldrb	w8, [x0]
  407370:	mov	x29, sp
  407374:	cbz	w8, 4073c4 <ferror@plt+0x47a4>
  407378:	mov	x19, x1
  40737c:	mov	x22, xzr
  407380:	mov	w20, wzr
  407384:	add	x21, x0, #0x1
  407388:	b	4073ac <ferror@plt+0x478c>
  40738c:	sxtb	w1, w8
  407390:	mov	x0, x19
  407394:	bl	402a60 <strchr@plt>
  407398:	cbnz	x0, 4073d0 <ferror@plt+0x47b0>
  40739c:	mov	w20, wzr
  4073a0:	ldrb	w8, [x21, x22]
  4073a4:	add	x22, x22, #0x1
  4073a8:	cbz	w8, 4073d0 <ferror@plt+0x47b0>
  4073ac:	cbnz	w20, 40739c <ferror@plt+0x477c>
  4073b0:	and	w9, w8, #0xff
  4073b4:	cmp	w9, #0x5c
  4073b8:	b.ne	40738c <ferror@plt+0x476c>  // b.any
  4073bc:	mov	w20, #0x1                   	// #1
  4073c0:	b	4073a0 <ferror@plt+0x4780>
  4073c4:	mov	w20, wzr
  4073c8:	mov	w22, wzr
  4073cc:	b	4073d0 <ferror@plt+0x47b0>
  4073d0:	sub	w8, w22, w20
  4073d4:	ldp	x20, x19, [sp, #32]
  4073d8:	ldp	x22, x21, [sp, #16]
  4073dc:	sxtw	x0, w8
  4073e0:	ldp	x29, x30, [sp], #48
  4073e4:	ret
  4073e8:	stp	x29, x30, [sp, #-32]!
  4073ec:	str	x19, [sp, #16]
  4073f0:	mov	x19, x0
  4073f4:	mov	x29, sp
  4073f8:	mov	x0, x19
  4073fc:	bl	4027e0 <fgetc@plt>
  407400:	cmn	w0, #0x1
  407404:	b.eq	407418 <ferror@plt+0x47f8>  // b.none
  407408:	cmp	w0, #0xa
  40740c:	b.ne	4073f8 <ferror@plt+0x47d8>  // b.any
  407410:	mov	w0, wzr
  407414:	b	40741c <ferror@plt+0x47fc>
  407418:	mov	w0, #0x1                   	// #1
  40741c:	ldr	x19, [sp, #16]
  407420:	ldp	x29, x30, [sp], #32
  407424:	ret
  407428:	stp	x29, x30, [sp, #-64]!
  40742c:	mov	x29, sp
  407430:	stp	x19, x20, [sp, #16]
  407434:	adrp	x20, 419000 <ferror@plt+0x163e0>
  407438:	add	x20, x20, #0xdb0
  40743c:	stp	x21, x22, [sp, #32]
  407440:	adrp	x21, 419000 <ferror@plt+0x163e0>
  407444:	add	x21, x21, #0xda8
  407448:	sub	x20, x20, x21
  40744c:	mov	w22, w0
  407450:	stp	x23, x24, [sp, #48]
  407454:	mov	x23, x1
  407458:	mov	x24, x2
  40745c:	bl	4024f8 <mnt_table_set_parser_errcb@plt-0x38>
  407460:	cmp	xzr, x20, asr #3
  407464:	b.eq	407490 <ferror@plt+0x4870>  // b.none
  407468:	asr	x20, x20, #3
  40746c:	mov	x19, #0x0                   	// #0
  407470:	ldr	x3, [x21, x19, lsl #3]
  407474:	mov	x2, x24
  407478:	add	x19, x19, #0x1
  40747c:	mov	x1, x23
  407480:	mov	w0, w22
  407484:	blr	x3
  407488:	cmp	x20, x19
  40748c:	b.ne	407470 <ferror@plt+0x4850>  // b.any
  407490:	ldp	x19, x20, [sp, #16]
  407494:	ldp	x21, x22, [sp, #32]
  407498:	ldp	x23, x24, [sp, #48]
  40749c:	ldp	x29, x30, [sp], #64
  4074a0:	ret
  4074a4:	nop
  4074a8:	ret
  4074ac:	nop
  4074b0:	adrp	x2, 41a000 <ferror@plt+0x173e0>
  4074b4:	mov	x1, #0x0                   	// #0
  4074b8:	ldr	x2, [x2, #904]
  4074bc:	b	4026a0 <__cxa_atexit@plt>
  4074c0:	mov	x2, x1
  4074c4:	mov	w1, w0
  4074c8:	mov	w0, #0x0                   	// #0
  4074cc:	b	402b10 <__fxstat@plt>

Disassembly of section .fini:

00000000004074d0 <.fini>:
  4074d0:	stp	x29, x30, [sp, #-16]!
  4074d4:	mov	x29, sp
  4074d8:	ldp	x29, x30, [sp], #16
  4074dc:	ret
