{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712971829375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712971829376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 08:30:28 2024 " "Processing started: Sat Apr 13 08:30:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712971829376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971829376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IIR_fillter -c IIR_fillter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IIR_fillter -c IIR_fillter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971829376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712971829786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712971829786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_fillter.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_fillter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_fillter " "Found entity 1: IIR_fillter" {  } { { "IIR_fillter.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/IIR_fillter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971836312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971836312 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "multiply_fixed_point.v(67) " "Verilog HDL error at multiply_fixed_point.v(67): constant value overflow" {  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 67 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1712971836316 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "multiply_fixed_point.v(68) " "Verilog HDL error at multiply_fixed_point.v(68): constant value overflow" {  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 68 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1712971836316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_fixed_point.v 2 2 " "Found 2 design units, including 2 entities, in source file multiply_fixed_point.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_fixed_point " "Found entity 1: multiply_fixed_point" {  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971836316 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971836316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971836316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IIR_fillter " "Elaborating entity \"IIR_fillter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712971836359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 16 IIR_fillter.v(70) " "Verilog HDL assignment warning at IIR_fillter.v(70): truncated value with size 20 to match size of target (16)" {  } { { "IIR_fillter.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/IIR_fillter.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712971836367 "|IIR_fillter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_fixed_point multiply_fixed_point:multi " "Elaborating entity \"multiply_fixed_point\" for hierarchy \"multiply_fixed_point:multi\"" {  } { { "IIR_fillter.v" "multi" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/IIR_fillter.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712971836410 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply_fixed_point:multi_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply_fixed_point:multi_4\|Mult0\"" {  } { { "multiply_fixed_point.v" "Mult0" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712971836930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply_fixed_point:multi\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply_fixed_point:multi\|Mult0\"" {  } { { "multiply_fixed_point.v" "Mult0" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712971836930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply_fixed_point:multi_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply_fixed_point:multi_1\|Mult0\"" {  } { { "multiply_fixed_point.v" "Mult0" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712971836930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply_fixed_point:multi_2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply_fixed_point:multi_2\|Mult0\"" {  } { { "multiply_fixed_point.v" "Mult0" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712971836930 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "multiply_fixed_point:multi_3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiply_fixed_point:multi_3\|Mult0\"" {  } { { "multiply_fixed_point.v" "Mult0" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712971836930 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712971836930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply_fixed_point:multi_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiply_fixed_point:multi_4\|lpm_mult:Mult0\"" {  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712971837080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply_fixed_point:multi_4\|lpm_mult:Mult0 " "Instantiated megafunction \"multiply_fixed_point:multi_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712971837080 ""}  } { { "multiply_fixed_point.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/multiply_fixed_point.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712971837080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2at " "Found entity 1: mult_2at" {  } { { "db/mult_2at.tdf" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/IIR/db/mult_2at.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712971837139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971837139 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1712971837379 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "450 " "Ignored 450 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "450 " "Ignored 450 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1712971837392 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1712971837392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712971837466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712971838038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712971838038 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "639 " "Implemented 639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "178 " "Implemented 178 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712971838152 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712971838152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "425 " "Implemented 425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712971838152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712971838152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712971838152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712971838171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 08:30:38 2024 " "Processing ended: Sat Apr 13 08:30:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712971838171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712971838171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712971838171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712971838171 ""}
