$date
	Tue Aug 02 10:17:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fa1_tb $end
$var wire 1 ! s $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module fA1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & sum1 $end
$var wire 1 ! s $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module halfA1 $end
$var wire 1 ( c $end
$var wire 1 & s $end
$var wire 1 # x $end
$var wire 1 $ y $end
$upscope $end
$scope module halfA2 $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$var wire 1 & x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1!
1%
#4
1&
0%
1$
#6
1"
0!
1'
1%
#8
0"
1!
0'
0%
0$
1#
#10
1"
0!
1'
1%
#12
0'
0&
1(
0%
1$
#14
1!
1%
#16
