Loading plugins phase: Elapsed time ==> 2s.566ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -d CY8C5287AXI-LP095 -s G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 18s.059ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.116ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PsocWagen.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 PsocWagen.v -verilog
======================================================================

======================================================================
Compiling:  PsocWagen.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 PsocWagen.v -verilog
======================================================================

======================================================================
Compiling:  PsocWagen.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 -verilog PsocWagen.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 11 20:33:54 2022


======================================================================
Compiling:  PsocWagen.v
Program  :   vpp
Options  :    -yv2 -q10 PsocWagen.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 11 20:33:54 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PsocWagen.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PsocWagen.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 -verilog PsocWagen.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 11 20:33:55 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\codegentemp\PsocWagen.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\codegentemp\PsocWagen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PsocWagen.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 -verilog PsocWagen.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 11 20:33:58 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\codegentemp\PsocWagen.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\codegentemp\PsocWagen.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_60\LUT_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VermogenLinks:PWMUDB:km_run\
	\VermogenLinks:PWMUDB:ctrl_cmpmode2_2\
	\VermogenLinks:PWMUDB:ctrl_cmpmode2_1\
	\VermogenLinks:PWMUDB:ctrl_cmpmode2_0\
	\VermogenLinks:PWMUDB:ctrl_cmpmode1_2\
	\VermogenLinks:PWMUDB:ctrl_cmpmode1_1\
	\VermogenLinks:PWMUDB:ctrl_cmpmode1_0\
	\VermogenLinks:PWMUDB:capt_rising\
	\VermogenLinks:PWMUDB:capt_falling\
	\VermogenLinks:PWMUDB:trig_rise\
	\VermogenLinks:PWMUDB:trig_fall\
	\VermogenLinks:PWMUDB:sc_kill\
	\VermogenLinks:PWMUDB:min_kill\
	\VermogenLinks:PWMUDB:km_tc\
	\VermogenLinks:PWMUDB:db_tc\
	\VermogenLinks:PWMUDB:dith_sel\
	\VermogenLinks:PWMUDB:compare2\
	\VermogenLinks:Net_101\
	Net_1256
	Net_1257
	\VermogenLinks:PWMUDB:cmp2\
	\VermogenLinks:PWMUDB:MODULE_1:b_31\
	\VermogenLinks:PWMUDB:MODULE_1:b_30\
	\VermogenLinks:PWMUDB:MODULE_1:b_29\
	\VermogenLinks:PWMUDB:MODULE_1:b_28\
	\VermogenLinks:PWMUDB:MODULE_1:b_27\
	\VermogenLinks:PWMUDB:MODULE_1:b_26\
	\VermogenLinks:PWMUDB:MODULE_1:b_25\
	\VermogenLinks:PWMUDB:MODULE_1:b_24\
	\VermogenLinks:PWMUDB:MODULE_1:b_23\
	\VermogenLinks:PWMUDB:MODULE_1:b_22\
	\VermogenLinks:PWMUDB:MODULE_1:b_21\
	\VermogenLinks:PWMUDB:MODULE_1:b_20\
	\VermogenLinks:PWMUDB:MODULE_1:b_19\
	\VermogenLinks:PWMUDB:MODULE_1:b_18\
	\VermogenLinks:PWMUDB:MODULE_1:b_17\
	\VermogenLinks:PWMUDB:MODULE_1:b_16\
	\VermogenLinks:PWMUDB:MODULE_1:b_15\
	\VermogenLinks:PWMUDB:MODULE_1:b_14\
	\VermogenLinks:PWMUDB:MODULE_1:b_13\
	\VermogenLinks:PWMUDB:MODULE_1:b_12\
	\VermogenLinks:PWMUDB:MODULE_1:b_11\
	\VermogenLinks:PWMUDB:MODULE_1:b_10\
	\VermogenLinks:PWMUDB:MODULE_1:b_9\
	\VermogenLinks:PWMUDB:MODULE_1:b_8\
	\VermogenLinks:PWMUDB:MODULE_1:b_7\
	\VermogenLinks:PWMUDB:MODULE_1:b_6\
	\VermogenLinks:PWMUDB:MODULE_1:b_5\
	\VermogenLinks:PWMUDB:MODULE_1:b_4\
	\VermogenLinks:PWMUDB:MODULE_1:b_3\
	\VermogenLinks:PWMUDB:MODULE_1:b_2\
	\VermogenLinks:PWMUDB:MODULE_1:b_1\
	\VermogenLinks:PWMUDB:MODULE_1:b_0\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_31\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_30\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_29\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_28\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_27\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_26\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_25\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_24\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_31\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_30\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_29\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_28\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_27\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_26\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_25\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_24\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_23\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_22\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_21\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_20\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_19\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_18\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_17\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_16\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_15\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_14\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_13\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_12\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_11\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_10\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_9\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_8\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_7\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_6\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_5\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_4\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_3\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_2\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_1\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:b_0\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_31\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_30\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_29\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_28\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_27\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_26\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_25\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_24\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_23\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_22\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_21\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_20\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_19\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_18\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_17\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_16\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_15\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_14\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_13\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_12\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_11\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_10\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_9\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_8\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_7\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_6\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_5\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_4\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_3\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_2\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1252
	Net_1259
	\VermogenLinks:Net_113\
	\VermogenLinks:Net_107\
	\VermogenLinks:Net_114\
	\VermogenRechts:PWMUDB:km_run\
	\VermogenRechts:PWMUDB:ctrl_cmpmode2_2\
	\VermogenRechts:PWMUDB:ctrl_cmpmode2_1\
	\VermogenRechts:PWMUDB:ctrl_cmpmode2_0\
	\VermogenRechts:PWMUDB:ctrl_cmpmode1_2\
	\VermogenRechts:PWMUDB:ctrl_cmpmode1_1\
	\VermogenRechts:PWMUDB:ctrl_cmpmode1_0\
	\VermogenRechts:PWMUDB:capt_rising\
	\VermogenRechts:PWMUDB:capt_falling\
	\VermogenRechts:PWMUDB:trig_rise\
	\VermogenRechts:PWMUDB:trig_fall\
	\VermogenRechts:PWMUDB:sc_kill\
	\VermogenRechts:PWMUDB:min_kill\
	\VermogenRechts:PWMUDB:km_tc\
	\VermogenRechts:PWMUDB:db_tc\
	\VermogenRechts:PWMUDB:dith_sel\
	\VermogenRechts:PWMUDB:compare2\
	\VermogenRechts:Net_101\
	Net_1270
	Net_1271
	\VermogenRechts:PWMUDB:cmp2\
	\VermogenRechts:PWMUDB:MODULE_2:b_31\
	\VermogenRechts:PWMUDB:MODULE_2:b_30\
	\VermogenRechts:PWMUDB:MODULE_2:b_29\
	\VermogenRechts:PWMUDB:MODULE_2:b_28\
	\VermogenRechts:PWMUDB:MODULE_2:b_27\
	\VermogenRechts:PWMUDB:MODULE_2:b_26\
	\VermogenRechts:PWMUDB:MODULE_2:b_25\
	\VermogenRechts:PWMUDB:MODULE_2:b_24\
	\VermogenRechts:PWMUDB:MODULE_2:b_23\
	\VermogenRechts:PWMUDB:MODULE_2:b_22\
	\VermogenRechts:PWMUDB:MODULE_2:b_21\
	\VermogenRechts:PWMUDB:MODULE_2:b_20\
	\VermogenRechts:PWMUDB:MODULE_2:b_19\
	\VermogenRechts:PWMUDB:MODULE_2:b_18\
	\VermogenRechts:PWMUDB:MODULE_2:b_17\
	\VermogenRechts:PWMUDB:MODULE_2:b_16\
	\VermogenRechts:PWMUDB:MODULE_2:b_15\
	\VermogenRechts:PWMUDB:MODULE_2:b_14\
	\VermogenRechts:PWMUDB:MODULE_2:b_13\
	\VermogenRechts:PWMUDB:MODULE_2:b_12\
	\VermogenRechts:PWMUDB:MODULE_2:b_11\
	\VermogenRechts:PWMUDB:MODULE_2:b_10\
	\VermogenRechts:PWMUDB:MODULE_2:b_9\
	\VermogenRechts:PWMUDB:MODULE_2:b_8\
	\VermogenRechts:PWMUDB:MODULE_2:b_7\
	\VermogenRechts:PWMUDB:MODULE_2:b_6\
	\VermogenRechts:PWMUDB:MODULE_2:b_5\
	\VermogenRechts:PWMUDB:MODULE_2:b_4\
	\VermogenRechts:PWMUDB:MODULE_2:b_3\
	\VermogenRechts:PWMUDB:MODULE_2:b_2\
	\VermogenRechts:PWMUDB:MODULE_2:b_1\
	\VermogenRechts:PWMUDB:MODULE_2:b_0\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_31\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_30\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_29\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_28\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_27\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_26\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_25\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_24\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_31\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_30\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_29\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_28\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_27\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_26\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_25\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_24\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_23\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_22\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_21\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_20\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_19\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_18\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_17\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_16\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_15\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_14\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_13\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_12\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_11\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_10\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_9\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_8\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_7\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_6\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_5\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_4\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_3\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_2\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_1\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:b_0\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_31\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_30\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_29\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_28\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_27\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_26\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_25\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_24\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_23\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_22\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_21\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_20\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_19\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_18\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_17\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_16\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_15\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_14\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_13\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_12\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_11\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_10\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_9\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_8\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_7\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_6\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_5\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_4\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_3\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_2\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1266
	Net_1273
	\VermogenRechts:Net_113\
	\VermogenRechts:Net_107\
	\VermogenRechts:Net_114\
	\UART_TRX:BUART:reset_sr\
	Net_1288
	Net_1283
	\UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_1279
	\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_TRX:BUART:sRX:MODULE_7:lt\
	\UART_TRX:BUART:sRX:MODULE_7:eq\
	\UART_TRX:BUART:sRX:MODULE_7:gt\
	\UART_TRX:BUART:sRX:MODULE_7:gte\
	\UART_TRX:BUART:sRX:MODULE_7:lte\
	\UART_RCX:BUART:reset_sr\
	Net_1313
	\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_1307
	\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_RCX:BUART:sRX:MODULE_12:lt\
	\UART_RCX:BUART:sRX:MODULE_12:eq\
	\UART_RCX:BUART:sRX:MODULE_12:gt\
	\UART_RCX:BUART:sRX:MODULE_12:gte\
	\UART_RCX:BUART:sRX:MODULE_12:lte\

    Synthesized names
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_31\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_30\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_29\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_28\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_27\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_26\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_25\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_24\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_23\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_22\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_21\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_20\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_19\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_18\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_17\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_16\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_15\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_14\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_13\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_12\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_11\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_10\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_9\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_8\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_7\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_6\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_5\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_4\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_3\
	\VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_2\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_31\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_30\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_29\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_28\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_27\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_26\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_25\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_24\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_23\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_22\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_21\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_20\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_19\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_18\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_17\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_16\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_15\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_14\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_13\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_12\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_11\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_10\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_9\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_8\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_7\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_6\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_5\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_4\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_3\
	\VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 323 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LichtLinks_net_0
Aliasing tmpOE__MotorLinks_net_0 to tmpOE__LichtLinks_net_0
Aliasing \VermogenLinks:PWMUDB:hwCapture\ to zero
Aliasing \VermogenLinks:PWMUDB:trig_out\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenLinks:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VermogenLinks:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VermogenLinks:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VermogenLinks:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VermogenLinks:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VermogenLinks:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VermogenLinks:PWMUDB:final_kill\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenLinks:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VermogenLinks:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VermogenLinks:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VermogenLinks:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VermogenLinks:PWMUDB:cs_addr_0\ to zero
Aliasing \VermogenLinks:PWMUDB:pwm1_i\ to zero
Aliasing \VermogenLinks:PWMUDB:pwm2_i\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LichtLinks_net_0
Aliasing tmpOE__MotorRechts_net_0 to tmpOE__LichtLinks_net_0
Aliasing \VermogenRechts:PWMUDB:hwCapture\ to zero
Aliasing \VermogenRechts:PWMUDB:trig_out\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenRechts:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VermogenRechts:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VermogenRechts:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VermogenRechts:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VermogenRechts:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VermogenRechts:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VermogenRechts:PWMUDB:final_kill\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenRechts:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VermogenRechts:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VermogenRechts:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VermogenRechts:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VermogenRechts:PWMUDB:cs_addr_0\ to zero
Aliasing \VermogenRechts:PWMUDB:pwm1_i\ to zero
Aliasing \VermogenRechts:PWMUDB:pwm2_i\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LichtLinks_net_0
Aliasing tmpOE__LichtRechts_net_0 to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:tx_hd_send_break\ to zero
Aliasing \UART_TRX:BUART:HalfDuplexSend\ to zero
Aliasing \UART_TRX:BUART:FinalParityType_1\ to zero
Aliasing \UART_TRX:BUART:FinalParityType_0\ to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_TRX:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_TRX:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_TRX:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_TRX:BUART:tx_status_6\ to zero
Aliasing \UART_TRX:BUART:tx_status_5\ to zero
Aliasing \UART_TRX:BUART:tx_status_4\ to zero
Aliasing \UART_TRX:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LichtLinks_net_0
Aliasing MODIN4_1 to MODIN3_1
Aliasing MODIN4_0 to MODIN3_0
Aliasing \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__LichtLinks_net_0
Aliasing MODIN5_1 to MODIN3_1
Aliasing MODIN5_0 to MODIN3_0
Aliasing \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_TRX:BUART:rx_status_1\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__LichtLinks_net_0
Aliasing tmpOE__Rx_TRX_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__Tx_TRX_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__GeenIsr0_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__GeenIsr1_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__GeenIsr2_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__Rx_RCX_net_0 to tmpOE__LichtLinks_net_0
Aliasing tmpOE__Tx_RCX_net_0 to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:tx_hd_send_break\ to zero
Aliasing \UART_RCX:BUART:HalfDuplexSend\ to zero
Aliasing \UART_RCX:BUART:FinalParityType_1\ to zero
Aliasing \UART_RCX:BUART:FinalParityType_0\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_RCX:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_RCX:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_RCX:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_RCX:BUART:tx_status_6\ to zero
Aliasing \UART_RCX:BUART:tx_status_5\ to zero
Aliasing \UART_RCX:BUART:tx_status_4\ to zero
Aliasing \UART_RCX:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODIN8_1\ to \UART_RCX:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODIN8_0\ to \UART_RCX:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODIN9_1\ to \UART_RCX:BUART:sRX:s23Poll:MODIN7_1\
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODIN9_0\ to \UART_RCX:BUART:sRX:s23Poll:MODIN7_0\
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_RCX:BUART:rx_status_1\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__LichtLinks_net_0
Aliasing \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenLinks:PWMUDB:min_kill_reg\\D\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenLinks:PWMUDB:prevCapture\\D\ to zero
Aliasing \VermogenLinks:PWMUDB:trig_last\\D\ to zero
Aliasing \VermogenLinks:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenRechts:PWMUDB:min_kill_reg\\D\ to tmpOE__LichtLinks_net_0
Aliasing \VermogenRechts:PWMUDB:prevCapture\\D\ to zero
Aliasing \VermogenRechts:PWMUDB:trig_last\\D\ to zero
Aliasing \VermogenRechts:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LichtLinks_net_0
Aliasing \UART_TRX:BUART:reset_reg\\D\ to zero
Aliasing \UART_TRX:BUART:rx_break_status\\D\ to zero
Aliasing \UART_RCX:BUART:reset_reg\\D\ to zero
Aliasing \UART_RCX:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__MotorLinks_net_0[9] = tmpOE__LichtLinks_net_0[1]
Removing Rhs of wire Net_1248[10] = \VermogenLinks:Net_96\[116]
Removing Rhs of wire Net_1248[10] = \VermogenLinks:PWMUDB:pwm_i_reg\[108]
Removing Lhs of wire \VermogenLinks:PWMUDB:ctrl_enable\[29] = \VermogenLinks:PWMUDB:control_7\[21]
Removing Lhs of wire \VermogenLinks:PWMUDB:hwCapture\[39] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:hwEnable\[40] = \VermogenLinks:PWMUDB:control_7\[21]
Removing Lhs of wire \VermogenLinks:PWMUDB:trig_out\[44] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenLinks:PWMUDB:runmode_enable\\R\[46] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:runmode_enable\\S\[47] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:final_enable\[48] = \VermogenLinks:PWMUDB:runmode_enable\[45]
Removing Lhs of wire \VermogenLinks:PWMUDB:ltch_kill_reg\\R\[52] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:ltch_kill_reg\\S\[53] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:min_kill_reg\\R\[54] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:min_kill_reg\\S\[55] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:final_kill\[58] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_1\[62] = \VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_1\[280]
Removing Lhs of wire \VermogenLinks:PWMUDB:add_vi_vv_MODGEN_1_0\[64] = \VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_0\[281]
Removing Lhs of wire \VermogenLinks:PWMUDB:dith_count_1\\R\[65] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:dith_count_1\\S\[66] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:dith_count_0\\R\[67] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:dith_count_0\\S\[68] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:cs_addr_2\[70] = \VermogenLinks:PWMUDB:tc_i\[50]
Removing Lhs of wire \VermogenLinks:PWMUDB:cs_addr_1\[71] = \VermogenLinks:PWMUDB:runmode_enable\[45]
Removing Lhs of wire \VermogenLinks:PWMUDB:cs_addr_0\[72] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:compare1\[106] = \VermogenLinks:PWMUDB:cmp1_less\[76]
Removing Lhs of wire \VermogenLinks:PWMUDB:pwm1_i\[111] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:pwm2_i\[113] = zero[2]
Removing Rhs of wire \VermogenLinks:PWMUDB:pwm_temp\[119] = \VermogenLinks:PWMUDB:cmp1\[120]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_23\[162] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_22\[163] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_21\[164] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_20\[165] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_19\[166] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_18\[167] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_17\[168] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_16\[169] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_15\[170] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_14\[171] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_13\[172] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_12\[173] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_11\[174] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_10\[175] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_9\[176] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_8\[177] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_7\[178] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_6\[179] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_5\[180] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_4\[181] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_3\[182] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_2\[183] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_1\[184] = \VermogenLinks:PWMUDB:MODIN1_1\[185]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODIN1_1\[185] = \VermogenLinks:PWMUDB:dith_count_1\[61]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:a_0\[186] = \VermogenLinks:PWMUDB:MODIN1_0\[187]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODIN1_0\[187] = \VermogenLinks:PWMUDB:dith_count_0\[63]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[319] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[320] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__MotorRechts_net_0[329] = tmpOE__LichtLinks_net_0[1]
Removing Rhs of wire Net_1262[330] = \VermogenRechts:Net_96\[435]
Removing Rhs of wire Net_1262[330] = \VermogenRechts:PWMUDB:pwm_i_reg\[427]
Removing Lhs of wire \VermogenRechts:PWMUDB:ctrl_enable\[348] = \VermogenRechts:PWMUDB:control_7\[340]
Removing Lhs of wire \VermogenRechts:PWMUDB:hwCapture\[358] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:hwEnable\[359] = \VermogenRechts:PWMUDB:control_7\[340]
Removing Lhs of wire \VermogenRechts:PWMUDB:trig_out\[363] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenRechts:PWMUDB:runmode_enable\\R\[365] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:runmode_enable\\S\[366] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:final_enable\[367] = \VermogenRechts:PWMUDB:runmode_enable\[364]
Removing Lhs of wire \VermogenRechts:PWMUDB:ltch_kill_reg\\R\[371] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:ltch_kill_reg\\S\[372] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:min_kill_reg\\R\[373] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:min_kill_reg\\S\[374] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:final_kill\[377] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_1\[381] = \VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_1\[599]
Removing Lhs of wire \VermogenRechts:PWMUDB:add_vi_vv_MODGEN_2_0\[383] = \VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_0\[600]
Removing Lhs of wire \VermogenRechts:PWMUDB:dith_count_1\\R\[384] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:dith_count_1\\S\[385] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:dith_count_0\\R\[386] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:dith_count_0\\S\[387] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:cs_addr_2\[389] = \VermogenRechts:PWMUDB:tc_i\[369]
Removing Lhs of wire \VermogenRechts:PWMUDB:cs_addr_1\[390] = \VermogenRechts:PWMUDB:runmode_enable\[364]
Removing Lhs of wire \VermogenRechts:PWMUDB:cs_addr_0\[391] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:compare1\[425] = \VermogenRechts:PWMUDB:cmp1_less\[395]
Removing Lhs of wire \VermogenRechts:PWMUDB:pwm1_i\[430] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:pwm2_i\[432] = zero[2]
Removing Rhs of wire \VermogenRechts:PWMUDB:pwm_temp\[438] = \VermogenRechts:PWMUDB:cmp1\[439]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_23\[481] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_22\[482] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_21\[483] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_20\[484] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_19\[485] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_18\[486] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_17\[487] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_16\[488] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_15\[489] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_14\[490] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_13\[491] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_12\[492] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_11\[493] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_10\[494] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_9\[495] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_8\[496] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_7\[497] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_6\[498] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_5\[499] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_4\[500] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_3\[501] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_2\[502] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_1\[503] = \VermogenRechts:PWMUDB:MODIN2_1\[504]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODIN2_1\[504] = \VermogenRechts:PWMUDB:dith_count_1\[380]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:a_0\[505] = \VermogenRechts:PWMUDB:MODIN2_0\[506]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODIN2_0\[506] = \VermogenRechts:PWMUDB:dith_count_0\[382]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[638] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[639] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__LichtRechts_net_0[647] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:Net_61\[654] = \UART_TRX:Net_9\[653]
Removing Lhs of wire \UART_TRX:BUART:tx_hd_send_break\[658] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:HalfDuplexSend\[659] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:FinalParityType_1\[660] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:FinalParityType_0\[661] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:FinalAddrMode_2\[662] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:FinalAddrMode_1\[663] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:FinalAddrMode_0\[664] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:tx_ctrl_mark\[665] = zero[2]
Removing Rhs of wire \UART_TRX:BUART:tx_bitclk_enable_pre\[677] = \UART_TRX:BUART:tx_bitclk_dp\[713]
Removing Lhs of wire \UART_TRX:BUART:tx_counter_tc\[723] = \UART_TRX:BUART:tx_counter_dp\[714]
Removing Lhs of wire \UART_TRX:BUART:tx_status_6\[724] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:tx_status_5\[725] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:tx_status_4\[726] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:tx_status_1\[728] = \UART_TRX:BUART:tx_fifo_empty\[691]
Removing Lhs of wire \UART_TRX:BUART:tx_status_3\[730] = \UART_TRX:BUART:tx_fifo_notfull\[690]
Removing Lhs of wire \UART_TRX:BUART:rx_count7_bit8_wire\[790] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[798] = \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[809]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[800] = \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[810]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[801] = \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[826]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[802] = \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[840]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[803] = MODIN3_1[804]
Removing Rhs of wire MODIN3_1[804] = \UART_TRX:BUART:pollcount_1\[796]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[805] = MODIN3_0[806]
Removing Rhs of wire MODIN3_0[806] = \UART_TRX:BUART:pollcount_0\[799]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[812] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[813] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[814] = MODIN3_1[804]
Removing Lhs of wire MODIN4_1[815] = MODIN3_1[804]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[816] = MODIN3_0[806]
Removing Lhs of wire MODIN4_0[817] = MODIN3_0[806]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[818] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[819] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[820] = MODIN3_1[804]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[821] = MODIN3_0[806]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[822] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[823] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[828] = MODIN3_1[804]
Removing Lhs of wire MODIN5_1[829] = MODIN3_1[804]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[830] = MODIN3_0[806]
Removing Lhs of wire MODIN5_0[831] = MODIN3_0[806]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[832] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[833] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[834] = MODIN3_1[804]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[835] = MODIN3_0[806]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[836] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[837] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:rx_status_1\[844] = zero[2]
Removing Rhs of wire \UART_TRX:BUART:rx_status_2\[845] = \UART_TRX:BUART:rx_parity_error_status\[846]
Removing Rhs of wire \UART_TRX:BUART:rx_status_3\[847] = \UART_TRX:BUART:rx_stop_bit_error\[848]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[858] = \UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_0\[907]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[862] = \UART_TRX:BUART:sRX:MODULE_7:g1:a0:xneq\[929]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_6\[863] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_5\[864] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_4\[865] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_3\[866] = MODIN6_6[867]
Removing Rhs of wire MODIN6_6[867] = \UART_TRX:BUART:rx_count_6\[785]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_2\[868] = MODIN6_5[869]
Removing Rhs of wire MODIN6_5[869] = \UART_TRX:BUART:rx_count_5\[786]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_1\[870] = MODIN6_4[871]
Removing Rhs of wire MODIN6_4[871] = \UART_TRX:BUART:rx_count_4\[787]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newa_0\[872] = MODIN6_3[873]
Removing Rhs of wire MODIN6_3[873] = \UART_TRX:BUART:rx_count_3\[788]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_6\[874] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_5\[875] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_4\[876] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_3\[877] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_2\[878] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_1\[879] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:newb_0\[880] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_6\[881] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_5\[882] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_4\[883] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_3\[884] = MODIN6_6[867]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_2\[885] = MODIN6_5[869]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_1\[886] = MODIN6_4[871]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:dataa_0\[887] = MODIN6_3[873]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_6\[888] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_5\[889] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_4\[890] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_3\[891] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_2\[892] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_1\[893] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_6:g2:a0:datab_0\[894] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:newa_0\[909] = \UART_TRX:BUART:rx_postpoll\[744]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:newb_0\[910] = \UART_TRX:BUART:rx_parity_bit\[861]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:dataa_0\[911] = \UART_TRX:BUART:rx_postpoll\[744]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:datab_0\[912] = \UART_TRX:BUART:rx_parity_bit\[861]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[913] = \UART_TRX:BUART:rx_postpoll\[744]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[914] = \UART_TRX:BUART:rx_parity_bit\[861]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[916] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[917] = \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[915]
Removing Lhs of wire \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[918] = \UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[915]
Removing Lhs of wire tmpOE__Rx_TRX_net_0[940] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__Tx_TRX_net_0[945] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \Tafel:tmp__Tafel_ins_1\[950] = Net_1275[648]
Removing Lhs of wire \Tafel:tmp__Tafel_ins_0\[951] = Net_1247[3]
Removing Rhs of wire Net_1295[955] = \Tafel:tmp__Tafel_reg_2\[952]
Removing Rhs of wire Net_1294[956] = \Tafel:tmp__Tafel_reg_1\[953]
Removing Rhs of wire Net_1293[957] = \Tafel:tmp__Tafel_reg_0\[954]
Removing Lhs of wire tmpOE__GeenIsr0_net_0[959] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__GeenIsr1_net_0[965] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__GeenIsr2_net_0[971] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__Rx_RCX_net_0[977] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire tmpOE__Tx_RCX_net_0[983] = tmpOE__LichtLinks_net_0[1]
Removing Rhs of wire Net_1303[990] = \UART_RCX:BUART:rx_interrupt_out\[1010]
Removing Lhs of wire \UART_RCX:Net_61\[993] = \UART_RCX:Net_9\[992]
Removing Lhs of wire \UART_RCX:BUART:tx_hd_send_break\[997] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:HalfDuplexSend\[998] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:FinalParityType_1\[999] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:FinalParityType_0\[1000] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:FinalAddrMode_2\[1001] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:FinalAddrMode_1\[1002] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:FinalAddrMode_0\[1003] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:tx_ctrl_mark\[1004] = zero[2]
Removing Rhs of wire \UART_RCX:BUART:tx_bitclk_enable_pre\[1014] = \UART_RCX:BUART:tx_bitclk_dp\[1050]
Removing Lhs of wire \UART_RCX:BUART:tx_counter_tc\[1060] = \UART_RCX:BUART:tx_counter_dp\[1051]
Removing Lhs of wire \UART_RCX:BUART:tx_status_6\[1061] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:tx_status_5\[1062] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:tx_status_4\[1063] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:tx_status_1\[1065] = \UART_RCX:BUART:tx_fifo_empty\[1028]
Removing Lhs of wire \UART_RCX:BUART:tx_status_3\[1067] = \UART_RCX:BUART:tx_fifo_notfull\[1027]
Removing Lhs of wire \UART_RCX:BUART:rx_count7_bit8_wire\[1127] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[1134] = \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[1145]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[1136] = \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[1146]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[1137] = \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[1162]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[1138] = \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[1176]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[1139] = \UART_RCX:BUART:sRX:s23Poll:MODIN7_1\[1140]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN7_1\[1140] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[1141] = \UART_RCX:BUART:sRX:s23Poll:MODIN7_0\[1142]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN7_0\[1142] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1148] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1149] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[1150] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN8_1\[1151] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[1152] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN8_0\[1153] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[1154] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[1155] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[1156] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[1157] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[1158] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[1159] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[1164] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN9_1\[1165] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[1166] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODIN9_0\[1167] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[1168] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[1169] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[1170] = \UART_RCX:BUART:pollcount_1\[1133]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[1171] = \UART_RCX:BUART:pollcount_0\[1135]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[1172] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[1173] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:rx_status_1\[1180] = zero[2]
Removing Rhs of wire \UART_RCX:BUART:rx_status_2\[1181] = \UART_RCX:BUART:rx_parity_error_status\[1182]
Removing Rhs of wire \UART_RCX:BUART:rx_status_3\[1183] = \UART_RCX:BUART:rx_stop_bit_error\[1184]
Removing Lhs of wire \UART_RCX:BUART:sRX:cmp_vv_vv_MODGEN_11\[1194] = \UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_0\[1243]
Removing Lhs of wire \UART_RCX:BUART:sRX:cmp_vv_vv_MODGEN_12\[1198] = \UART_RCX:BUART:sRX:MODULE_12:g1:a0:xneq\[1265]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_6\[1199] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_5\[1200] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_4\[1201] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_3\[1202] = \UART_RCX:BUART:sRX:MODIN10_6\[1203]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODIN10_6\[1203] = \UART_RCX:BUART:rx_count_6\[1122]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_2\[1204] = \UART_RCX:BUART:sRX:MODIN10_5\[1205]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODIN10_5\[1205] = \UART_RCX:BUART:rx_count_5\[1123]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_1\[1206] = \UART_RCX:BUART:sRX:MODIN10_4\[1207]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODIN10_4\[1207] = \UART_RCX:BUART:rx_count_4\[1124]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newa_0\[1208] = \UART_RCX:BUART:sRX:MODIN10_3\[1209]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODIN10_3\[1209] = \UART_RCX:BUART:rx_count_3\[1125]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_6\[1210] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_5\[1211] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_4\[1212] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_3\[1213] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_2\[1214] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_1\[1215] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:newb_0\[1216] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_6\[1217] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_5\[1218] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_4\[1219] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_3\[1220] = \UART_RCX:BUART:rx_count_6\[1122]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_2\[1221] = \UART_RCX:BUART:rx_count_5\[1123]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_1\[1222] = \UART_RCX:BUART:rx_count_4\[1124]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:dataa_0\[1223] = \UART_RCX:BUART:rx_count_3\[1125]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_6\[1224] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_5\[1225] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_4\[1226] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_3\[1227] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_2\[1228] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_1\[1229] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_11:g2:a0:datab_0\[1230] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:newa_0\[1245] = \UART_RCX:BUART:rx_postpoll\[1081]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:newb_0\[1246] = \UART_RCX:BUART:rx_parity_bit\[1197]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:dataa_0\[1247] = \UART_RCX:BUART:rx_postpoll\[1081]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:datab_0\[1248] = \UART_RCX:BUART:rx_parity_bit\[1197]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[1249] = \UART_RCX:BUART:rx_postpoll\[1081]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[1250] = \UART_RCX:BUART:rx_parity_bit\[1197]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[1252] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[1253] = \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1251]
Removing Lhs of wire \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[1254] = \UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1251]
Removing Lhs of wire \VermogenLinks:PWMUDB:min_kill_reg\\D\[1275] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenLinks:PWMUDB:prevCapture\\D\[1276] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:trig_last\\D\[1277] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:ltch_kill_reg\\D\[1280] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenLinks:PWMUDB:pwm_i_reg\\D\[1283] = \VermogenLinks:PWMUDB:pwm_i\[109]
Removing Lhs of wire \VermogenLinks:PWMUDB:pwm1_i_reg\\D\[1284] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:pwm2_i_reg\\D\[1285] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:min_kill_reg\\D\[1287] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenRechts:PWMUDB:prevCapture\\D\[1288] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:trig_last\\D\[1289] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:ltch_kill_reg\\D\[1292] = tmpOE__LichtLinks_net_0[1]
Removing Lhs of wire \VermogenRechts:PWMUDB:pwm_i_reg\\D\[1295] = \VermogenRechts:PWMUDB:pwm_i\[428]
Removing Lhs of wire \VermogenRechts:PWMUDB:pwm1_i_reg\\D\[1296] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:pwm2_i_reg\\D\[1297] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:reset_reg\\D\[1299] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:rx_bitclk\\D\[1314] = \UART_TRX:BUART:rx_bitclk_pre\[779]
Removing Lhs of wire \UART_TRX:BUART:rx_break_status\\D\[1324] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:reset_reg\\D\[1328] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:rx_bitclk\\D\[1343] = \UART_RCX:BUART:rx_bitclk_pre\[1116]
Removing Lhs of wire \UART_RCX:BUART:rx_break_status\\D\[1353] = zero[2]

------------------------------------------------------
Aliased 0 equations, 333 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LichtLinks_net_0' (cost = 0):
tmpOE__LichtLinks_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:pwm_temp\' (cost = 0):
\VermogenLinks:PWMUDB:pwm_temp\ <= (\VermogenLinks:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VermogenLinks:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \VermogenLinks:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VermogenLinks:PWMUDB:dith_count_1\ and \VermogenLinks:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:pwm_temp\' (cost = 0):
\VermogenRechts:PWMUDB:pwm_temp\ <= (\VermogenRechts:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VermogenRechts:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \VermogenRechts:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VermogenRechts:PWMUDB:dith_count_1\ and \VermogenRechts:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:rx_addressmatch\' (cost = 0):
\UART_TRX:BUART:rx_addressmatch\ <= (\UART_TRX:BUART:rx_addressmatch2\
	OR \UART_TRX:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_TRX:BUART:rx_bitclk_pre\' (cost = 1):
\UART_TRX:BUART:rx_bitclk_pre\ <= ((not \UART_TRX:BUART:rx_count_2\ and not \UART_TRX:BUART:rx_count_1\ and not \UART_TRX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_TRX:BUART:rx_bitclk_pre16x\ <= ((not \UART_TRX:BUART:rx_count_2\ and \UART_TRX:BUART:rx_count_1\ and \UART_TRX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:rx_poll_bit1\' (cost = 1):
\UART_TRX:BUART:rx_poll_bit1\ <= ((not \UART_TRX:BUART:rx_count_2\ and not \UART_TRX:BUART:rx_count_1\ and \UART_TRX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:rx_poll_bit2\' (cost = 1):
\UART_TRX:BUART:rx_poll_bit2\ <= ((not \UART_TRX:BUART:rx_count_2\ and not \UART_TRX:BUART:rx_count_1\ and not \UART_TRX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:pollingrange\' (cost = 4):
\UART_TRX:BUART:pollingrange\ <= ((not \UART_TRX:BUART:rx_count_2\ and not \UART_TRX:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN3_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN3_0);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN3_1);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN3_1);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN6_6);

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART_TRX:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN6_6 and not MODIN6_4)
	OR (not MODIN6_6 and not MODIN6_5));

Note:  Expanding virtual equation for '\UART_RCX:BUART:rx_addressmatch\' (cost = 0):
\UART_RCX:BUART:rx_addressmatch\ <= (\UART_RCX:BUART:rx_addressmatch2\
	OR \UART_RCX:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:rx_bitclk_pre\' (cost = 1):
\UART_RCX:BUART:rx_bitclk_pre\ <= ((not \UART_RCX:BUART:rx_count_2\ and not \UART_RCX:BUART:rx_count_1\ and not \UART_RCX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_RCX:BUART:rx_bitclk_pre16x\ <= ((not \UART_RCX:BUART:rx_count_2\ and \UART_RCX:BUART:rx_count_1\ and \UART_RCX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:rx_poll_bit1\' (cost = 1):
\UART_RCX:BUART:rx_poll_bit1\ <= ((not \UART_RCX:BUART:rx_count_2\ and not \UART_RCX:BUART:rx_count_1\ and \UART_RCX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:rx_poll_bit2\' (cost = 1):
\UART_RCX:BUART:rx_poll_bit2\ <= ((not \UART_RCX:BUART:rx_count_2\ and not \UART_RCX:BUART:rx_count_1\ and not \UART_RCX:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:pollingrange\' (cost = 4):
\UART_RCX:BUART:pollingrange\ <= ((not \UART_RCX:BUART:rx_count_2\ and not \UART_RCX:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_RCX:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_RCX:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_RCX:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_RCX:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_RCX:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_RCX:BUART:rx_count_6\ and not \UART_RCX:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_RCX:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_RCX:BUART:rx_count_6\ and not \UART_RCX:BUART:rx_count_4\)
	OR (not \UART_RCX:BUART:rx_count_6\ and not \UART_RCX:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_RCX:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 4):
\UART_RCX:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_RCX:BUART:rx_count_6\ and not \UART_RCX:BUART:rx_count_4\)
	OR (not \UART_RCX:BUART:rx_count_6\ and not \UART_RCX:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \VermogenLinks:PWMUDB:dith_count_0\ and \VermogenLinks:PWMUDB:dith_count_1\)
	OR (not \VermogenLinks:PWMUDB:dith_count_1\ and \VermogenLinks:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \VermogenRechts:PWMUDB:dith_count_0\ and \VermogenRechts:PWMUDB:dith_count_1\)
	OR (not \VermogenRechts:PWMUDB:dith_count_1\ and \VermogenRechts:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_TRX:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN3_1 and not MODIN3_0));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_TRX:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN3_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN3_0 and MODIN3_1)
	OR (not MODIN3_1 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_RCX:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_RCX:BUART:pollcount_1\ and not \UART_RCX:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_RCX:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_RCX:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_RCX:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_RCX:BUART:pollcount_0\ and \UART_RCX:BUART:pollcount_1\)
	OR (not \UART_RCX:BUART:pollcount_1\ and \UART_RCX:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \UART_TRX:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_TRX:BUART:rx_postpoll\ <= (MODIN3_1
	OR (Net_1280 and MODIN3_0));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_TRX:BUART:rx_postpoll\ and not \UART_TRX:BUART:rx_parity_bit\)
	OR (\UART_TRX:BUART:rx_postpoll\ and \UART_TRX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_TRX:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_TRX:BUART:rx_postpoll\ and not \UART_TRX:BUART:rx_parity_bit\)
	OR (\UART_TRX:BUART:rx_postpoll\ and \UART_TRX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xneq\' (cost = 2):
\UART_TRX:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_TRX:BUART:rx_parity_bit\ and \UART_TRX:BUART:rx_postpoll\)
	OR (not \UART_TRX:BUART:rx_postpoll\ and \UART_TRX:BUART:rx_parity_bit\));

Note:  Virtual signal \UART_RCX:BUART:rx_postpoll\ with ( cost: 112 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\UART_RCX:BUART:rx_postpoll\ <= (\UART_RCX:BUART:pollcount_1\
	OR (Net_1301 and \UART_RCX:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_RCX:BUART:rx_postpoll\ and not \UART_RCX:BUART:rx_parity_bit\)
	OR (\UART_RCX:BUART:rx_postpoll\ and \UART_RCX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RCX:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_RCX:BUART:rx_postpoll\ and not \UART_RCX:BUART:rx_parity_bit\)
	OR (\UART_RCX:BUART:rx_postpoll\ and \UART_RCX:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xneq\' (cost = 2):
\UART_RCX:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_RCX:BUART:rx_parity_bit\ and \UART_RCX:BUART:rx_postpoll\)
	OR (not \UART_RCX:BUART:rx_postpoll\ and \UART_RCX:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 112 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VermogenLinks:PWMUDB:final_capture\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VermogenRechts:PWMUDB:final_capture\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_TRX:BUART:rx_status_0\ to zero
Aliasing \UART_TRX:BUART:rx_status_6\ to zero
Aliasing \UART_RCX:BUART:rx_status_0\ to zero
Aliasing \UART_RCX:BUART:rx_status_6\ to zero
Aliasing \UART_TRX:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_TRX:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_RCX:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RCX:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \VermogenLinks:PWMUDB:final_capture\[74] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[290] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[300] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[310] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:final_capture\[393] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[609] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[619] = zero[2]
Removing Lhs of wire \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[629] = zero[2]
Removing Rhs of wire \UART_TRX:BUART:rx_bitclk_enable\[743] = \UART_TRX:BUART:rx_bitclk\[791]
Removing Lhs of wire \UART_TRX:BUART:rx_status_0\[842] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:rx_status_6\[851] = zero[2]
Removing Rhs of wire \UART_RCX:BUART:rx_bitclk_enable\[1080] = \UART_RCX:BUART:rx_bitclk\[1128]
Removing Lhs of wire \UART_RCX:BUART:rx_status_0\[1178] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:rx_status_6\[1187] = zero[2]
Removing Lhs of wire \VermogenLinks:PWMUDB:runmode_enable\\D\[1278] = \VermogenLinks:PWMUDB:control_7\[21]
Removing Lhs of wire \VermogenRechts:PWMUDB:runmode_enable\\D\[1290] = \VermogenRechts:PWMUDB:control_7\[340]
Removing Lhs of wire \UART_TRX:BUART:tx_ctrl_mark_last\\D\[1306] = \UART_TRX:BUART:tx_ctrl_mark_last\[734]
Removing Lhs of wire \UART_TRX:BUART:rx_markspace_status\\D\[1318] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:rx_addr_match_status\\D\[1321] = zero[2]
Removing Lhs of wire \UART_TRX:BUART:rx_markspace_pre\\D\[1322] = \UART_TRX:BUART:rx_markspace_pre\[855]
Removing Lhs of wire \UART_RCX:BUART:tx_ctrl_mark_last\\D\[1335] = \UART_RCX:BUART:tx_ctrl_mark_last\[1071]
Removing Lhs of wire \UART_RCX:BUART:rx_markspace_status\\D\[1347] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:rx_addr_match_status\\D\[1350] = zero[2]
Removing Lhs of wire \UART_RCX:BUART:rx_markspace_pre\\D\[1351] = \UART_RCX:BUART:rx_markspace_pre\[1191]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -dcpsoc3 PsocWagen.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.874ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 11 December 2022 20:34:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=G:\project\PsocWagen\PSoC\PSoCWagen\PsocWagen.cydsn\PsocWagen.cyprj -d CY8C5287AXI-LP095 PsocWagen.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.066ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VermogenLinks:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VermogenRechts:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \VermogenLinks:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VermogenLinks:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VermogenLinks:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VermogenLinks:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VermogenRechts:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VermogenRechts:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VermogenRechts:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \VermogenRechts:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_TRX:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_TRX:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TRX:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_TRX:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RCX:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RCX:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RCX:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RCX:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Klok'. Fanout=2, Signal=Net_46
    Digital Clock 1: Automatic-assigning  clock 'UART_RCX_IntClock'. Fanout=1, Signal=\UART_RCX:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'UART_TRX_IntClock'. Fanout=1, Signal=\UART_TRX:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \VermogenLinks:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Klok was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Klok, EnableOut: Constant 1
    UDB Clk/Enable \VermogenRechts:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Klok was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Klok, EnableOut: Constant 1
    UDB Clk/Enable \UART_TRX:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_TRX_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_TRX_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_RCX:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_RCX_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_RCX_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RCX:BUART:rx_address_detected\, Duplicate of \UART_RCX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RCX:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RCX:BUART:rx_markspace_pre\, Duplicate of \UART_RCX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RCX:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RCX:BUART:rx_state_1\, Duplicate of \UART_RCX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RCX:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:rx_state_1\ (fanout=11)

    Removing \UART_RCX:BUART:tx_mark\, Duplicate of \UART_RCX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RCX:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:tx_mark\ (fanout=0)

    Removing \UART_TRX:BUART:rx_address_detected\, Duplicate of \UART_TRX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TRX:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_TRX:BUART:rx_markspace_pre\, Duplicate of \UART_TRX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TRX:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_TRX:BUART:rx_state_1\, Duplicate of \UART_TRX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TRX:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:rx_state_1\ (fanout=11)

    Removing \UART_TRX:BUART:tx_mark\, Duplicate of \UART_TRX:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_TRX:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LichtLinks(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LichtLinks(0)__PA ,
            fb => Net_1247 ,
            pad => LichtLinks(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorLinks(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorLinks(0)__PA ,
            pin_input => Net_1248 ,
            pad => MotorLinks(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorRechts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorRechts(0)__PA ,
            pin_input => Net_1262 ,
            pad => MotorRechts(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LichtRechts(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LichtRechts(0)__PA ,
            fb => Net_1275 ,
            pad => LichtRechts(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_TRX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_TRX(0)__PA ,
            fb => Net_1280 ,
            pad => Rx_TRX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_TRX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_TRX(0)__PA ,
            pin_input => Net_1284 ,
            pad => Tx_TRX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GeenIsr0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GeenIsr0(0)__PA ,
            pin_input => Net_1293 ,
            pad => GeenIsr0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GeenIsr1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GeenIsr1(0)__PA ,
            pin_input => Net_1294 ,
            pad => GeenIsr1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GeenIsr2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GeenIsr2(0)__PA ,
            pin_input => Net_1295 ,
            pad => GeenIsr2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_RCX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_RCX(0)__PA ,
            fb => Net_1301 ,
            pad => Rx_RCX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_RCX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_RCX(0)__PA ,
            pin_input => Net_1302 ,
            pad => Tx_RCX(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1284, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:txn\
        );
        Output = Net_1284 (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
        );
        Output = \UART_TRX:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_fifo_empty\ * \UART_TRX:BUART:tx_state_2\
        );
        Output = \UART_TRX:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_fifo_notfull\
        );
        Output = \UART_TRX:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1280 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_TRX:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_TRX:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:rx_load_fifo\ * \UART_TRX:BUART:rx_fifofull\
        );
        Output = \UART_TRX:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:rx_fifonotempty\ * 
              \UART_TRX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TRX:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1295, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1247 * Net_1275
        );
        Output = Net_1295 (fanout=1)

    MacroCell: Name=Net_1294, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1247 * Net_1275
        );
        Output = Net_1294 (fanout=1)

    MacroCell: Name=Net_1293, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1247 * !Net_1275
        );
        Output = Net_1293 (fanout=1)

    MacroCell: Name=Net_1302, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:txn\
        );
        Output = Net_1302 (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
        );
        Output = \UART_RCX:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_fifo_empty\ * \UART_RCX:BUART:tx_state_2\
        );
        Output = \UART_RCX:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_fifo_notfull\
        );
        Output = \UART_RCX:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1301 * \UART_RCX:BUART:pollcount_0\
            + \UART_RCX:BUART:pollcount_1\
        );
        Output = \UART_RCX:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\UART_RCX:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:rx_load_fifo\ * \UART_RCX:BUART:rx_fifofull\
        );
        Output = \UART_RCX:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:rx_fifonotempty\ * 
              \UART_RCX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RCX:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\VermogenLinks:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenLinks:PWMUDB:control_7\
        );
        Output = \VermogenLinks:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_1248, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenLinks:PWMUDB:runmode_enable\ * 
              \VermogenLinks:PWMUDB:cmp1_less\
        );
        Output = Net_1248 (fanout=1)

    MacroCell: Name=\VermogenRechts:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenRechts:PWMUDB:control_7\
        );
        Output = \VermogenRechts:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_1262, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenRechts:PWMUDB:runmode_enable\ * 
              \VermogenRechts:PWMUDB:cmp1_less\
        );
        Output = Net_1262 (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\ * 
              \UART_TRX:BUART:tx_parity_bit\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * \UART_TRX:BUART:tx_counter_dp\ * 
              !\UART_TRX:BUART:tx_parity_bit\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_shift_out\ * !\UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * !\UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_shift_out\ * !\UART_TRX:BUART:tx_state_2\ * 
              !\UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_TRX:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_TRX:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_fifo_empty\ * !\UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_fifo_empty\ * \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_TRX:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_TRX:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TRX:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART_TRX:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART_TRX:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * \UART_TRX:BUART:tx_bitclk\ * 
              \UART_TRX:BUART:tx_parity_bit\
        );
        Output = \UART_TRX:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_TRX:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_TRX:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART_TRX:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_TRX:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_TRX:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART_TRX:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !Net_1280 * 
              \UART_TRX:BUART:rx_last\
        );
        Output = \UART_TRX:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART_TRX:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !\UART_TRX:BUART:rx_count_0\
        );
        Output = \UART_TRX:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART_TRX:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN3_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !Net_1280 * MODIN3_1
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              Net_1280 * !MODIN3_1 * MODIN3_0
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=2)

    MacroCell: Name=MODIN3_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !Net_1280 * MODIN3_0
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              Net_1280 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)

    MacroCell: Name=\UART_TRX:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * 
              \UART_TRX:BUART:rx_parity_error_pre\
        );
        Output = \UART_TRX:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * 
              \UART_TRX:BUART:rx_parity_error_pre\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * 
              !\UART_TRX:BUART:rx_parity_error_pre\ * 
              \UART_TRX:BUART:rx_parity_bit\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              \UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * 
              !\UART_TRX:BUART:rx_parity_error_pre\ * 
              !\UART_TRX:BUART:rx_parity_bit\
        );
        Output = \UART_TRX:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_TRX:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1280
        );
        Output = \UART_TRX:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_TRX:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * \UART_TRX:BUART:rx_parity_bit\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * \UART_TRX:BUART:rx_bitclk_enable\ * 
              \UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_RCX:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\ * 
              \UART_RCX:BUART:tx_parity_bit\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * \UART_RCX:BUART:tx_counter_dp\ * 
              !\UART_RCX:BUART:tx_parity_bit\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_shift_out\ * !\UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * !\UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_shift_out\ * !\UART_RCX:BUART:tx_state_2\ * 
              !\UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:txn\ (fanout=3)

    MacroCell: Name=\UART_RCX:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RCX:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_fifo_empty\ * !\UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_fifo_empty\ * \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RCX:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=\UART_RCX:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RCX:BUART:tx_bitclk\ (fanout=5)

    MacroCell: Name=\UART_RCX:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:tx_ctrl_mark_last\ (fanout=11)

    MacroCell: Name=\UART_RCX:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * \UART_RCX:BUART:tx_bitclk\ * 
              \UART_RCX:BUART:tx_parity_bit\
        );
        Output = \UART_RCX:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\UART_RCX:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_5\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_4\
        );
        Output = \UART_RCX:BUART:rx_state_0\ (fanout=11)

    MacroCell: Name=\UART_RCX:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RCX:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_5\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_4\
        );
        Output = \UART_RCX:BUART:rx_state_3\ (fanout=10)

    MacroCell: Name=\UART_RCX:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * \UART_RCX:BUART:rx_last\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_state_2\ (fanout=10)

    MacroCell: Name=\UART_RCX:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:rx_count_2\ * !\UART_RCX:BUART:rx_count_1\ * 
              !\UART_RCX:BUART:rx_count_0\
        );
        Output = \UART_RCX:BUART:rx_bitclk_enable\ (fanout=9)

    MacroCell: Name=\UART_RCX:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * \UART_RCX:BUART:pollcount_1\
            + Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * !\UART_RCX:BUART:pollcount_1\ * 
              \UART_RCX:BUART:pollcount_0\
            + !\UART_RCX:BUART:rx_count_2\ * !\UART_RCX:BUART:rx_count_1\ * 
              \UART_RCX:BUART:pollcount_1\ * !\UART_RCX:BUART:pollcount_0\
        );
        Output = \UART_RCX:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\UART_RCX:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * \UART_RCX:BUART:pollcount_0\
            + Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * !\UART_RCX:BUART:pollcount_0\
        );
        Output = \UART_RCX:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\UART_RCX:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * 
              \UART_RCX:BUART:rx_parity_error_pre\
        );
        Output = \UART_RCX:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * 
              \UART_RCX:BUART:rx_parity_error_pre\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * 
              !\UART_RCX:BUART:rx_parity_error_pre\ * 
              \UART_RCX:BUART:rx_parity_bit\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              \UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * 
              !\UART_RCX:BUART:rx_parity_error_pre\ * 
              !\UART_RCX:BUART:rx_parity_bit\
        );
        Output = \UART_RCX:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\UART_RCX:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1301
        );
        Output = \UART_RCX:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_RCX:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * \UART_RCX:BUART:rx_parity_bit\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * \UART_RCX:BUART:rx_bitclk_enable\ * 
              \UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_parity_bit\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\VermogenLinks:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \VermogenLinks:PWMUDB:tc_i\ ,
            cs_addr_1 => \VermogenLinks:PWMUDB:runmode_enable\ ,
            cl0_comb => \VermogenLinks:PWMUDB:cmp1_less\ ,
            z0_comb => \VermogenLinks:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\VermogenRechts:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_46 ,
            cs_addr_2 => \VermogenRechts:PWMUDB:tc_i\ ,
            cs_addr_1 => \VermogenRechts:PWMUDB:runmode_enable\ ,
            cl0_comb => \VermogenRechts:PWMUDB:cmp1_less\ ,
            z0_comb => \VermogenRechts:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TRX:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            cs_addr_2 => \UART_TRX:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_TRX:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_TRX:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_TRX:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_TRX:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_TRX:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            cs_addr_0 => \UART_TRX:BUART:counter_load_not\ ,
            ce0_reg => \UART_TRX:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_TRX:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_TRX:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            cs_addr_2 => \UART_TRX:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_TRX:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_TRX:BUART:rx_bitclk_enable\ ,
            route_si => \UART_TRX:BUART:rx_postpoll\ ,
            f0_load => \UART_TRX:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_TRX:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_TRX:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RCX:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            cs_addr_2 => \UART_RCX:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RCX:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RCX:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RCX:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RCX:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RCX:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            cs_addr_0 => \UART_RCX:BUART:counter_load_not\ ,
            ce0_reg => \UART_RCX:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RCX:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RCX:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            cs_addr_2 => \UART_RCX:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_RCX:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RCX:BUART:rx_bitclk_enable\ ,
            route_si => \UART_RCX:BUART:rx_postpoll\ ,
            f0_load => \UART_RCX:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RCX:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RCX:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_TRX:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            status_3 => \UART_TRX:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_TRX:BUART:tx_status_2\ ,
            status_1 => \UART_TRX:BUART:tx_fifo_empty\ ,
            status_0 => \UART_TRX:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_TRX:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            status_5 => \UART_TRX:BUART:rx_status_5\ ,
            status_4 => \UART_TRX:BUART:rx_status_4\ ,
            status_3 => \UART_TRX:BUART:rx_status_3\ ,
            status_2 => \UART_TRX:BUART:rx_status_2\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RCX:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            status_3 => \UART_RCX:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RCX:BUART:tx_status_2\ ,
            status_1 => \UART_RCX:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RCX:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RCX:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            status_5 => \UART_RCX:BUART:rx_status_5\ ,
            status_4 => \UART_RCX:BUART:rx_status_4\ ,
            status_3 => \UART_RCX:BUART:rx_status_3\ ,
            status_2 => \UART_RCX:BUART:rx_status_2\ ,
            interrupt => Net_1303 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\VermogenLinks:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \VermogenLinks:PWMUDB:control_7\ ,
            control_6 => \VermogenLinks:PWMUDB:control_6\ ,
            control_5 => \VermogenLinks:PWMUDB:control_5\ ,
            control_4 => \VermogenLinks:PWMUDB:control_4\ ,
            control_3 => \VermogenLinks:PWMUDB:control_3\ ,
            control_2 => \VermogenLinks:PWMUDB:control_2\ ,
            control_1 => \VermogenLinks:PWMUDB:control_1\ ,
            control_0 => \VermogenLinks:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VermogenRechts:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_46 ,
            control_7 => \VermogenRechts:PWMUDB:control_7\ ,
            control_6 => \VermogenRechts:PWMUDB:control_6\ ,
            control_5 => \VermogenRechts:PWMUDB:control_5\ ,
            control_4 => \VermogenRechts:PWMUDB:control_4\ ,
            control_3 => \VermogenRechts:PWMUDB:control_3\ ,
            control_2 => \VermogenRechts:PWMUDB:control_2\ ,
            control_1 => \VermogenRechts:PWMUDB:control_1\ ,
            control_0 => \VermogenRechts:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_TRX:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_TRX:Net_9\ ,
            load => \UART_TRX:BUART:rx_counter_load\ ,
            count_6 => MODIN6_6 ,
            count_5 => MODIN6_5 ,
            count_4 => MODIN6_4 ,
            count_3 => MODIN6_3 ,
            count_2 => \UART_TRX:BUART:rx_count_2\ ,
            count_1 => \UART_TRX:BUART:rx_count_1\ ,
            count_0 => \UART_TRX:BUART:rx_count_0\ ,
            tc => \UART_TRX:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_RCX:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_RCX:Net_9\ ,
            load => \UART_RCX:BUART:rx_counter_load\ ,
            count_6 => \UART_RCX:BUART:rx_count_6\ ,
            count_5 => \UART_RCX:BUART:rx_count_5\ ,
            count_4 => \UART_RCX:BUART:rx_count_4\ ,
            count_3 => \UART_RCX:BUART:rx_count_3\ ,
            count_2 => \UART_RCX:BUART:rx_count_2\ ,
            count_1 => \UART_RCX:BUART:rx_count_1\ ,
            count_0 => \UART_RCX:BUART:rx_count_0\ ,
            tc => \UART_RCX:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_rcx
        PORT MAP (
            interrupt => Net_1303 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   14 :   58 :   72 : 19.44 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   63 :  129 :  192 : 32.81 %
  Unique P-terms              :  105 :  279 :  384 : 27.34 %
  Total P-terms               :  119 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    2 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.625ms
Tech Mapping phase: Elapsed time ==> 0s.792ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(5)][IoId=(5)] : GeenIsr0(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : GeenIsr1(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : GeenIsr2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LichtLinks(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : LichtRechts(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : MotorLinks(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : MotorRechts(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : Rx_RCX(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Rx_TRX(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Tx_RCX(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : Tx_TRX(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.580ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.45
                   Pterms :            5.35
               Macrocells :            3.15
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :      10.50 :       6.30
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_1262, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenRechts:PWMUDB:runmode_enable\ * 
              \VermogenRechts:PWMUDB:cmp1_less\
        );
        Output = Net_1262 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VermogenRechts:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenRechts:PWMUDB:control_7\
        );
        Output = \VermogenRechts:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_fifo_notfull\
        );
        Output = \UART_TRX:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1280 * MODIN3_0
            + MODIN3_1
        );
        Output = \UART_TRX:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\VermogenRechts:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \VermogenRechts:PWMUDB:tc_i\ ,
        cs_addr_1 => \VermogenRechts:PWMUDB:runmode_enable\ ,
        cl0_comb => \VermogenRechts:PWMUDB:cmp1_less\ ,
        z0_comb => \VermogenRechts:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VermogenRechts:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \VermogenRechts:PWMUDB:control_7\ ,
        control_6 => \VermogenRechts:PWMUDB:control_6\ ,
        control_5 => \VermogenRechts:PWMUDB:control_5\ ,
        control_4 => \VermogenRechts:PWMUDB:control_4\ ,
        control_3 => \VermogenRechts:PWMUDB:control_3\ ,
        control_2 => \VermogenRechts:PWMUDB:control_2\ ,
        control_1 => \VermogenRechts:PWMUDB:control_1\ ,
        control_0 => \VermogenRechts:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_fifo_empty\ * !\UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_fifo_empty\ * \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TRX:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
        );
        Output = \UART_TRX:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TRX:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_state_2\
            + \UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_TRX:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TRX:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_bitclk\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * \UART_TRX:BUART:tx_bitclk\ * 
              \UART_TRX:BUART:tx_parity_bit\
        );
        Output = \UART_TRX:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              \UART_TRX:BUART:tx_bitclk_enable_pre\ * 
              \UART_TRX:BUART:tx_fifo_empty\ * \UART_TRX:BUART:tx_state_2\
        );
        Output = \UART_TRX:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_TRX:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        cs_addr_2 => \UART_TRX:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_TRX:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_TRX:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_TRX:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_TRX:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_TRX:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_TRX:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        status_3 => \UART_TRX:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_TRX:BUART:tx_status_2\ ,
        status_1 => \UART_TRX:BUART:tx_fifo_empty\ ,
        status_0 => \UART_TRX:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1293, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1247 * !Net_1275
        );
        Output = Net_1293 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VermogenLinks:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenLinks:PWMUDB:control_7\
        );
        Output = \VermogenLinks:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1295, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1247 * Net_1275
        );
        Output = Net_1295 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1294, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1247 * Net_1275
        );
        Output = Net_1294 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * !\UART_TRX:BUART:tx_state_2\ * 
              \UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\ * 
              \UART_TRX:BUART:tx_parity_bit\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_state_0\ * \UART_TRX:BUART:tx_counter_dp\ * 
              !\UART_TRX:BUART:tx_parity_bit\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_1\ * 
              !\UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:txn\ * \UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_shift_out\ * !\UART_TRX:BUART:tx_state_2\
            + !\UART_TRX:BUART:tx_state_1\ * \UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_state_2\ * !\UART_TRX:BUART:tx_bitclk\
            + \UART_TRX:BUART:tx_state_1\ * !\UART_TRX:BUART:tx_state_0\ * 
              !\UART_TRX:BUART:tx_shift_out\ * !\UART_TRX:BUART:tx_state_2\ * 
              !\UART_TRX:BUART:tx_counter_dp\ * \UART_TRX:BUART:tx_bitclk\
        );
        Output = \UART_TRX:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1284, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:txn\
        );
        Output = Net_1284 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\VermogenLinks:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_46 ,
        cs_addr_2 => \VermogenLinks:PWMUDB:tc_i\ ,
        cs_addr_1 => \VermogenLinks:PWMUDB:runmode_enable\ ,
        cl0_comb => \VermogenLinks:PWMUDB:cmp1_less\ ,
        z0_comb => \VermogenLinks:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_TRX:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        status_5 => \UART_TRX:BUART:rx_status_5\ ,
        status_4 => \UART_TRX:BUART:rx_status_4\ ,
        status_3 => \UART_TRX:BUART:rx_status_3\ ,
        status_2 => \UART_TRX:BUART:rx_status_2\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1248, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_46) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \VermogenLinks:PWMUDB:runmode_enable\ * 
              \VermogenLinks:PWMUDB:cmp1_less\
        );
        Output = Net_1248 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN3_1, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !Net_1280 * MODIN3_1
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              Net_1280 * !MODIN3_1 * MODIN3_0
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              MODIN3_1 * !MODIN3_0
        );
        Output = MODIN3_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_fifo_notfull\
        );
        Output = \UART_RCX:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=MODIN3_0, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !Net_1280 * MODIN3_0
            + !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              Net_1280 * !MODIN3_0
        );
        Output = MODIN3_0 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:txn\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\ * 
              \UART_RCX:BUART:tx_parity_bit\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * \UART_RCX:BUART:tx_counter_dp\ * 
              !\UART_RCX:BUART:tx_parity_bit\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_shift_out\ * !\UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * !\UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_shift_out\ * !\UART_RCX:BUART:tx_state_2\ * 
              !\UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:txn\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RCX:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RCX:BUART:tx_bitclk\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RCX:BUART:txn\ * \UART_RCX:BUART:tx_state_1\ * 
              !\UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
            + !\UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * \UART_RCX:BUART:tx_bitclk\ * 
              \UART_RCX:BUART:tx_parity_bit\
        );
        Output = \UART_RCX:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1302, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:txn\
        );
        Output = Net_1302 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\ * \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RCX:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        cs_addr_2 => \UART_RCX:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RCX:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RCX:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RCX:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RCX:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RCX:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_RCX:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        status_3 => \UART_RCX:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RCX:BUART:tx_status_2\ ,
        status_1 => \UART_RCX:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RCX:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_TRX:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TRX:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_5
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !MODIN6_6 * !MODIN6_4
        );
        Output = \UART_TRX:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * \UART_TRX:BUART:rx_parity_bit\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              \UART_TRX:BUART:rx_state_0\ * \UART_TRX:BUART:rx_bitclk_enable\ * 
              \UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TRX:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * !\UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * 
              \UART_TRX:BUART:rx_parity_error_pre\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              !\UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * 
              !\UART_TRX:BUART:rx_parity_error_pre\ * 
              \UART_TRX:BUART:rx_parity_bit\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * 
              \UART_TRX:BUART:rx_postpoll\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * 
              !\UART_TRX:BUART:rx_parity_error_pre\ * 
              !\UART_TRX:BUART:rx_parity_bit\
        );
        Output = \UART_TRX:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TRX:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\ * 
              \UART_TRX:BUART:rx_parity_error_pre\
        );
        Output = \UART_TRX:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TRX:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TRX:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        cs_addr_2 => \UART_TRX:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_TRX:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_TRX:BUART:rx_bitclk_enable\ ,
        route_si => \UART_TRX:BUART:rx_postpoll\ ,
        f0_load => \UART_TRX:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_TRX:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_TRX:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_TRX:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        load => \UART_TRX:BUART:rx_counter_load\ ,
        count_6 => MODIN6_6 ,
        count_5 => MODIN6_5 ,
        count_4 => MODIN6_4 ,
        count_3 => MODIN6_3 ,
        count_2 => \UART_TRX:BUART:rx_count_2\ ,
        count_1 => \UART_TRX:BUART:rx_count_1\ ,
        count_0 => \UART_TRX:BUART:rx_count_0\ ,
        tc => \UART_TRX:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_3\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * 
              \UART_TRX:BUART:rx_bitclk_enable\ * \UART_TRX:BUART:rx_state_2\
            + !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * !\UART_TRX:BUART:rx_state_3\ * 
              !\UART_TRX:BUART:rx_state_2\ * !Net_1280 * 
              \UART_TRX:BUART:rx_last\
        );
        Output = \UART_TRX:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_TRX:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_TRX:BUART:tx_ctrl_mark_last\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1280
        );
        Output = \UART_TRX:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_TRX:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_TRX:BUART:tx_ctrl_mark_last\ * 
              !\UART_TRX:BUART:rx_state_0\ * \UART_TRX:BUART:rx_state_3\ * 
              \UART_TRX:BUART:rx_state_2\
        );
        Output = \UART_TRX:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_TRX:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_TRX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_TRX:BUART:rx_count_2\ * !\UART_TRX:BUART:rx_count_1\ * 
              !\UART_TRX:BUART:rx_count_0\
        );
        Output = \UART_TRX:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_TRX:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_TRX:Net_9\ ,
        cs_addr_0 => \UART_TRX:BUART:counter_load_not\ ,
        ce0_reg => \UART_TRX:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_TRX:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\VermogenLinks:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_46 ,
        control_7 => \VermogenLinks:PWMUDB:control_7\ ,
        control_6 => \VermogenLinks:PWMUDB:control_6\ ,
        control_5 => \VermogenLinks:PWMUDB:control_5\ ,
        control_4 => \VermogenLinks:PWMUDB:control_4\ ,
        control_3 => \VermogenLinks:PWMUDB:control_3\ ,
        control_2 => \VermogenLinks:PWMUDB:control_2\ ,
        control_1 => \VermogenLinks:PWMUDB:control_1\ ,
        control_0 => \VermogenLinks:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_TRX:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:rx_load_fifo\ * \UART_TRX:BUART:rx_fifofull\
        );
        Output = \UART_TRX:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:rx_load_fifo\ * \UART_RCX:BUART:rx_fifofull\
        );
        Output = \UART_RCX:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:rx_fifonotempty\ * 
              \UART_RCX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RCX:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * 
              \UART_RCX:BUART:rx_parity_error_pre\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * 
              !\UART_RCX:BUART:rx_parity_error_pre\ * 
              \UART_RCX:BUART:rx_parity_bit\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              \UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * 
              !\UART_RCX:BUART:rx_parity_error_pre\ * 
              !\UART_RCX:BUART:rx_parity_bit\
        );
        Output = \UART_RCX:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * 
              \UART_RCX:BUART:rx_parity_error_pre\
        );
        Output = \UART_RCX:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\ * \UART_RCX:BUART:rx_parity_bit\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * \UART_RCX:BUART:rx_bitclk_enable\ * 
              \UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_RCX:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        status_5 => \UART_RCX:BUART:rx_status_5\ ,
        status_4 => \UART_RCX:BUART:rx_status_4\ ,
        status_3 => \UART_RCX:BUART:rx_status_3\ ,
        status_2 => \UART_RCX:BUART:rx_status_2\ ,
        interrupt => Net_1303 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * 
              !\UART_RCX:BUART:rx_postpoll\ * !\UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_5\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_4\
        );
        Output = \UART_RCX:BUART:rx_state_0\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_5\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              \UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * !\UART_RCX:BUART:rx_count_6\ * 
              !\UART_RCX:BUART:rx_count_4\
        );
        Output = \UART_RCX:BUART:rx_state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_TRX:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_TRX:BUART:rx_fifonotempty\ * 
              \UART_TRX:BUART:rx_state_stop1_reg\
        );
        Output = \UART_TRX:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * \UART_RCX:BUART:rx_state_3\ * 
              \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\ * \UART_RCX:BUART:rx_last\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\
            + !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * 
              \UART_RCX:BUART:rx_bitclk_enable\ * \UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:tx_ctrl_mark_last\ * 
              !\UART_RCX:BUART:rx_state_0\ * !\UART_RCX:BUART:rx_state_3\ * 
              !\UART_RCX:BUART:rx_state_2\
        );
        Output = \UART_RCX:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1301
        );
        Output = \UART_RCX:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RCX:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        cs_addr_2 => \UART_RCX:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_RCX:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RCX:BUART:rx_bitclk_enable\ ,
        route_si => \UART_RCX:BUART:rx_postpoll\ ,
        f0_load => \UART_RCX:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RCX:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RCX:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_RCX:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        load => \UART_RCX:BUART:rx_counter_load\ ,
        count_6 => \UART_RCX:BUART:rx_count_6\ ,
        count_5 => \UART_RCX:BUART:rx_count_5\ ,
        count_4 => \UART_RCX:BUART:rx_count_4\ ,
        count_3 => \UART_RCX:BUART:rx_count_3\ ,
        count_2 => \UART_RCX:BUART:rx_count_2\ ,
        count_1 => \UART_RCX:BUART:rx_count_1\ ,
        count_0 => \UART_RCX:BUART:rx_count_0\ ,
        tc => \UART_RCX:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_fifo_empty\ * !\UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_fifo_empty\ * \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_counter_dp\ * \UART_RCX:BUART:tx_bitclk\
            + \UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_fifo_empty\ * \UART_RCX:BUART:tx_state_2\
        );
        Output = \UART_RCX:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              !\UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
        );
        Output = \UART_RCX:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RCX:BUART:tx_state_1\ * !\UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_1\ * \UART_RCX:BUART:tx_state_0\ * 
              \UART_RCX:BUART:tx_bitclk_enable_pre\ * 
              \UART_RCX:BUART:tx_state_2\
            + \UART_RCX:BUART:tx_state_0\ * !\UART_RCX:BUART:tx_state_2\ * 
              \UART_RCX:BUART:tx_bitclk\
        );
        Output = \UART_RCX:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RCX:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * \UART_RCX:BUART:pollcount_0\
            + Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * !\UART_RCX:BUART:pollcount_0\
        );
        Output = \UART_RCX:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RCX:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * \UART_RCX:BUART:pollcount_1\
            + Net_1301 * !\UART_RCX:BUART:rx_count_2\ * 
              !\UART_RCX:BUART:rx_count_1\ * !\UART_RCX:BUART:pollcount_1\ * 
              \UART_RCX:BUART:pollcount_0\
            + !\UART_RCX:BUART:rx_count_2\ * !\UART_RCX:BUART:rx_count_1\ * 
              \UART_RCX:BUART:pollcount_1\ * !\UART_RCX:BUART:pollcount_0\
        );
        Output = \UART_RCX:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RCX:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_RCX:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RCX:BUART:rx_count_2\ * !\UART_RCX:BUART:rx_count_1\ * 
              !\UART_RCX:BUART:rx_count_0\
        );
        Output = \UART_RCX:BUART:rx_bitclk_enable\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RCX:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1301 * \UART_RCX:BUART:pollcount_0\
            + \UART_RCX:BUART:pollcount_1\
        );
        Output = \UART_RCX:BUART:rx_postpoll\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }
}

datapathcell: Name =\UART_RCX:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_RCX:Net_9\ ,
        cs_addr_0 => \UART_RCX:BUART:counter_load_not\ ,
        ce0_reg => \UART_RCX:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RCX:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_rcx
        PORT MAP (
            interrupt => Net_1303 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LichtLinks(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LichtLinks(0)__PA ,
        fb => Net_1247 ,
        pad => LichtLinks(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LichtRechts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LichtRechts(0)__PA ,
        fb => Net_1275 ,
        pad => LichtRechts(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=1]: 
Pin : Name = MotorLinks(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorLinks(0)__PA ,
        pin_input => Net_1248 ,
        pad => MotorLinks(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MotorRechts(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorRechts(0)__PA ,
        pin_input => Net_1262 ,
        pad => MotorRechts(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=5]: 
Pin : Name = GeenIsr0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GeenIsr0(0)__PA ,
        pin_input => Net_1293 ,
        pad => GeenIsr0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GeenIsr1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GeenIsr1(0)__PA ,
        pin_input => Net_1294 ,
        pad => GeenIsr1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = GeenIsr2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GeenIsr2(0)__PA ,
        pin_input => Net_1295 ,
        pad => GeenIsr2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_RCX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_RCX(0)__PA ,
        fb => Net_1301 ,
        pad => Rx_RCX(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_RCX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_RCX(0)__PA ,
        pin_input => Net_1302 ,
        pad => Tx_RCX(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_TRX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_TRX(0)__PA ,
        fb => Net_1280 ,
        pad => Rx_TRX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_TRX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_TRX(0)__PA ,
        pin_input => Net_1284 ,
        pad => Tx_TRX(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_46 ,
            dclk_0 => Net_46_local ,
            dclk_glb_1 => \UART_RCX:Net_9\ ,
            dclk_1 => \UART_RCX:Net_9_local\ ,
            dclk_glb_2 => \UART_TRX:Net_9\ ,
            dclk_2 => \UART_TRX:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------
   2 |   1 |     * |      NONE |     HI_Z_DIGITAL |  LichtLinks(0) | FB(Net_1247)
     |   2 |     * |      NONE |     HI_Z_DIGITAL | LichtRechts(0) | FB(Net_1275)
-----+-----+-------+-----------+------------------+----------------+-------------
   4 |   1 |     * |      NONE |         CMOS_OUT |  MotorLinks(0) | In(Net_1248)
     |   2 |     * |      NONE |         CMOS_OUT | MotorRechts(0) | In(Net_1262)
-----+-----+-------+-----------+------------------+----------------+-------------
   5 |   5 |     * |      NONE |         CMOS_OUT |    GeenIsr0(0) | In(Net_1293)
     |   6 |     * |      NONE |         CMOS_OUT |    GeenIsr1(0) | In(Net_1294)
     |   7 |     * |      NONE |         CMOS_OUT |    GeenIsr2(0) | In(Net_1295)
-----+-----+-------+-----------+------------------+----------------+-------------
   6 |   0 |     * |      NONE |     HI_Z_DIGITAL |      Rx_RCX(0) | FB(Net_1301)
     |   1 |     * |      NONE |         CMOS_OUT |      Tx_RCX(0) | In(Net_1302)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      Rx_TRX(0) | FB(Net_1280)
     |   7 |     * |      NONE |         CMOS_OUT |      Tx_TRX(0) | In(Net_1284)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.442ms
Digital Placement phase: Elapsed time ==> 4s.440ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "PsocWagen_r.vh2" --pcf-path "PsocWagen.pco" --des-name "PsocWagen" --dsf-path "PsocWagen.dsf" --sdc-path "PsocWagen.sdc" --lib-path "PsocWagen_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.847ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.404ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PsocWagen_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.114ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.472ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.978ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.983ms
API generation phase: Elapsed time ==> 3s.856ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.001ms
