/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] _00_;
  wire celloutsig_0_0z;
  wire [28:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [19:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [29:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_38z ^ celloutsig_0_39z;
  assign celloutsig_0_16z = celloutsig_0_5z ^ celloutsig_0_9z[7];
  assign celloutsig_0_17z = celloutsig_0_4z[8] ^ celloutsig_0_3z[0];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } + in_data[60:58];
  assign celloutsig_0_4z = in_data[15:6] + { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[144:135] + in_data[107:98];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_8z } + celloutsig_1_1z[13:1];
  assign celloutsig_1_12z = celloutsig_1_9z[4:2] + { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_0z[6:0], celloutsig_1_12z } + in_data[169:160];
  assign celloutsig_1_19z = celloutsig_1_9z[10:4] + celloutsig_1_9z[6:0];
  assign celloutsig_0_9z = { in_data[49], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_10z = { in_data[36:11], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z } + { in_data[31:7], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } + { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_6z + celloutsig_0_11z[6:3];
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_8z } + { in_data[9:6], celloutsig_0_7z };
  assign celloutsig_0_15z = { in_data[69:59], celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z } + { celloutsig_0_10z[10:1], celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_12z[2:1], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_11z } + { in_data[60:53], celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_29z = { celloutsig_0_10z[22:8], celloutsig_0_14z } + in_data[85:66];
  assign celloutsig_0_33z = { celloutsig_0_29z[12:1], celloutsig_0_21z, _00_[3:1], celloutsig_0_21z } + celloutsig_0_15z;
  reg [2:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _20_ <= 3'h0;
    else _20_ <= { celloutsig_0_12z[2:1], celloutsig_0_7z };
  assign _00_[3:1] = _20_;
  assign celloutsig_1_3z = { celloutsig_1_0z[8:7], celloutsig_1_2z, celloutsig_1_1z } === in_data[190:174];
  assign celloutsig_0_5z = { in_data[91], celloutsig_0_2z } === celloutsig_0_4z[6:5];
  assign celloutsig_0_21z = celloutsig_0_6z === celloutsig_0_9z[9:6];
  assign celloutsig_0_2z = in_data[36:28] === { in_data[47:40], celloutsig_0_1z };
  assign celloutsig_0_52z = - { celloutsig_0_33z[11:8], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_12z };
  assign celloutsig_1_1z = - in_data[143:130];
  assign celloutsig_1_8z = - { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_6z = - { celloutsig_0_4z[2:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_25z = - celloutsig_0_6z;
  assign celloutsig_0_26z = - celloutsig_0_15z[15:12];
  assign celloutsig_0_39z = | celloutsig_0_19z[3:0];
  assign celloutsig_0_8z = | { in_data[69:66], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_18z = | { celloutsig_0_14z[4:2], _00_[3:1], celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_30z = | { celloutsig_0_9z[6:3], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_35z = ~^ { _00_[2:1], _00_[3:1] };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[7:1], celloutsig_1_4z };
  assign celloutsig_0_0z = ~((in_data[57] & in_data[85]) | in_data[11]);
  assign celloutsig_0_38z = ~((celloutsig_0_26z[3] & celloutsig_0_30z) | celloutsig_0_35z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[7] & celloutsig_1_1z[12]) | celloutsig_1_1z[4]);
  assign celloutsig_1_4z = ~((in_data[183] & celloutsig_1_0z[3]) | celloutsig_1_1z[7]);
  assign celloutsig_0_7z = ~((in_data[62] & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_28z = ~((celloutsig_0_26z[2] & celloutsig_0_25z[1]) | celloutsig_0_10z[5]);
  assign { _00_[16:4], _00_[0] } = { celloutsig_0_29z[12:1], celloutsig_0_21z, celloutsig_0_21z };
  assign { out_data[137:128], out_data[102:96], out_data[61:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
