[{"DBLP title": "Scalable Speculative Parallelization on Commodity Clusters.", "DBLP authors": ["Hanjun Kim", "Arun Raman", "Feng Liu", "Jae W. Lee", "David I. August"], "year": 2010, "MAG papers": [{"PaperId": 2105864407, "PaperTitle": "scalable speculative parallelization on commodity clusters", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"princeton university": 5.0}}], "source": "ES"}, {"DBLP title": "Hardware Support for Relaxed Concurrency Control in Transactional Memory.", "DBLP authors": ["Utku Aydonat", "Tarek S. Abdelrahman"], "year": 2010, "MAG papers": [{"PaperId": 2076662080, "PaperTitle": "hardware support for relaxed concurrency control in transactional memory", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "A Dynamically Adaptable Hardware Transactional Memory.", "DBLP authors": ["Marc Lupon", "Grigorios Magklis", "Antonio Gonz\u00e1lez"], "year": 2010, "MAG papers": [{"PaperId": 2584031889, "PaperTitle": "a dynamically adaptable hardware transactional memory", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}, {"PaperId": 2161733081, "PaperTitle": "a dynamically adaptable hardware transactional memory", "Year": 2010, "CitationCount": 45, "EstimatedCitation": 71, "Affiliations": {"intel": 2.0, "polytechnic university of catalonia": 1.0}}], "source": "ES"}, {"DBLP title": "ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory.", "DBLP authors": ["Jae-Woong Chung", "Luke Yen", "Stephan Diestelhorst", "Martin Pohlack", "Michael Hohmuth", "David Christie", "Dan Grossman"], "year": 2010, "MAG papers": [{"PaperId": 2135026800, "PaperTitle": "asf amd64 extension for lock free data structures and transactional memory", "Year": 2010, "CitationCount": 56, "EstimatedCitation": 88, "Affiliations": {"advanced micro devices": 6.0, "university of washington": 1.0}}], "source": "ES"}, {"DBLP title": "Memory Latency Reduction via Thread Throttling.", "DBLP authors": ["Hsiang-Yun Cheng", "Chung-Hsiang Lin", "Jian Li", "Chia-Lin Yang"], "year": 2010, "MAG papers": [{"PaperId": 2126570805, "PaperTitle": "memory latency reduction via thread throttling", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 63, "Affiliations": {"national taiwan university": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior.", "DBLP authors": ["Yoongu Kim", "Michael Papamichael", "Onur Mutlu", "Mor Harchol-Balter"], "year": 2010, "MAG papers": [{"PaperId": 2159908132, "PaperTitle": "thread cluster memory scheduling exploiting differences in memory access behavior", "Year": 2010, "CitationCount": 341, "EstimatedCitation": 505, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling.", "DBLP authors": ["Vijay Janapa Reddi", "Svilen Kanev", "Wonyoung Kim", "Simone Campanoni", "Michael D. Smith", "Gu-Yeon Wei", "David M. Brooks"], "year": 2010, "MAG papers": [{"PaperId": 2130720335, "PaperTitle": "voltage smoothing characterizing and mitigating voltage noise in production processors via software guided thread scheduling", "Year": 2010, "CitationCount": 68, "EstimatedCitation": 113, "Affiliations": {"advanced micro devices": 1.0, "harvard university": 6.0}}], "source": "ES"}, {"DBLP title": "Task Superscalar: An Out-of-Order Task Pipeline.", "DBLP authors": ["Yoav Etsion", "Felipe Cabarcas", "Alejandro Rico", "Alex Ram\u00edrez", "Rosa M. Badia", "Eduard Ayguad\u00e9", "Jes\u00fas Labarta", "Mateo Valero"], "year": 2010, "MAG papers": [{"PaperId": 2128928939, "PaperTitle": "task superscalar an out of order task pipeline", "Year": 2010, "CitationCount": 80, "EstimatedCitation": 148, "Affiliations": {}}, {"PaperId": 2584246628, "PaperTitle": "task superscalar an out of order task pipeline", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Combating Aging with the Colt Duty Cycle Equalizer.", "DBLP authors": ["Erika Gunadi", "Abhishek A. Sinkar", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2010, "MAG papers": [{"PaperId": 2115016937, "PaperTitle": "combating aging with the colt duty cycle equalizer", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 64, "Affiliations": {"university of wisconsin madison": 4.0}}], "source": "ES"}, {"DBLP title": "SAFER: Stuck-At-Fault Error Recovery for Memories.", "DBLP authors": ["Nak Hee Seong", "Dong Hyuk Woo", "Vijayalakshmi Srinivasan", "Jude A. Rivers", "Hsien-Hsin S. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2115500527, "PaperTitle": "safer stuck at fault error recovery for memories", "Year": 2010, "CitationCount": 156, "EstimatedCitation": 202, "Affiliations": {"georgia institute of technology": 3.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors.", "DBLP authors": ["Arun A. Nair", "Lizy Kurian John", "Lieven Eeckhout"], "year": 2010, "MAG papers": [{"PaperId": 2004969722, "PaperTitle": "avf stressmark towards an automated methodology for bounding the worst case vulnerability to soft errors", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"ghent university": 1.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric.", "DBLP authors": ["Daniel Y. Deng", "Daniel Lo", "Greg Malysa", "Skyler Schneider", "G. Edward Suh"], "year": 2010, "MAG papers": [{"PaperId": 2153543246, "PaperTitle": "flexible and efficient instruction grained run time monitoring using on chip reconfigurable fabric", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 85, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies.", "DBLP authors": ["Aamer Jaleel", "Eric Borch", "Malini Bhandaru", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2010, "MAG papers": [{"PaperId": 2100741459, "PaperTitle": "achieving non inclusive cache performance with inclusive caches temporal locality aware tla cache management policies", "Year": 2010, "CitationCount": 89, "EstimatedCitation": 149, "Affiliations": {"massachusetts institute of technology": 1.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches.", "DBLP authors": ["Dongyuan Zhan", "Hong Jiang", "Sharad C. Seth"], "year": 2010, "MAG papers": [{"PaperId": 2139144338, "PaperTitle": "stem spatiotemporal management of capacity for intra core last level caches", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of nebraska lincoln": 3.0}}], "source": "ES"}, {"DBLP title": "Sampling Dead Block Prediction for Last-Level Caches.", "DBLP authors": ["Samira Manabi Khan", "Yingying Tian", "Daniel A. Jim\u00e9nez"], "year": 2010, "MAG papers": [{"PaperId": 2149412112, "PaperTitle": "sampling dead block prediction for last level caches", "Year": 2010, "CitationCount": 141, "EstimatedCitation": 226, "Affiliations": {"university of texas at san antonio": 3.0}}], "source": "ES"}, {"DBLP title": "The ZCache: Decoupling Ways and Associativity.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2010, "MAG papers": [{"PaperId": 2159793853, "PaperTitle": "the zcache decoupling ways and associativity", "Year": 2010, "CitationCount": 154, "EstimatedCitation": 226, "Affiliations": {"stanford university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Selection of Vector Instructions Using Dynamic Programming.", "DBLP authors": ["Rajkishore Barik", "Jisheng Zhao", "Vivek Sarkar"], "year": 2010, "MAG papers": [{"PaperId": 2104378884, "PaperTitle": "efficient selection of vector instructions using dynamic programming", "Year": 2010, "CitationCount": 46, "EstimatedCitation": 67, "Affiliations": {"rice university": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Many-Thread Aware Prefetching Mechanisms for GPGPU Applications.", "DBLP authors": ["Jaekyu Lee", "Nagesh B. Lakshminarayana", "Hyesoon Kim", "Richard W. Vuduc"], "year": 2010, "MAG papers": [{"PaperId": 1564030633, "PaperTitle": "many thread aware prefetching mechanisms for gpgpu applications", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 4.0}}, {"PaperId": 2166918318, "PaperTitle": "many thread aware prefetching mechanisms for gpgpu applications", "Year": 2010, "CitationCount": 109, "EstimatedCitation": 167, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?", "DBLP authors": ["Eric S. Chung", "Peter A. Milder", "James C. Hoe", "Ken Mai"], "year": 2010, "MAG papers": [{"PaperId": 2105853930, "PaperTitle": "single chip heterogeneous computing does the future include custom logic fpgas and gpgpus", "Year": 2010, "CitationCount": 204, "EstimatedCitation": 313, "Affiliations": {"carnegie mellon university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels.", "DBLP authors": ["Michael Steffen", "Joseph Zambreno"], "year": 2010, "MAG papers": [{"PaperId": 2152812278, "PaperTitle": "improving simt efficiency of global rendering algorithms with architectural support for dynamic micro kernels", "Year": 2010, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"iowa state university": 2.0}}], "source": "ES"}, {"DBLP title": "InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing.", "DBLP authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "year": 2010, "MAG papers": [{"PaperId": 1986049261, "PaperTitle": "instantcheck checking the determinism of parallel programs using on the fly incremental hashing", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Tolerating Concurrency Bugs Using Transactions as Lifeguards.", "DBLP authors": ["Jie Yu", "Satish Narayanasamy"], "year": 2010, "MAG papers": [{"PaperId": 2119567442, "PaperTitle": "tolerating concurrency bugs using transactions as lifeguards", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Architectural Support for Fair Reader-Writer Locking.", "DBLP authors": ["Enrique Vallejo", "Ram\u00f3n Beivide", "Adri\u00e1n Cristal", "Tim Harris", "Fernando Vallejo", "Osman S. Unsal", "Mateo Valero"], "year": 2010, "MAG papers": [{"PaperId": 2151887234, "PaperTitle": "architectural support for fair reader writer locking", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of cantabria": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection.", "DBLP authors": ["Abdullah Muzahid", "Norimasa Otsuki", "Josep Torrellas"], "year": 2010, "MAG papers": [{"PaperId": 2150290060, "PaperTitle": "atomtracker a comprehensive approach to atomic region inference and violation detection", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 53, "Affiliations": {"university of illinois at urbana champaign": 2.0, "renesas electronics": 1.0}}], "source": "ES"}, {"DBLP title": "Register Cache System Not for Latency Reduction Purpose.", "DBLP authors": ["Ryota Shioya", "Kazuo Horio", "Masahiro Goshima", "Shuichi Sakai"], "year": 2010, "MAG papers": [{"PaperId": 2112959014, "PaperTitle": "register cache system not for latency reduction purpose", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"fujitsu": 1.0, "university of tokyo": 3.0}}], "source": "ES"}, {"DBLP title": "Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir"], "year": 2010, "MAG papers": [{"PaperId": 1578194110, "PaperTitle": "synergistic tlbs for high performance address translation in chip multiprocessors", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"pennsylvania state university": 2.0}}, {"PaperId": 2103707825, "PaperTitle": "synergistic tlbs for high performance address translation in chip multiprocessors", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 72, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Erasing Core Boundaries for Robust and Configurable Performance.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Scott A. Mahlke"], "year": 2010, "MAG papers": [{"PaperId": 2109779054, "PaperTitle": "erasing core boundaries for robust and configurable performance", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors.", "DBLP authors": ["Guoping Long", "Diana Franklin", "Susmit Biswas", "Pablo J. Ortiz", "Jason Oberg", "Dongrui Fan", "Frederic T. Chong"], "year": 2010, "MAG papers": [{"PaperId": 2103246828, "PaperTitle": "minimal multi threading finding and removing redundant instructions in multi threaded processors", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of california santa barbara": 4.0, "chinese academy of sciences": 2.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches.", "DBLP authors": ["Timothy N. Miller", "Renji Thomas", "James Dinan", "Bruce M. Adcock", "Radu Teodorescu"], "year": 2010, "MAG papers": [{"PaperId": 2114931471, "PaperTitle": "parichute generalized turbocode based error correction for near threshold caches", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 55, "Affiliations": {"ohio state university": 5.0}}], "source": "ES"}, {"DBLP title": "Understanding the Energy Consumption of Dynamic Random Access Memories.", "DBLP authors": ["Thomas Vogelsang"], "year": 2010, "MAG papers": [{"PaperId": 2164586147, "PaperTitle": "understanding the energy consumption of dynamic random access memories", "Year": 2010, "CitationCount": 166, "EstimatedCitation": 253, "Affiliations": {"rambus": 1.0}}], "source": "ES"}, {"DBLP title": "Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory.", "DBLP authors": ["Jeffrey Stuecheli", "Dimitris Kaseridis", "Hillery C. Hunter", "Lizy K. John"], "year": 2010, "MAG papers": [{"PaperId": 2130154972, "PaperTitle": "elastic refresh techniques to mitigate refresh penalties in high density memory", "Year": 2010, "CitationCount": 108, "EstimatedCitation": 139, "Affiliations": {"university of texas at austin": 3.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories.", "DBLP authors": ["Adrian M. Caulfield", "Arup De", "Joel Coburn", "Todor I. Mollow", "Rajesh K. Gupta", "Steven Swanson"], "year": 2010, "MAG papers": [{"PaperId": 2105271931, "PaperTitle": "moneta a high performance storage array architecture for next generation non volatile memories", "Year": 2010, "CitationCount": 277, "EstimatedCitation": 345, "Affiliations": {"university of california san diego": 6.0}}], "source": "ES"}, {"DBLP title": "Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks.", "DBLP authors": ["Minseon Ahn", "Eun Jung Kim"], "year": 2010, "MAG papers": [{"PaperId": 2119480056, "PaperTitle": "pseudo circuit accelerating communication for on chip interconnection networks", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support.", "DBLP authors": ["Jin Ouyang", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 2142012714, "PaperTitle": "loft a high performance network on chip providing quality of service support", "Year": 2010, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Throughput-Effective On-Chip Networks for Manycore Accelerators.", "DBLP authors": ["Ali Bakhoda", "John Kim", "Tor M. Aamodt"], "year": 2010, "MAG papers": [{"PaperId": 2130820665, "PaperTitle": "throughput effective on chip networks for manycore accelerators", "Year": 2010, "CitationCount": 115, "EstimatedCitation": 176, "Affiliations": {"kaist": 1.0, "university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive Flow Control for Robust Performance and Energy.", "DBLP authors": ["Syed Ali Raza Jafri", "Yu-Ju Hong", "Mithuna Thottethodi", "T. N. Vijaykumar"], "year": 2010, "MAG papers": [{"PaperId": 2148278342, "PaperTitle": "adaptive flow control for robust performance and energy", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 66, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment.", "DBLP authors": ["Xuehai Qian", "Wonsun Ahn", "Josep Torrellas"], "year": 2010, "MAG papers": [{"PaperId": 2102233459, "PaperTitle": "scalablebulk scalable cache coherence for atomic blocks in a lazy environment", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual Snooping: Filtering Snoops in Virtualized Multi-cores.", "DBLP authors": ["Daehoon Kim", "Hwanju Kim", "Jaehyuk Huh"], "year": 2010, "MAG papers": [{"PaperId": 2155721526, "PaperTitle": "virtual snooping filtering snoops in virtualized multi cores", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Fractal Coherence: Scalably Verifiable Cache Coherence.", "DBLP authors": ["Meng Zhang", "Alvin R. Lebeck", "Daniel J. Sorin"], "year": 2010, "MAG papers": [{"PaperId": 2163947040, "PaperTitle": "fractal coherence scalably verifiable cache coherence", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 55, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "A Predictive Model for Dynamic Microarchitectural Adaptivity Control.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Michael F. P. O&aposBoyle"], "year": 2010, "MAG papers": [{"PaperId": 2128330595, "PaperTitle": "a predictive model for dynamic microarchitectural adaptivity control", "Year": 2010, "CitationCount": 63, "EstimatedCitation": 94, "Affiliations": {"university of cambridge": 1.0, "nicta": 1.0}}], "source": "ES"}, {"DBLP title": "ReMAP: A Reconfigurable Heterogeneous Multicore Architecture.", "DBLP authors": ["Matthew A. Watkins", "David H. Albonesi"], "year": 2010, "MAG papers": [{"PaperId": 2111386530, "PaperTitle": "remap a reconfigurable heterogeneous multicore architecture", "Year": 2010, "CitationCount": 47, "EstimatedCitation": 82, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs.", "DBLP authors": ["Michael Mihn-Jong Lee", "John Kim", "Dennis Abts", "Michael R. Marty", "Jae W. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2157110413, "PaperTitle": "probabilistic distance based arbitration providing equality of service for many core cmps", "Year": 2010, "CitationCount": 40, "EstimatedCitation": 61, "Affiliations": {"cray": 1.0, "google": 1.0, "kaist": 2.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive and Speculative Slack Simulations of CMPs on CMPs.", "DBLP authors": ["Jianwei Chen", "Lakshmi Kumar Dabbiru", "Daniel Wong", "Murali Annavaram", "Michel Dubois"], "year": 2010, "MAG papers": [{"PaperId": 2162630919, "PaperTitle": "adaptive and speculative slack simulations of cmps on cmps", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of southern california": 5.0}}], "source": "ES"}, {"DBLP title": "SD3: A Scalable Approach to Dynamic Data-Dependence Profiling.", "DBLP authors": ["Minjang Kim", "Hyesoon Kim", "Chi-Keung Luk"], "year": 2010, "MAG papers": [{"PaperId": 2147801215, "PaperTitle": "sd3 a scalable approach to dynamic data dependence profiling", "Year": 2010, "CitationCount": 75, "EstimatedCitation": 132, "Affiliations": {"intel": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Parallelization in a Binary Rewriter.", "DBLP authors": ["Aparna Kotha", "Kapil Anand", "Matthew Smithson", "Greeshma Yellareddy", "Rajeev Barua"], "year": 2010, "MAG papers": [{"PaperId": 2107563064, "PaperTitle": "automatic parallelization in a binary rewriter", "Year": 2010, "CitationCount": 44, "EstimatedCitation": 60, "Affiliations": {"university of maryland college park": 5.0}}], "source": "ES"}]