[{"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-06T22:36:11+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p><code>qemu-riscv64 -g 1234 outmain</code> with gdb executes instructions one by one, whereas</p> <p><code>qemu-system-riscv64 -s -S -nographic -M virt</code> executes every other instruction.</p> <p>The same binary is used for both.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/grobblefip746\"> /u/grobblefip746 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other/\">[comments]</a></span>", "id": 1277094, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fxsvr5/qemusystemriscv64_only_executing_every_other", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "qemu-system-riscv64 only executing every other instruction.", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-06T15:18:49+00:00", "description": "<!-- SC_OFF --><div class=\"md\"><p>I wanted to run some trials in riscV chips that I am worried would do poorly when it would come to regulations. Anyone got any expertise in this area?</p> <p>I have heard of the troubles in SiFive boards, but they seem to be the only good alternative with US based sales in mind.</p> <p>Edit: I am specifically looking for riscV chips that will do well in reliability certifications, let&#39;s say for an intended Healthcare market.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Important_Vehicle_46\"> /u/Important_Vehicle_46 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now/\">[comments]</a></span>", "id": 1275665, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fxiuou/is_china_the_way_to_go_in_riscv_right_now", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "Is china the way to go in riscv right now?", "vote": 0}, {"age": null, "album": "", "artist": null, "bookmarked": false, "comments": [], "date_published": "2024-10-06T13:21:12+00:00", "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/fullouterjoin\"> /u/fullouterjoin </a> <br/> <span><a href=\"https://myhsu.xyz/llvm-riscv-bits-per-block/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1fxgcm9/when_llvm_scalable_vector_meets_riscv/\">[comments]</a></span>", "id": 1275666, "language": null, "link": "https://www.reddit.com/r/RISCV/comments/1fxgcm9/when_llvm_scalable_vector_meets_riscv", "manual_status_code": 0, "page_rating": 27, "page_rating_contents": 85, "page_rating_visits": 0, "page_rating_votes": 0, "permanent": false, "source__id": 471, "source_url": "https://www.reddit.com/r/RISCV/.rss", "status_code": 0, "tags": [], "thumbnail": null, "title": "When LLVM scalable vector meets RISC-V: RVVBitsPerBlock", "vote": 0}]