// Seed: 2509464755
module module_0 (
    output wand id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5
    , id_15,
    input wand id_6,
    input uwire id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13
);
  id_16 :
  assert property (@(posedge id_7) id_5)
  else $unsigned(28);
  ;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wand  id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_7 = 0;
endmodule
