Warning (10273): Verilog HDL warning at uart_tx.v(85): extended using "x" or "z" File: C:/github/pycpld.git/quartus-II/top_fpga_kw38/uart_tx.v Line: 85
