Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC7A100T-1CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : fifo

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ekativa-project/Pictures/FIFO/fifo.v" into library work
Parsing module <fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fifo>.
WARNING:HDLCompiler:1127 - "/home/ekativa-project/Pictures/FIFO/fifo.v" Line 15: Assignment to rd2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ekativa-project/Pictures/FIFO/fifo.v" Line 25: Assignment to wr_en ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/ekativa-project/Pictures/FIFO/fifo.v" Line 31: Result of 8-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ekativa-project/Pictures/FIFO/fifo.v" Line 64: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/ekativa-project/Pictures/FIFO/fifo.v" Line 65: Result of 15-bit expression is truncated to fit in 14-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fifo>.
    Related source file is "/home/ekativa-project/Pictures/FIFO/fifo.v".
        abits = 14
        dbits = 8
WARNING:Xst:647 - Input <din<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x6-bit dual-port RAM <Mram_regarray> for signal <regarray>.
    Found 1-bit register for signal <empty>.
    Found 14-bit register for signal <wr_reg>.
    Found 14-bit register for signal <rd_reg>.
    Found 1-bit register for signal <full>.
    Found 6-bit register for signal <out>.
    Found 14-bit adder for signal <wr_succ> created at line 64.
    Found 14-bit adder for signal <rd_succ> created at line 65.
    WARNING:Xst:2404 -  FFs/Latches <out<7:6>> (without init value) have a constant value of 0 in block <fifo>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
Unit <fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x6-bit dual-port RAM                             : 1
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 2
 14-bit register                                       : 2
 6-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <wr_reg>: 1 register on signal <wr_reg>.
The following registers are absorbed into counter <rd_reg>: 1 register on signal <rd_reg>.
INFO:Xst:3226 - The RAM <Mram_regarray> will be implemented as a BLOCK RAM, absorbing the following register(s): <out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <pclk>          | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <wr_reg>        |          |
    |     diA            | connected to signal <(din,vsync,href)> |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <rd>            | rise     |
    |     addrB          | connected to signal <rd_reg>        |          |
    |     doB            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16384x6-bit dual-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Counters                                             : 2
 14-bit up counter                                     : 2
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block fifo, actual ratio is 0.
FlipFlop full_reg has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 130
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 39
#      LUT2                        : 2
#      LUT6                        : 3
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 31
#      FDCE                        : 30
#      FDPE                        : 1
# RAMS                             : 3
#      RAMB36E1                    : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 8
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  126800     0%  
 Number of Slice LUTs:                   47  out of  63400     0%  
    Number used as Logic:                47  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     48
   Number with an unused Flip Flop:      19  out of     48    39%  
   Number with an unused LUT:             1  out of     48     2%  
   Number of fully used LUT-FF pairs:    28  out of     48    58%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  19  out of    210     9%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    135     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk                               | BUFGP                  | 34    |
rd                                 | IBUF+BUFG              | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.281ns (Maximum Frequency: 233.590MHz)
   Minimum input arrival time before clock: 2.374ns
   Maximum output required time after clock: 0.877ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pclk'
  Clock period: 4.281ns (frequency: 233.590MHz)
  Total number of paths / destination ports: 437 / 45
-------------------------------------------------------------------------
Delay:               4.281ns (Levels of Logic = 9)
  Source:            wr_reg_0 (FF)
  Destination:       full_reg (FF)
  Source Clock:      pclk rising
  Destination Clock: pclk rising

  Data Path: wr_reg_0 to full_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.478   0.426  wr_reg_0 (wr_reg_0)
     INV:I->O              1   0.146   0.000  Madd_wr_succ_lut<0>_INV_0 (Madd_wr_succ_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Madd_wr_succ_cy<0> (Madd_wr_succ_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Madd_wr_succ_cy<1> (Madd_wr_succ_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Madd_wr_succ_cy<2> (Madd_wr_succ_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Madd_wr_succ_cy<3> (Madd_wr_succ_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Madd_wr_succ_cy<4> (Madd_wr_succ_cy<4>)
     XORCY:CI->O           1   0.510   0.919  Madd_wr_succ_xor<5> (wr_succ<5>)
     LUT6:I1->O            1   0.124   0.421  _n0070_inv1 (_n0070_inv1)
     LUT6:I5->O            2   0.124   0.405  _n0070_inv3 (_n0070_inv)
     FDCE:CE                   0.139          full_reg
    ----------------------------------------
    Total                      4.281ns (2.110ns logic, 2.171ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              2.374ns (Levels of Logic = 3)
  Source:            rd (PAD)
  Destination:       full_reg (FF)
  Destination Clock: pclk rising

  Data Path: rd to full_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   1.045  rd_IBUF (rd_IBUF)
     LUT6:I0->O            1   0.124   0.536  _n0070_inv2 (_n0070_inv2)
     LUT6:I4->O            2   0.124   0.405  _n0070_inv3 (_n0070_inv)
     FDCE:CE                   0.139          full_reg
    ----------------------------------------
    Total                      2.374ns (0.388ns logic, 1.986ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            empty_reg (FF)
  Destination:       empty (PAD)
  Source Clock:      pclk rising

  Data Path: empty_reg to empty
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.478   0.399  empty_reg (empty_reg)
     OBUF:I->O                 0.000          empty_OBUF (empty)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pclk           |    4.281|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.14 secs
 
--> 


Total memory usage is 502744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

