var structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link =
[
    [ "phy_configs_chip_type", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a82a826fa79bec7fef45845b2218cd487", null ],
    [ "phy_configs_fpga_type", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#aaa494b6849bf8837b9dc2eec76a37be8", null ],
    [ "HighspeedLink", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a822c99325b41c4110a46a0288bfe9326", null ],
    [ "common_phy_config_chip", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#acf38865b91c65cd06ec8998ebe097974", null ],
    [ "common_phy_config_fpga", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a2da2bbb3fd834dfdaf4eab997be6a94d", null ],
    [ "enable_systime", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a37236746d0fa608fcc7b67c24d17999f", null ],
    [ "phy_configs_chip", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a3565821afa2dc907630bb08f60795125", null ],
    [ "phy_configs_fpga", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a0a32c21ed4fd77e44081622c9e29d51c", null ],
    [ "systime_sync_base", "structstadls_1_1vx_1_1v1_1_1detail_1_1_init_generator_1_1_highspeed_link.html#acdfb1feb725cfe420f486083dbe1d568", null ]
];