$date
	Sat Aug 10 14:14:28 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 % cin $end
$var wire 1 & g $end
$var wire 1 ' p $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
0&
0%
0$
1#
0"
1!
$end
#100
0!
1"
1%
#200
1!
0'
1&
1$
