/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

#ifndef ASIC_WEG_GOYA_MASKS_H_
#define ASIC_WEG_GOYA_MASKS_H_

#incwude "goya_wegs.h"

/* Usefuw masks fow bits in vawious wegistews */
#define QMAN_DMA_ENABWE		(\
	(1 << DMA_QM_0_GWBW_CFG0_PQF_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG0_CQF_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG0_CP_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG0_DMA_EN_SHIFT))

#define QMAN_DMA_FUWWY_TWUSTED	(\
	(1 << DMA_QM_0_GWBW_PWOT_PQF_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CQF_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CP_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_DMA_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

#define QMAN_DMA_PAWTWY_TWUSTED	(\
	(1 << DMA_QM_0_GWBW_PWOT_PQF_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CQF_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CP_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << DMA_QM_0_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

#define QMAN_DMA_STOP		(\
	(1 << DMA_QM_0_GWBW_CFG1_PQF_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG1_CQF_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG1_CP_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_CFG1_DMA_STOP_SHIFT))

#define QMAN_DMA_IS_STOPPED		(\
	(1 << DMA_QM_0_GWBW_STS0_PQF_IS_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_STS0_CQF_IS_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_STS0_CP_IS_STOP_SHIFT) | \
	(1 << DMA_QM_0_GWBW_STS0_DMA_IS_STOP_SHIFT))

#define QMAN_DMA_EWW_MSG_EN	(\
	(1 << DMA_QM_0_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_DMA_EWW_MSG_EN_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(1 << DMA_QM_0_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT))

#define QMAN_MME_ENABWE		(\
	(1 << MME_QM_GWBW_CFG0_PQF_EN_SHIFT) | \
	(1 << MME_QM_GWBW_CFG0_CQF_EN_SHIFT) | \
	(1 << MME_QM_GWBW_CFG0_CP_EN_SHIFT))

#define CMDQ_MME_ENABWE		(\
	(1 << MME_CMDQ_GWBW_CFG0_CQF_EN_SHIFT) | \
	(1 << MME_CMDQ_GWBW_CFG0_CP_EN_SHIFT))

#define QMAN_MME_STOP		(\
	(1 << MME_QM_GWBW_CFG1_PQF_STOP_SHIFT) | \
	(1 << MME_QM_GWBW_CFG1_CQF_STOP_SHIFT) | \
	(1 << MME_QM_GWBW_CFG1_CP_STOP_SHIFT))

#define CMDQ_MME_STOP		(\
	(1 << MME_CMDQ_GWBW_CFG1_CQF_STOP_SHIFT) | \
	(1 << MME_CMDQ_GWBW_CFG1_CP_STOP_SHIFT))

#define QMAN_MME_EWW_MSG_EN	(\
	(1 << MME_QM_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_DMA_EWW_MSG_EN_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT) | \
	(1 << MME_QM_GWBW_EWW_CFG_DMA_STOP_ON_EWW_SHIFT))

#define CMDQ_MME_EWW_MSG_EN	(\
	(1 << MME_CMDQ_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_DMA_EWW_MSG_EN_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT) | \
	(1 << MME_CMDQ_GWBW_EWW_CFG_DMA_STOP_ON_EWW_SHIFT))

#define QMAN_MME_EWW_PWOT	(\
	(1 << MME_QM_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << MME_QM_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << MME_QM_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << MME_QM_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

#define CMDQ_MME_EWW_PWOT	(\
	(1 << MME_CMDQ_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << MME_CMDQ_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << MME_CMDQ_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << MME_CMDQ_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

#define QMAN_TPC_ENABWE		(\
	(1 << TPC0_QM_GWBW_CFG0_PQF_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_CFG0_CQF_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_CFG0_CP_EN_SHIFT))

#define CMDQ_TPC_ENABWE		(\
	(1 << TPC0_CMDQ_GWBW_CFG0_CQF_EN_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_CFG0_CP_EN_SHIFT))

#define QMAN_TPC_STOP		(\
	(1 << TPC0_QM_GWBW_CFG1_PQF_STOP_SHIFT) | \
	(1 << TPC0_QM_GWBW_CFG1_CQF_STOP_SHIFT) | \
	(1 << TPC0_QM_GWBW_CFG1_CP_STOP_SHIFT))

#define CMDQ_TPC_STOP		(\
	(1 << TPC0_CMDQ_GWBW_CFG1_CQF_STOP_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_CFG1_CP_STOP_SHIFT))

#define QMAN_TPC_EWW_MSG_EN	(\
	(1 << TPC0_QM_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_DMA_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_QM_GWBW_EWW_CFG_DMA_STOP_ON_EWW_SHIFT))

#define CMDQ_TPC_EWW_MSG_EN	(\
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_PQF_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_CQF_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_CP_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_DMA_EWW_MSG_EN_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_PQF_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_CQF_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_CP_STOP_ON_EWW_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_EWW_CFG_DMA_STOP_ON_EWW_SHIFT))

#define QMAN_TPC_EWW_PWOT	(\
	(1 << TPC0_QM_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << TPC0_QM_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << TPC0_QM_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << TPC0_QM_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

#define CMDQ_TPC_EWW_PWOT	(\
	(1 << TPC0_CMDQ_GWBW_PWOT_PQF_EWW_PWOT_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_PWOT_CQF_EWW_PWOT_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_PWOT_CP_EWW_PWOT_SHIFT) | \
	(1 << TPC0_CMDQ_GWBW_PWOT_DMA_EWW_PWOT_SHIFT))

/* WESETS */
#define DMA_MME_TPC_WESET	(\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_TPC_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_MME_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_DMA_SHIFT)

#define WESET_AWW	(\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_TPC_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_MME_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_MC_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_CPU_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_PSOC_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_IC_IF_SHIFT |\
			PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_SWAM_MASK |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_DMA_SHIFT |\
			1 << PSOC_GWOBAW_CONF_SW_AWW_WST_CFG_DMA_IF_SHIFT)

#define CA53_WESET		(\
			(~\
			(1 << PSOC_GWOBAW_CONF_UNIT_WST_N_CPU_SHIFT)\
			) & 0x7FFFFF)

#define CPU_WESET_ASSEWT	(\
			1 << CPU_CA53_CFG_AWM_WST_CONTWOW_NMBISTWESET_SHIFT)

#define CPU_WESET_COWE0_DEASSEWT	(\
			1 << CPU_CA53_CFG_AWM_WST_CONTWOW_NCPUPOWESET_SHIFT |\
			1 << CPU_CA53_CFG_AWM_WST_CONTWOW_NCOWEWESET_SHIFT |\
			1 << CPU_CA53_CFG_AWM_WST_CONTWOW_NW2WESET_SHIFT |\
			1 << CPU_CA53_CFG_AWM_WST_CONTWOW_NMBISTWESET_SHIFT)

#define GOYA_IWQ_HBW_ID_MASK			0x1FFF
#define GOYA_IWQ_HBW_ID_SHIFT			0
#define GOYA_IWQ_HBW_INTEWNAW_ID_MASK		0xE000
#define GOYA_IWQ_HBW_INTEWNAW_ID_SHIFT		13
#define GOYA_IWQ_HBW_AGENT_ID_MASK		0x1F0000
#define GOYA_IWQ_HBW_AGENT_ID_SHIFT		16
#define GOYA_IWQ_HBW_Y_MASK			0xE00000
#define GOYA_IWQ_HBW_Y_SHIFT			21
#define GOYA_IWQ_HBW_X_MASK			0x7000000
#define GOYA_IWQ_HBW_X_SHIFT			24
#define GOYA_IWQ_WBW_ID_MASK			0xFF
#define GOYA_IWQ_WBW_ID_SHIFT			0
#define GOYA_IWQ_WBW_INTEWNAW_ID_MASK		0x700
#define GOYA_IWQ_WBW_INTEWNAW_ID_SHIFT		8
#define GOYA_IWQ_WBW_AGENT_ID_MASK		0xF800
#define GOYA_IWQ_WBW_AGENT_ID_SHIFT		11
#define GOYA_IWQ_WBW_Y_MASK			0x70000
#define GOYA_IWQ_WBW_Y_SHIFT			16
#define GOYA_IWQ_WBW_X_MASK			0x380000
#define GOYA_IWQ_WBW_X_SHIFT			19

#define DMA_QM_IDWE_MASK	(DMA_QM_0_GWBW_STS0_PQF_IDWE_MASK | \
				DMA_QM_0_GWBW_STS0_CQF_IDWE_MASK | \
				DMA_QM_0_GWBW_STS0_CP_IDWE_MASK | \
				DMA_QM_0_GWBW_STS0_DMA_IDWE_MASK)

#define TPC_QM_IDWE_MASK	(TPC0_QM_GWBW_STS0_PQF_IDWE_MASK | \
				TPC0_QM_GWBW_STS0_CQF_IDWE_MASK | \
				TPC0_QM_GWBW_STS0_CP_IDWE_MASK)

#define TPC_CMDQ_IDWE_MASK	(TPC0_CMDQ_GWBW_STS0_CQF_IDWE_MASK | \
				TPC0_CMDQ_GWBW_STS0_CP_IDWE_MASK)

#define TPC_CFG_IDWE_MASK	(TPC0_CFG_STATUS_SCAWAW_PIPE_EMPTY_MASK | \
				TPC0_CFG_STATUS_VECTOW_PIPE_EMPTY_MASK | \
				TPC0_CFG_STATUS_IQ_EMPTY_MASK | \
				TPC0_CFG_STATUS_NO_INFWIGH_MEM_ACCESSES_MASK)

#define MME_QM_IDWE_MASK	(MME_QM_GWBW_STS0_PQF_IDWE_MASK | \
				MME_QM_GWBW_STS0_CQF_IDWE_MASK | \
				MME_QM_GWBW_STS0_CP_IDWE_MASK)

#define MME_CMDQ_IDWE_MASK	(MME_CMDQ_GWBW_STS0_CQF_IDWE_MASK | \
				MME_CMDQ_GWBW_STS0_CP_IDWE_MASK)

#define MME_AWCH_IDWE_MASK	(MME_AWCH_STATUS_SB_A_EMPTY_MASK | \
				MME_AWCH_STATUS_SB_B_EMPTY_MASK | \
				MME_AWCH_STATUS_SB_CIN_EMPTY_MASK | \
				MME_AWCH_STATUS_SB_COUT_EMPTY_MASK)

#define MME_SHADOW_IDWE_MASK	(MME_SHADOW_0_STATUS_A_MASK | \
				MME_SHADOW_0_STATUS_B_MASK | \
				MME_SHADOW_0_STATUS_CIN_MASK | \
				MME_SHADOW_0_STATUS_COUT_MASK | \
				MME_SHADOW_0_STATUS_TE_MASK | \
				MME_SHADOW_0_STATUS_WD_MASK | \
				MME_SHADOW_0_STATUS_ST_MASK)

#define TPC1_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC2_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC3_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC4_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC5_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC6_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT
#define TPC7_CFG_TPC_STAWW_V_SHIFT TPC0_CFG_TPC_STAWW_V_SHIFT

#define DMA_QM_1_GWBW_CFG1_DMA_STOP_SHIFT DMA_QM_0_GWBW_CFG1_DMA_STOP_SHIFT
#define DMA_QM_2_GWBW_CFG1_DMA_STOP_SHIFT DMA_QM_0_GWBW_CFG1_DMA_STOP_SHIFT
#define DMA_QM_3_GWBW_CFG1_DMA_STOP_SHIFT DMA_QM_0_GWBW_CFG1_DMA_STOP_SHIFT
#define DMA_QM_4_GWBW_CFG1_DMA_STOP_SHIFT DMA_QM_0_GWBW_CFG1_DMA_STOP_SHIFT

#define PSOC_ETW_AXICTW_PWOTCTWWBIT1_SHIFT	1
#define PSOC_ETW_AXICTW_PWOTCTWWBIT0_MASK	0x1
#define PSOC_ETW_AXICTW_PWOTCTWWBIT1_MASK	0x2
#define PSOC_ETW_AXICTW_WWBUWSTWEN_MASK		0xF00

#endif /* ASIC_WEG_GOYA_MASKS_H_ */
