// Seed: 626776402
module module_0 (
    input  tri   id_0,
    output wand  id_1,
    input  uwire id_2
);
  assign id_1 = id_2 > -1;
  wire id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output wor   id_1,
    input  wor   id_2,
    output uwire id_3
);
  assign id_3 = 1;
  supply1 id_5, id_6;
  wire id_7;
  wire id_8;
  supply1 id_9, id_10, id_11, id_12;
  wire id_13, id_14, id_15;
  always id_11 = 1;
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.type_5 = 0;
  wor id_17, id_18 = 1;
  id_19(
      1, id_12
  );
  assign id_10 = id_5;
endmodule
