// Seed: 3650335199
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri0 id_8
);
  bit [1 : -1] id_10;
  wire id_11;
  assign module_1.id_1 = 0;
  always id_10 = #1 1'b0;
  assign id_4 = id_10;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  wire id_3;
  logic id_4, id_5;
endmodule
