<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-tegra.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-tegra.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for Nvidia TEGRA spi controller.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Google, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Author:</span>
<span class="cm"> *     Erik Gilling &lt;konkers@android.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This software is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2, as published by the Free Software Foundation, and</span>
<span class="cm"> * may be copied, distributed, and modified under those terms.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/dmapool.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>

<span class="cp">#include &lt;mach/dma.h&gt;</span>

<span class="cp">#define SLINK_COMMAND		0x000</span>
<span class="cp">#define   SLINK_BIT_LENGTH(x)		(((x) &amp; 0x1f) &lt;&lt; 0)</span>
<span class="cp">#define   SLINK_WORD_SIZE(x)		(((x) &amp; 0x1f) &lt;&lt; 5)</span>
<span class="cp">#define   SLINK_BOTH_EN			(1 &lt;&lt; 10)</span>
<span class="cp">#define   SLINK_CS_SW			(1 &lt;&lt; 11)</span>
<span class="cp">#define   SLINK_CS_VALUE		(1 &lt;&lt; 12)</span>
<span class="cp">#define   SLINK_CS_POLARITY		(1 &lt;&lt; 13)</span>
<span class="cp">#define   SLINK_IDLE_SDA_DRIVE_LOW	(0 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_IDLE_SDA_DRIVE_HIGH	(1 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_IDLE_SDA_PULL_LOW	(2 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_IDLE_SDA_PULL_HIGH	(3 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_IDLE_SDA_MASK		(3 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_CS_POLARITY1		(1 &lt;&lt; 20)</span>
<span class="cp">#define   SLINK_CK_SDA			(1 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_CS_POLARITY2		(1 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_CS_POLARITY3		(1 &lt;&lt; 23)</span>
<span class="cp">#define   SLINK_IDLE_SCLK_DRIVE_LOW	(0 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_IDLE_SCLK_DRIVE_HIGH	(1 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_IDLE_SCLK_PULL_LOW	(2 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_IDLE_SCLK_PULL_HIGH	(3 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_IDLE_SCLK_MASK		(3 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_M_S			(1 &lt;&lt; 28)</span>
<span class="cp">#define   SLINK_WAIT			(1 &lt;&lt; 29)</span>
<span class="cp">#define   SLINK_GO			(1 &lt;&lt; 30)</span>
<span class="cp">#define   SLINK_ENB			(1 &lt;&lt; 31)</span>

<span class="cp">#define SLINK_COMMAND2		0x004</span>
<span class="cp">#define   SLINK_LSBFE			(1 &lt;&lt; 0)</span>
<span class="cp">#define   SLINK_SSOE			(1 &lt;&lt; 1)</span>
<span class="cp">#define   SLINK_SPIE			(1 &lt;&lt; 4)</span>
<span class="cp">#define   SLINK_BIDIROE			(1 &lt;&lt; 6)</span>
<span class="cp">#define   SLINK_MODFEN			(1 &lt;&lt; 7)</span>
<span class="cp">#define   SLINK_INT_SIZE(x)		(((x) &amp; 0x1f) &lt;&lt; 8)</span>
<span class="cp">#define   SLINK_CS_ACTIVE_BETWEEN	(1 &lt;&lt; 17)</span>
<span class="cp">#define   SLINK_SS_EN_CS(x)		(((x) &amp; 0x3) &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_SS_SETUP(x)		(((x) &amp; 0x3) &lt;&lt; 20)</span>
<span class="cp">#define   SLINK_FIFO_REFILLS_0		(0 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_FIFO_REFILLS_1		(1 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_FIFO_REFILLS_2		(2 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_FIFO_REFILLS_3		(3 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_FIFO_REFILLS_MASK	(3 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_WAIT_PACK_INT(x)	(((x) &amp; 0x7) &lt;&lt; 26)</span>
<span class="cp">#define   SLINK_SPC0			(1 &lt;&lt; 29)</span>
<span class="cp">#define   SLINK_TXEN			(1 &lt;&lt; 30)</span>
<span class="cp">#define   SLINK_RXEN			(1 &lt;&lt; 31)</span>

<span class="cp">#define SLINK_STATUS		0x008</span>
<span class="cp">#define   SLINK_COUNT(val)		(((val) &gt;&gt; 0) &amp; 0x1f)</span>
<span class="cp">#define   SLINK_WORD(val)		(((val) &gt;&gt; 5) &amp; 0x1f)</span>
<span class="cp">#define   SLINK_BLK_CNT(val)		(((val) &gt;&gt; 0) &amp; 0xffff)</span>
<span class="cp">#define   SLINK_MODF			(1 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_RX_UNF			(1 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_TX_OVF			(1 &lt;&lt; 19)</span>
<span class="cp">#define   SLINK_TX_FULL			(1 &lt;&lt; 20)</span>
<span class="cp">#define   SLINK_TX_EMPTY		(1 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_RX_FULL			(1 &lt;&lt; 22)</span>
<span class="cp">#define   SLINK_RX_EMPTY		(1 &lt;&lt; 23)</span>
<span class="cp">#define   SLINK_TX_UNF			(1 &lt;&lt; 24)</span>
<span class="cp">#define   SLINK_RX_OVF			(1 &lt;&lt; 25)</span>
<span class="cp">#define   SLINK_TX_FLUSH		(1 &lt;&lt; 26)</span>
<span class="cp">#define   SLINK_RX_FLUSH		(1 &lt;&lt; 27)</span>
<span class="cp">#define   SLINK_SCLK			(1 &lt;&lt; 28)</span>
<span class="cp">#define   SLINK_ERR			(1 &lt;&lt; 29)</span>
<span class="cp">#define   SLINK_RDY			(1 &lt;&lt; 30)</span>
<span class="cp">#define   SLINK_BSY			(1 &lt;&lt; 31)</span>

<span class="cp">#define SLINK_MAS_DATA		0x010</span>
<span class="cp">#define SLINK_SLAVE_DATA	0x014</span>

<span class="cp">#define SLINK_DMA_CTL		0x018</span>
<span class="cp">#define   SLINK_DMA_BLOCK_SIZE(x)	(((x) &amp; 0xffff) &lt;&lt; 0)</span>
<span class="cp">#define   SLINK_TX_TRIG_1		(0 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_TX_TRIG_4		(1 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_TX_TRIG_8		(2 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_TX_TRIG_16		(3 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_TX_TRIG_MASK		(3 &lt;&lt; 16)</span>
<span class="cp">#define   SLINK_RX_TRIG_1		(0 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_RX_TRIG_4		(1 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_RX_TRIG_8		(2 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_RX_TRIG_16		(3 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_RX_TRIG_MASK		(3 &lt;&lt; 18)</span>
<span class="cp">#define   SLINK_PACKED			(1 &lt;&lt; 20)</span>
<span class="cp">#define   SLINK_PACK_SIZE_4		(0 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_PACK_SIZE_8		(1 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_PACK_SIZE_16		(2 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_PACK_SIZE_32		(3 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_PACK_SIZE_MASK		(3 &lt;&lt; 21)</span>
<span class="cp">#define   SLINK_IE_TXC			(1 &lt;&lt; 26)</span>
<span class="cp">#define   SLINK_IE_RXC			(1 &lt;&lt; 27)</span>
<span class="cp">#define   SLINK_DMA_EN			(1 &lt;&lt; 31)</span>

<span class="cp">#define SLINK_STATUS2		0x01c</span>
<span class="cp">#define   SLINK_TX_FIFO_EMPTY_COUNT(val)	(((val) &amp; 0x3f) &gt;&gt; 0)</span>
<span class="cp">#define   SLINK_RX_FIFO_FULL_COUNT(val)		(((val) &amp; 0x3f) &gt;&gt; 16)</span>

<span class="cp">#define SLINK_TX_FIFO		0x100</span>
<span class="cp">#define SLINK_RX_FIFO		0x180</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">spi_tegra_req_sels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">TEGRA_DMA_REQ_SEL_SL2B1</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_SEL_SL2B2</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_SEL_SL2B3</span><span class="p">,</span>
	<span class="n">TEGRA_DMA_REQ_SEL_SL2B4</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define BB_LEN			32</span>

<span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span>	<span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>	<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">phys</span><span class="p">;</span>

	<span class="n">u32</span>			<span class="n">cur_speed</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">list_head</span>	<span class="n">queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span>	<span class="o">*</span><span class="n">cur</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">cur_pos</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">cur_len</span><span class="p">;</span>
	<span class="kt">unsigned</span>		<span class="n">cur_bytes_per_word</span><span class="p">;</span>

	<span class="cm">/* The tegra spi controller has a bug which causes the first word</span>
<span class="cm">	 * in PIO transactions to be garbage.  Since packed DMA transactions</span>
<span class="cm">	 * require transfers to be 4 byte aligned we need a bounce buffer</span>
<span class="cm">	 * for the generic case.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">tegra_dma_req</span>	<span class="n">rx_dma_req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tegra_dma_channel</span> <span class="o">*</span><span class="n">rx_dma</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="o">*</span><span class="n">rx_bb</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">rx_bb_phys</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">spi_tegra_readl</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">spi_tegra_writel</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_tegra_go</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">wmb</span><span class="p">();</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_DMA_CTL</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLINK_DMA_BLOCK_SIZE</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SLINK_DMA_EN</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_DMA_BLOCK_SIZE</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">size</span> <span class="o">/</span> <span class="mi">4</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_DMA_CTL</span><span class="p">);</span>

	<span class="n">tegra_dma_enqueue_req</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_DMA_EN</span><span class="p">;</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_DMA_CTL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="nf">spi_tegra_fill_tx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">len</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span><span class="p">,</span> <span class="n">BB_LEN</span> <span class="o">*</span>
			   <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">);</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">+</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLINK_WORD_SIZE</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_WORD_SIZE</span><span class="p">(</span><span class="n">len</span> <span class="o">/</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">tx_buf</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">j</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_TX_FIFO</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">len</span> <span class="o">/</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="nf">spi_tegra_drain_rx_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">len</span> <span class="o">=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">rx_buf</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">+</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb</span><span class="p">[</span><span class="n">i</span> <span class="o">/</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">];</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rx_buf</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="n">j</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">j</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_tegra_start_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">speed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bits_per_word</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">speed</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">speed_hz</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">speed_hz</span> <span class="o">:</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">;</span>
	<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span>  <span class="o">:</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_bytes_per_word</span> <span class="o">=</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">speed</span> <span class="o">!=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_speed</span><span class="p">)</span>
		<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">,</span> <span class="n">speed</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="n">speed</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_COMMAND2</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLINK_SS_EN_CS</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">SLINK_RXEN</span> <span class="o">|</span> <span class="n">SLINK_TXEN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_RXEN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_TXEN</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_SS_EN_CS</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_SPIE</span><span class="p">;</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_COMMAND2</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLINK_BIT_LENGTH</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_BIT_LENGTH</span><span class="p">(</span><span class="n">bits_per_word</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* FIXME: should probably control CS manually so that we can be sure</span>
<span class="cm">	 * it does not go low between transfer and to support delay_usecs</span>
<span class="cm">	 * correctly.</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SLINK_IDLE_SCLK_MASK</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SLINK_CK_SDA</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">SLINK_CS_SW</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_CK_SDA</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_IDLE_SCLK_DRIVE_HIGH</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_IDLE_SCLK_DRIVE_LOW</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_M_S</span><span class="p">;</span>

	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>

	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_RX_FLUSH</span> <span class="o">|</span> <span class="n">SLINK_TX_FLUSH</span><span class="p">,</span> <span class="n">SLINK_STATUS</span><span class="p">);</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_len</span> <span class="o">=</span> <span class="n">spi_tegra_fill_tx_fifo</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>

	<span class="n">spi_tegra_go</span><span class="p">(</span><span class="n">tspi</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_tegra_start_message</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>

	<span class="n">m</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">m</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">t</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">);</span>
	<span class="n">spi_tegra_start_transfer</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">t</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">tegra_spi_rx_dma_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra_dma_req</span> <span class="o">*</span><span class="n">req</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span> <span class="o">=</span> <span class="n">req</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">m</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* the SPI controller may come back with both the BSY and RDY bits</span>
<span class="cm">	 * set.  In this case we need to wait for the BSY bit to clear so</span>
<span class="cm">	 * that we are sure the DMA is finished.  1000 reads was empirically</span>
<span class="cm">	 * determined to be long enough.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">timeout</span><span class="o">++</span> <span class="o">&lt;</span> <span class="mi">1000</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SLINK_BSY</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_STATUS</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SLINK_RDY</span><span class="p">;</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_STATUS</span><span class="p">);</span>

	<span class="n">m</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">&gt;=</span> <span class="mi">1000</span><span class="p">)</span>
		<span class="n">m</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="n">spi</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">;</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span> <span class="o">+=</span> <span class="n">spi_tegra_drain_rx_fifo</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="p">);</span>
	<span class="n">m</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_pos</span> <span class="o">&lt;</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_len</span> <span class="o">=</span> <span class="n">spi_tegra_fill_tx_fifo</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="p">);</span>
		<span class="n">spi_tegra_go</span><span class="p">(</span><span class="n">tspi</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span> <span class="o">=</span>  <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">,</span>
					      <span class="k">struct</span> <span class="n">spi_transfer</span><span class="p">,</span>
					      <span class="n">transfer_list</span><span class="p">);</span>
		<span class="n">spi_tegra_start_transfer</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

		<span class="n">m</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">(</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">context</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">m</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span><span class="p">,</span>
					     <span class="n">queue</span><span class="p">);</span>
			<span class="n">spi</span> <span class="o">=</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">;</span>
			<span class="n">spi_tegra_start_message</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">clk_disable</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
			<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_tegra_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cs_bit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setup %d bpw, %scpol, %scpha, %dHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">,</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;~&quot;</span><span class="p">,</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span> <span class="o">?</span> <span class="s">&quot;&quot;</span> <span class="o">:</span> <span class="s">&quot;~&quot;</span><span class="p">,</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">);</span>


	<span class="k">switch</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="n">cs_bit</span> <span class="o">=</span> <span class="n">SLINK_CS_POLARITY</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">cs_bit</span> <span class="o">=</span> <span class="n">SLINK_CS_POLARITY1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">cs_bit</span> <span class="o">=</span> <span class="n">SLINK_CS_POLARITY2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">cs_bit</span> <span class="o">=</span> <span class="n">SLINK_CS_POLARITY3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">spi_tegra_readl</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">cs_bit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">cs_bit</span><span class="p">;</span>
	<span class="n">spi_tegra_writel</span><span class="p">(</span><span class="n">tspi</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">SLINK_COMMAND</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_tegra_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span> <span class="o">*</span><span class="n">tspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">was_empty</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">)</span> <span class="o">||</span> <span class="o">!</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">complete</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">&gt;</span> <span class="mi">32</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">m</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">spi</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">was_empty</span> <span class="o">=</span> <span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">was_empty</span><span class="p">)</span>
		<span class="n">spi_tegra_start_message</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">m</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spi_tegra_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span>	<span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span>	<span class="o">*</span><span class="n">tspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span> <span class="o">*</span><span class="n">tspi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;master allocation failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* the spi-&gt;mode bits understood by this driver: */</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">mode_bits</span> <span class="o">=</span> <span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span> <span class="o">|</span> <span class="n">SPI_CS_HIGH</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">spi_tegra_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">transfer</span> <span class="o">=</span> <span class="n">spi_tegra_transfer</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">master</span><span class="p">);</span>
	<span class="n">tspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="n">master</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">),</span>
				<span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t ioremap iomem</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can not get clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">tegra_dma_allocate_channel</span><span class="p">(</span><span class="n">TEGRA_DMA_MODE_ONESHOT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can not allocate rx dma channel</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">BB_LEN</span><span class="p">,</span>
					 <span class="o">&amp;</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb_phys</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can not allocate rx bounce buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">complete</span> <span class="o">=</span> <span class="n">tegra_spi_rx_dma_complete</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">to_memory</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">dest_addr</span> <span class="o">=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb_phys</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">dest_bus_width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">source_addr</span> <span class="o">=</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">phys</span> <span class="o">+</span> <span class="n">SLINK_RX_FIFO</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">source_bus_width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">source_wrap</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">req_sel</span> <span class="o">=</span> <span class="n">spi_tegra_req_sels</span><span class="p">[</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">];</span>
	<span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma_req</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="n">tspi</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_register_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err5</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="nl">err5:</span>
	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">BB_LEN</span><span class="p">,</span>
			  <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb_phys</span><span class="p">);</span>
<span class="nl">err4:</span>
	<span class="n">tegra_dma_free_channel</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">);</span>
<span class="nl">err3:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err2:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="nl">err1:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
<span class="nl">err0:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spi_tegra_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span>	<span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_tegra_data</span>	<span class="o">*</span><span class="n">tspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span>		<span class="o">*</span><span class="n">r</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">tspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">spi_unregister_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">tegra_dma_free_channel</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">);</span>

	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">BB_LEN</span><span class="p">,</span>
			  <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb</span><span class="p">,</span> <span class="n">tspi</span><span class="o">-&gt;</span><span class="n">rx_bb_phys</span><span class="p">);</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">tspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:spi_tegra&quot;</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">spi_tegra_of_match_table</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra20-spi&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">spi_tegra_of_match_table</span><span class="p">);</span>
<span class="cp">#else </span><span class="cm">/* CONFIG_OF */</span><span class="cp"></span>
<span class="cp">#define spi_tegra_of_match_table NULL</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_OF */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spi_tegra_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span>		<span class="s">&quot;spi_tegra&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span>	<span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">spi_tegra_of_match_table</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span>	<span class="n">spi_tegra_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span>	<span class="n">__devexit_p</span><span class="p">(</span><span class="n">spi_tegra_remove</span><span class="p">),</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">spi_tegra_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
