<p><strong>RTL Owner:</strong> <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a></p><p><strong>DV Owner:</strong> <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a></p><p><strong>DV Open Items from RTL owners prospective: </strong></p><p style="margin-left: 30.0px;">Data width adaptation.(Tb changes completed filled two JIRA)</p><p style="margin-left: 30.0px;">DMI address translation(TBD )</p><p style="margin-left: 30.0px;">Maintenance ops all cases not tested(8/19/2019)</p><p style="margin-left: 30.0px;">Way partitioning - low bug rates.( completed by Aman, will review it)</p><p style="margin-left: 30.0px;">SMC allocation policy.(8/14/2019)</p><p style="margin-left: 30.0px;">SMC primary and secondary bits (8/26/2019)</p><p style="margin-left: 30.0px;">Ordering changes.(8/22/2019)</p><p style="margin-left: 30.0px;">Performance testing. (9/13/2019)</p><p style="margin-left: 30.0px;">Resiliency.(contractor)</p><p><strong>RTL open Items:</strong></p><p style="margin-left: 0.375in;">Tag error handling .</p><p style="margin-left: 0.375in;">Data width adaptation.</p><p style="margin-left: 0.375in;">DTW request interface size. needed for DtwMergeMrd. </p><p style="margin-left: 0.375in;">MRD QOS field. </p><p style="margin-left: 0.375in;"> </p><p><time datetime="2019-08-05" class="date-past">05 Aug 2019</time> </p><p>Attendees: <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><p>Missing: <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a></p><ul><li>Micro Arch spec: out for review 08/06/2019. [<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=Done&amp;linkCreation=true&amp;fromPageId=16159157">Done</a>]</li><li>Jira: 5 assigned to Tso-Wei &amp; 12 assigned to Satya. </li><li>Maestro compile clean form RTL side. <a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=Done&amp;linkCreation=true&amp;fromPageId=16159157">Done</a></li></ul><p><time datetime="2019-08-08" class="date-past">08 Aug 2019</time> </p><p>Attendees: <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Went through JIRAs.</li><li>Scratch pad size base address alignment? 64 byte or SP size. </li><li>Need to update RTL to fix SP size with interleaving issue.  </li></ul><p><time datetime="2019-08-12" class="date-past">12 Aug 2019</time> </p><p>Attendees: <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>SMC allocation policy TB update ETA  08/14</li><li>Data width adaption in bring up. for DTWs &amp; DTRs </li><li>De prioritize error related bugs till mainline function stuff. <br/><br/></li></ul><p><time datetime="2019-08-15" class="date-past">15 Aug 2019</time> </p><p>Attendees: <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Making progress on data width adaptation </li><li>SMC allocation policy TB update ETA  08/16 \[PENDING]</li><li>De prioritize error related bugs till mainline function stuff. <ul><li>Update RTL based on updated specs.  </li></ul></li></ul><p><time datetime="2019-08-22" class="date-past">22 Aug 2019</time> </p><p>Attendees: <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b36e4699649006ae98f7f" href="https://arterisip.atlassian.net/wiki/people/624b36e4699649006ae98f7f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Robin Sik (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b381845ece00069cca8cb" href="https://arterisip.atlassian.net/wiki/people/624b381845ece00069cca8cb?ref=confluence" target="_blank" data-linked-resource-id="791056" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Chien Chen</a>, <a class="confluence-userlink user-mention" data-account-id="624b379b8678e900705d8d60" href="https://arterisip.atlassian.net/wiki/people/624b379b8678e900705d8d60?ref=confluence" target="_blank" data-linked-resource-id="789383" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Kevin Mai</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Making progress on data width adaptation, the ball is in DVs court \[On hold due to Maestro]. </li><li>SMC allocation policy TB update \[On hold due to Maestro].</li><li>Compile &amp; elaboration enabled for 2 configs; pre-push enabled<ul><li><a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> wait till EOD to push in RTL changes.</li></ul></li><li>Cleaning up internal interfaces within RTL. This is to resolve lint issues. </li><li>need to update DV to check for DtwFull and DtwPtl <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a> to file JIRA</li></ul><p><br/><time datetime="2019-08-26" class="date-past">26 Aug 2019</time> </p><p>Attendees:  <a class="confluence-userlink user-mention" data-account-id="624b36e4699649006ae98f7f" href="https://arterisip.atlassian.net/wiki/people/624b36e4699649006ae98f7f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Robin Sik (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b36eb45ece00069cca830" href="https://arterisip.atlassian.net/wiki/people/624b36eb45ece00069cca830?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Tso-Wei Chang (Deactivated)</a>, <a class="confluence-userlink user-mention" data-account-id="624b378ef407980070592335" href="https://arterisip.atlassian.net/wiki/people/624b378ef407980070592335?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Satya Prakash (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Making progress on data width adaptation, the ball is in DVs court \[ETA end of this week]. </li><li>SMC allocation policy TB update \[ETA end of this week].</li><li>Compile &amp; elaboration enabled for 2 configs; pre-push enabled and 18 test cases up and running. </li><li>Will start Resiliency bringup this week.</li><li>DMI fixes for non power of 2 RTT entries in progress. </li><li>Working on Error testing bring up.   </li><li>Cleaning up internal interfaces within RTL. This is to resolve lint issues. </li></ul><p><br/><time datetime="2019-11-20" class="date-past">20 Nov 2019</time> </p><p> </p><ul><li>Went through JIRA issues. </li></ul><p><br/><br/></p><p> </p><p> </p><p> </p>