$date
	Sat Oct 22 23:55:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189736
b1100 !
1"
#189738
b1100 &
b1100 %
1$
#189739
0"
#189742
b110 &
b110 %
#189746
b11 &
b11 %
#189750
b1010 &
b1010 %
#189754
b101 &
b101 %
#189758
b10000 &
b10000 %
#189762
b1000 &
b1000 %
#189766
b100 &
b100 %
#189770
b10 &
b10 %
#189774
b1 &
1#
b1 %
#189778
b0 &
b0 %
0#
0$
#1227871
b10111 !
1"
#1227874
b10111 &
b10111 %
1$
#1227875
0"
#1227878
b1000110 &
b1000110 %
#1227882
b100011 &
b100011 %
#1227886
b1101010 &
b1101010 %
#1227890
b110101 &
b110101 %
#1227894
b10100000 &
b10100000 %
#1227898
b1010000 &
b1010000 %
#1227902
b101000 &
b101000 %
#1227906
b10100 &
b10100 %
#1227910
b1010 &
b1010 %
#1227914
b101 &
b101 %
#1227918
b10000 &
b10000 %
#1227922
b1000 &
b1000 %
#1227926
b100 &
b100 %
#1227930
b10 &
b10 %
#1227934
b1 &
1#
b1 %
#1227938
b0 &
b0 %
0#
0$
#2261366
b1010 &
b1010 %
1$
b1010 !
1"
#2261367
0"
#2261370
b101 &
b101 %
#2261374
b10000 &
b10000 %
#2261378
b1000 &
b1000 %
#2261382
b100 &
b100 %
#2261386
b10 &
b10 %
#2261390
b1 &
1#
b1 %
#2261394
b0 &
b0 %
0#
0$
#4500012
