module module_0 (
    id_1,
    input logic id_2,
    id_3,
    id_4,
    id_5
);
  assign id_2[id_4] = id_3[id_5 : id_2];
  logic id_6;
  id_7 id_8 (
      .id_1(id_6),
      .id_4(id_7)
  );
endmodule
