Classic Timing Analyzer report for sxdl
Wed Mar 17 13:40:03 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.496 ns                                       ; tj           ; fstate.idle ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.068 ns                                      ; fstate.st2   ; t2          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.270 ns                                       ; dp           ; fstate.st3  ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st4 ; fstate.idle ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st4 ; fstate.idle  ; clock      ; clock    ; None                        ; None                      ; 1.792 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st4   ; fstate.idle  ; clock      ; clock    ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st1   ; fstate.st1   ; clock      ; clock    ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st4   ; fstate.st1   ; clock      ; clock    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st3   ; fstate.s_st4 ; clock      ; clock    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st2   ; fstate.s_st3 ; clock      ; clock    ; None                        ; None                      ; 1.325 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st2   ; fstate.st3   ; clock      ; clock    ; None                        ; None                      ; 1.238 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st3 ; fstate.s_st4 ; clock      ; clock    ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st3   ; fstate.st4   ; clock      ; clock    ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st1   ; fstate.s_st2 ; clock      ; clock    ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st1   ; fstate.st2   ; clock      ; clock    ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st2 ; fstate.s_st3 ; clock      ; clock    ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.idle  ; fstate.st1   ; clock      ; clock    ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.idle  ; fstate.idle  ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st4   ; fstate.st4   ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st4 ; fstate.s_st4 ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st3   ; fstate.st3   ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st3 ; fstate.s_st3 ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.st2   ; fstate.st2   ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; fstate.s_st2 ; fstate.s_st2 ; clock      ; clock    ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To           ; To Clock ;
+-------+--------------+------------+------+--------------+----------+
; N/A   ; None         ; 5.496 ns   ; tj   ; fstate.idle  ; clock    ;
; N/A   ; None         ; 5.278 ns   ; tj   ; fstate.st1   ; clock    ;
; N/A   ; None         ; 5.166 ns   ; tj   ; fstate.s_st4 ; clock    ;
; N/A   ; None         ; 5.163 ns   ; tj   ; fstate.s_st3 ; clock    ;
; N/A   ; None         ; 4.718 ns   ; tj   ; fstate.st3   ; clock    ;
; N/A   ; None         ; 4.289 ns   ; tj   ; fstate.st2   ; clock    ;
; N/A   ; None         ; 4.287 ns   ; tj   ; fstate.s_st2 ; clock    ;
; N/A   ; None         ; 4.281 ns   ; tj   ; fstate.st4   ; clock    ;
; N/A   ; None         ; 1.331 ns   ; dp   ; fstate.idle  ; clock    ;
; N/A   ; None         ; 1.010 ns   ; dp   ; fstate.st1   ; clock    ;
; N/A   ; None         ; 1.007 ns   ; dp   ; fstate.s_st4 ; clock    ;
; N/A   ; None         ; 1.001 ns   ; dp   ; fstate.s_st3 ; clock    ;
; N/A   ; None         ; 0.474 ns   ; dp   ; fstate.s_st2 ; clock    ;
; N/A   ; None         ; 0.439 ns   ; dp   ; fstate.st4   ; clock    ;
; N/A   ; None         ; 0.436 ns   ; dp   ; fstate.st2   ; clock    ;
; N/A   ; None         ; 0.358 ns   ; qd   ; fstate.idle  ; clock    ;
; N/A   ; None         ; 0.324 ns   ; qd   ; fstate.st1   ; clock    ;
; N/A   ; None         ; -0.004 ns  ; dp   ; fstate.st3   ; clock    ;
+-------+--------------+------------+------+--------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+--------------+----+------------+
; Slack ; Required tco ; Actual tco ; From         ; To ; From Clock ;
+-------+--------------+------------+--------------+----+------------+
; N/A   ; None         ; 10.068 ns  ; fstate.st2   ; t2 ; clock      ;
; N/A   ; None         ; 9.652 ns   ; fstate.s_st2 ; t2 ; clock      ;
; N/A   ; None         ; 8.296 ns   ; fstate.s_st4 ; t4 ; clock      ;
; N/A   ; None         ; 8.232 ns   ; fstate.s_st3 ; t3 ; clock      ;
; N/A   ; None         ; 8.129 ns   ; fstate.st3   ; t3 ; clock      ;
; N/A   ; None         ; 7.835 ns   ; fstate.st4   ; t4 ; clock      ;
; N/A   ; None         ; 6.824 ns   ; fstate.st1   ; t1 ; clock      ;
+-------+--------------+------------+--------------+----+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To           ; To Clock ;
+---------------+-------------+-----------+------+--------------+----------+
; N/A           ; None        ; 0.270 ns  ; dp   ; fstate.st3   ; clock    ;
; N/A           ; None        ; -0.058 ns ; qd   ; fstate.st1   ; clock    ;
; N/A           ; None        ; -0.092 ns ; qd   ; fstate.idle  ; clock    ;
; N/A           ; None        ; -0.170 ns ; dp   ; fstate.st2   ; clock    ;
; N/A           ; None        ; -0.173 ns ; dp   ; fstate.st4   ; clock    ;
; N/A           ; None        ; -0.208 ns ; dp   ; fstate.s_st2 ; clock    ;
; N/A           ; None        ; -0.735 ns ; dp   ; fstate.s_st3 ; clock    ;
; N/A           ; None        ; -0.741 ns ; dp   ; fstate.s_st4 ; clock    ;
; N/A           ; None        ; -0.744 ns ; dp   ; fstate.st1   ; clock    ;
; N/A           ; None        ; -1.065 ns ; dp   ; fstate.idle  ; clock    ;
; N/A           ; None        ; -4.015 ns ; tj   ; fstate.st4   ; clock    ;
; N/A           ; None        ; -4.021 ns ; tj   ; fstate.s_st2 ; clock    ;
; N/A           ; None        ; -4.023 ns ; tj   ; fstate.st2   ; clock    ;
; N/A           ; None        ; -4.417 ns ; tj   ; fstate.s_st3 ; clock    ;
; N/A           ; None        ; -4.445 ns ; tj   ; fstate.s_st4 ; clock    ;
; N/A           ; None        ; -4.452 ns ; tj   ; fstate.st3   ; clock    ;
; N/A           ; None        ; -5.012 ns ; tj   ; fstate.st1   ; clock    ;
; N/A           ; None        ; -5.230 ns ; tj   ; fstate.idle  ; clock    ;
+---------------+-------------+-----------+------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 17 13:40:03 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sxdl -c sxdl --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 340.02 MHz between source register "fstate.s_st4" and destination register "fstate.idle"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.792 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'fstate.s_st4'
            Info: 2: + IC(0.455 ns) + CELL(0.370 ns) = 0.825 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'Selector0~0'
            Info: 3: + IC(0.657 ns) + CELL(0.202 ns) = 1.684 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; COMB Node = 'Selector0~1'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.792 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 2; REG Node = 'fstate.idle'
            Info: Total cell delay = 0.680 ns ( 37.95 % )
            Info: Total interconnect delay = 1.112 ns ( 62.05 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 2; REG Node = 'fstate.idle'
                Info: Total cell delay = 1.766 ns ( 64.22 % )
                Info: Total interconnect delay = 0.984 ns ( 35.78 % )
            Info: - Longest clock path from clock "clock" to source register is 2.750 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 3; REG Node = 'fstate.s_st4'
                Info: Total cell delay = 1.766 ns ( 64.22 % )
                Info: Total interconnect delay = 0.984 ns ( 35.78 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "fstate.idle" (data pin = "tj", clock pin = "clock") is 5.496 ns
    Info: + Longest pin to register delay is 8.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_141; Fanout = 10; PIN Node = 'tj'
        Info: 2: + IC(5.831 ns) + CELL(0.544 ns) = 7.319 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.657 ns) + CELL(0.202 ns) = 8.178 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 1; COMB Node = 'Selector0~1'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.286 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 2; REG Node = 'fstate.idle'
        Info: Total cell delay = 1.798 ns ( 21.70 % )
        Info: Total interconnect delay = 6.488 ns ( 78.30 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N31; Fanout = 2; REG Node = 'fstate.idle'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
Info: tco from clock "clock" to destination pin "t2" through register "fstate.st2" is 10.068 ns
    Info: + Longest clock path from clock "clock" to source register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 4; REG Node = 'fstate.st2'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N13; Fanout = 4; REG Node = 'fstate.st2'
        Info: 2: + IC(0.742 ns) + CELL(0.319 ns) = 1.061 ns; Loc. = LCCOMB_X1_Y11_N6; Fanout = 1; COMB Node = 't2~0'
        Info: 3: + IC(2.717 ns) + CELL(3.236 ns) = 7.014 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 't2'
        Info: Total cell delay = 3.555 ns ( 50.68 % )
        Info: Total interconnect delay = 3.459 ns ( 49.32 % )
Info: th for register "fstate.st3" (data pin = "dp", clock pin = "clock") is 0.270 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.750 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.841 ns) + CELL(0.666 ns) = 2.750 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 4; REG Node = 'fstate.st3'
        Info: Total cell delay = 1.766 ns ( 64.22 % )
        Info: Total interconnect delay = 0.984 ns ( 35.78 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.786 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 8; PIN Node = 'dp'
        Info: 2: + IC(1.372 ns) + CELL(0.206 ns) = 2.678 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'Selector7~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.786 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 4; REG Node = 'fstate.st3'
        Info: Total cell delay = 1.414 ns ( 50.75 % )
        Info: Total interconnect delay = 1.372 ns ( 49.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Mar 17 13:40:03 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


