{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 11:16:14 2020 " "Info: Processing started: Mon May 11 11:16:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LZE -c LZE --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LZE -c LZE --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register temp_match_len\[0\] register temp_char_nxt\[0\] 74.43 MHz 13.435 ns Internal " "Info: Clock \"clk\" has Internal fmax of 74.43 MHz between source register \"temp_match_len\[0\]\" and destination register \"temp_char_nxt\[0\]\" (period= 13.435 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.213 ns + Longest register register " "Info: + Longest register to register delay is 13.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp_match_len\[0\] 1 REG LCFF_X49_Y41_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y41_N11; Fanout = 11; REG Node = 'temp_match_len\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp_match_len[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.621 ns) 1.095 ns Add1~1 2 COMB LCCOMB_X49_Y41_N0 2 " "Info: 2: + IC(0.474 ns) + CELL(0.621 ns) = 1.095 ns; Loc. = LCCOMB_X49_Y41_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { temp_match_len[0] Add1~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.181 ns Add1~3 3 COMB LCCOMB_X49_Y41_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.181 ns; Loc. = LCCOMB_X49_Y41_N2; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.267 ns Add1~5 4 COMB LCCOMB_X49_Y41_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.267 ns; Loc. = LCCOMB_X49_Y41_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.773 ns Add1~6 5 COMB LCCOMB_X49_Y41_N6 76 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 1.773 ns; Loc. = LCCOMB_X49_Y41_N6; Fanout = 76; COMB Node = 'Add1~6'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~5 Add1~6 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.615 ns) 4.029 ns Mux11~15 6 COMB LCCOMB_X49_Y36_N10 1 " "Info: 6: + IC(1.641 ns) + CELL(0.615 ns) = 4.029 ns; Loc. = LCCOMB_X49_Y36_N10; Fanout = 1; COMB Node = 'Mux11~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { Add1~6 Mux11~15 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 4.596 ns Mux11~16 7 COMB LCCOMB_X49_Y36_N28 1 " "Info: 7: + IC(0.361 ns) + CELL(0.206 ns) = 4.596 ns; Loc. = LCCOMB_X49_Y36_N28; Fanout = 1; COMB Node = 'Mux11~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Mux11~15 Mux11~16 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.366 ns) 6.103 ns Mux11~17 8 COMB LCCOMB_X49_Y37_N20 1 " "Info: 8: + IC(1.141 ns) + CELL(0.366 ns) = 6.103 ns; Loc. = LCCOMB_X49_Y37_N20; Fanout = 1; COMB Node = 'Mux11~17'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { Mux11~16 Mux11~17 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.370 ns) 6.836 ns Mux11~18 9 COMB LCCOMB_X49_Y37_N22 1 " "Info: 9: + IC(0.363 ns) + CELL(0.370 ns) = 6.836 ns; Loc. = LCCOMB_X49_Y37_N22; Fanout = 1; COMB Node = 'Mux11~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { Mux11~17 Mux11~18 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 7.403 ns Mux11~19 10 COMB LCCOMB_X49_Y37_N8 2 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 7.403 ns; Loc. = LCCOMB_X49_Y37_N8; Fanout = 2; COMB Node = 'Mux11~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { Mux11~18 Mux11~19 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.206 ns) 9.432 ns Equal0~5 11 COMB LCCOMB_X48_Y42_N4 1 " "Info: 11: + IC(1.823 ns) + CELL(0.206 ns) = 9.432 ns; Loc. = LCCOMB_X48_Y42_N4; Fanout = 1; COMB Node = 'Equal0~5'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.029 ns" { Mux11~19 Equal0~5 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 10.175 ns Equal0~9 12 COMB LCCOMB_X48_Y42_N20 9 " "Info: 12: + IC(0.373 ns) + CELL(0.370 ns) = 10.175 ns; Loc. = LCCOMB_X48_Y42_N20; Fanout = 9; COMB Node = 'Equal0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { Equal0~5 Equal0~9 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.413 ns) + CELL(0.370 ns) 10.958 ns temp_char_nxt\[0\]~4 13 COMB LCCOMB_X48_Y42_N28 8 " "Info: 13: + IC(0.413 ns) + CELL(0.370 ns) = 10.958 ns; Loc. = LCCOMB_X48_Y42_N28; Fanout = 8; COMB Node = 'temp_char_nxt\[0\]~4'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.783 ns" { Equal0~9 temp_char_nxt[0]~4 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.855 ns) 13.213 ns temp_char_nxt\[0\] 14 REG LCFF_X43_Y42_N21 1 " "Info: 14: + IC(1.400 ns) + CELL(0.855 ns) = 13.213 ns; Loc. = LCFF_X43_Y42_N21; Fanout = 1; REG Node = 'temp_char_nxt\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { temp_char_nxt[0]~4 temp_char_nxt[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.863 ns ( 36.80 % ) " "Info: Total cell delay = 4.863 ns ( 36.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.350 ns ( 63.20 % ) " "Info: Total interconnect delay = 8.350 ns ( 63.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.213 ns" { temp_match_len[0] Add1~1 Add1~3 Add1~5 Add1~6 Mux11~15 Mux11~16 Mux11~17 Mux11~18 Mux11~19 Equal0~5 Equal0~9 temp_char_nxt[0]~4 temp_char_nxt[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.213 ns" { temp_match_len[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~6 {} Mux11~15 {} Mux11~16 {} Mux11~17 {} Mux11~18 {} Mux11~19 {} Equal0~5 {} Equal0~9 {} temp_char_nxt[0]~4 {} temp_char_nxt[0] {} } { 0.000ns 0.474ns 0.000ns 0.000ns 0.000ns 1.641ns 0.361ns 1.141ns 0.363ns 0.361ns 1.823ns 0.373ns 0.413ns 1.400ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.506ns 0.615ns 0.206ns 0.366ns 0.370ns 0.206ns 0.206ns 0.370ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.042 ns - Smallest " "Info: - Smallest clock skew is 0.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.322 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.666 ns) 3.322 ns temp_char_nxt\[0\] 3 REG LCFF_X43_Y42_N21 1 " "Info: 3: + IC(1.421 ns) + CELL(0.666 ns) = 3.322 ns; Loc. = LCFF_X43_Y42_N21; Fanout = 1; REG Node = 'temp_char_nxt\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { clk~clkctrl temp_char_nxt[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.16 % ) " "Info: Total cell delay = 1.766 ns ( 53.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.556 ns ( 46.84 % ) " "Info: Total interconnect delay = 1.556 ns ( 46.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { clk clk~clkctrl temp_char_nxt[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { clk {} clk~combout {} clk~clkctrl {} temp_char_nxt[0] {} } { 0.000ns 0.000ns 0.135ns 1.421ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.280 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.379 ns) + CELL(0.666 ns) 3.280 ns temp_match_len\[0\] 3 REG LCFF_X49_Y41_N11 11 " "Info: 3: + IC(1.379 ns) + CELL(0.666 ns) = 3.280 ns; Loc. = LCFF_X49_Y41_N11; Fanout = 11; REG Node = 'temp_match_len\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { clk~clkctrl temp_match_len[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.84 % ) " "Info: Total cell delay = 1.766 ns ( 53.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.514 ns ( 46.16 % ) " "Info: Total interconnect delay = 1.514 ns ( 46.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { clk clk~clkctrl temp_match_len[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[0] {} } { 0.000ns 0.000ns 0.135ns 1.379ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { clk clk~clkctrl temp_char_nxt[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { clk {} clk~combout {} clk~clkctrl {} temp_char_nxt[0] {} } { 0.000ns 0.000ns 0.135ns 1.421ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { clk clk~clkctrl temp_match_len[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[0] {} } { 0.000ns 0.000ns 0.135ns 1.379ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.213 ns" { temp_match_len[0] Add1~1 Add1~3 Add1~5 Add1~6 Mux11~15 Mux11~16 Mux11~17 Mux11~18 Mux11~19 Equal0~5 Equal0~9 temp_char_nxt[0]~4 temp_char_nxt[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.213 ns" { temp_match_len[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~6 {} Mux11~15 {} Mux11~16 {} Mux11~17 {} Mux11~18 {} Mux11~19 {} Equal0~5 {} Equal0~9 {} temp_char_nxt[0]~4 {} temp_char_nxt[0] {} } { 0.000ns 0.474ns 0.000ns 0.000ns 0.000ns 1.641ns 0.361ns 1.141ns 0.363ns 0.361ns 1.823ns 0.373ns 0.413ns 1.400ns } { 0.000ns 0.621ns 0.086ns 0.086ns 0.506ns 0.615ns 0.206ns 0.366ns 0.370ns 0.206ns 0.206ns 0.370ns 0.370ns 0.855ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.322 ns" { clk clk~clkctrl temp_char_nxt[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.322 ns" { clk {} clk~combout {} clk~clkctrl {} temp_char_nxt[0] {} } { 0.000ns 0.000ns 0.135ns 1.421ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.280 ns" { clk clk~clkctrl temp_match_len[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.280 ns" { clk {} clk~combout {} clk~clkctrl {} temp_match_len[0] {} } { 0.000ns 0.000ns 0.135ns 1.379ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "search_buff_idx\[1\] code_pos\[0\] clk 10.329 ns register " "Info: tsu for register \"search_buff_idx\[1\]\" (data pin = \"code_pos\[0\]\", clock pin = \"clk\") is 10.329 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.623 ns + Longest pin register " "Info: + Longest pin to register delay is 13.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns code_pos\[0\] 1 PIN PIN_H17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_H17; Fanout = 2; PIN Node = 'code_pos\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_pos[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 6 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.322 ns) + CELL(0.624 ns) 7.850 ns Add16~0 2 COMB LCCOMB_X53_Y38_N4 3 " "Info: 2: + IC(6.322 ns) + CELL(0.624 ns) = 7.850 ns; Loc. = LCCOMB_X53_Y38_N4; Fanout = 3; COMB Node = 'Add16~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { code_pos[0] Add16~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.706 ns) 8.935 ns Add17~1 3 COMB LCCOMB_X53_Y38_N14 2 " "Info: 3: + IC(0.379 ns) + CELL(0.706 ns) = 8.935 ns; Loc. = LCCOMB_X53_Y38_N14; Fanout = 2; COMB Node = 'Add17~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.085 ns" { Add16~0 Add17~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.441 ns Add17~2 4 COMB LCCOMB_X53_Y38_N16 1 " "Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 9.441 ns; Loc. = LCCOMB_X53_Y38_N16; Fanout = 1; COMB Node = 'Add17~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add17~1 Add17~2 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.206 ns) 11.061 ns Selector267~0 5 COMB LCCOMB_X48_Y37_N30 1 " "Info: 5: + IC(1.414 ns) + CELL(0.206 ns) = 11.061 ns; Loc. = LCCOMB_X48_Y37_N30; Fanout = 1; COMB Node = 'Selector267~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { Add17~2 Selector267~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.624 ns) 13.515 ns Selector267~1 6 COMB LCCOMB_X54_Y38_N16 1 " "Info: 6: + IC(1.830 ns) + CELL(0.624 ns) = 13.515 ns; Loc. = LCCOMB_X54_Y38_N16; Fanout = 1; COMB Node = 'Selector267~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.454 ns" { Selector267~0 Selector267~1 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.623 ns search_buff_idx\[1\] 7 REG LCFF_X54_Y38_N17 11 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 13.623 ns; Loc. = LCFF_X54_Y38_N17; Fanout = 11; REG Node = 'search_buff_idx\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector267~1 search_buff_idx[1] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.678 ns ( 27.00 % ) " "Info: Total cell delay = 3.678 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.945 ns ( 73.00 % ) " "Info: Total interconnect delay = 9.945 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.623 ns" { code_pos[0] Add16~0 Add17~1 Add17~2 Selector267~0 Selector267~1 search_buff_idx[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.623 ns" { code_pos[0] {} code_pos[0]~combout {} Add16~0 {} Add17~1 {} Add17~2 {} Selector267~0 {} Selector267~1 {} search_buff_idx[1] {} } { 0.000ns 0.000ns 6.322ns 0.379ns 0.000ns 1.414ns 1.830ns 0.000ns } { 0.000ns 0.904ns 0.624ns 0.706ns 0.506ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.254 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.666 ns) 3.254 ns search_buff_idx\[1\] 3 REG LCFF_X54_Y38_N17 11 " "Info: 3: + IC(1.353 ns) + CELL(0.666 ns) = 3.254 ns; Loc. = LCFF_X54_Y38_N17; Fanout = 11; REG Node = 'search_buff_idx\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { clk~clkctrl search_buff_idx[1] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.27 % ) " "Info: Total cell delay = 1.766 ns ( 54.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.488 ns ( 45.73 % ) " "Info: Total interconnect delay = 1.488 ns ( 45.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { clk clk~clkctrl search_buff_idx[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.254 ns" { clk {} clk~combout {} clk~clkctrl {} search_buff_idx[1] {} } { 0.000ns 0.000ns 0.135ns 1.353ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.623 ns" { code_pos[0] Add16~0 Add17~1 Add17~2 Selector267~0 Selector267~1 search_buff_idx[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "13.623 ns" { code_pos[0] {} code_pos[0]~combout {} Add16~0 {} Add17~1 {} Add17~2 {} Selector267~0 {} Selector267~1 {} search_buff_idx[1] {} } { 0.000ns 0.000ns 6.322ns 0.379ns 0.000ns 1.414ns 1.830ns 0.000ns } { 0.000ns 0.904ns 0.624ns 0.706ns 0.506ns 0.206ns 0.624ns 0.108ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.254 ns" { clk clk~clkctrl search_buff_idx[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.254 ns" { clk {} clk~combout {} clk~clkctrl {} search_buff_idx[1] {} } { 0.000ns 0.000ns 0.135ns 1.353ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk offset\[0\] offset\[0\]~reg0 12.161 ns register " "Info: tco from clock \"clk\" to destination pin \"offset\[0\]\" through register \"offset\[0\]~reg0\" is 12.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.332 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.666 ns) 3.332 ns offset\[0\]~reg0 3 REG LCFF_X45_Y43_N9 1 " "Info: 3: + IC(1.431 ns) + CELL(0.666 ns) = 3.332 ns; Loc. = LCFF_X45_Y43_N9; Fanout = 1; REG Node = 'offset\[0\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { clk~clkctrl offset[0]~reg0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.00 % ) " "Info: Total cell delay = 1.766 ns ( 53.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 47.00 % ) " "Info: Total interconnect delay = 1.566 ns ( 47.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl offset[0]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} offset[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.525 ns + Longest register pin " "Info: + Longest register to pin delay is 8.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns offset\[0\]~reg0 1 REG LCFF_X45_Y43_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y43_N9; Fanout = 1; REG Node = 'offset\[0\]~reg0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { offset[0]~reg0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.289 ns) + CELL(3.236 ns) 8.525 ns offset\[0\] 2 PIN PIN_AK14 0 " "Info: 2: + IC(5.289 ns) + CELL(3.236 ns) = 8.525 ns; Loc. = PIN_AK14; Fanout = 0; PIN Node = 'offset\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { offset[0]~reg0 offset[0] } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 63 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 37.96 % ) " "Info: Total cell delay = 3.236 ns ( 37.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.289 ns ( 62.04 % ) " "Info: Total interconnect delay = 5.289 ns ( 62.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { offset[0]~reg0 offset[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { offset[0]~reg0 {} offset[0] {} } { 0.000ns 5.289ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.332 ns" { clk clk~clkctrl offset[0]~reg0 } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.332 ns" { clk {} clk~combout {} clk~clkctrl {} offset[0]~reg0 {} } { 0.000ns 0.000ns 0.135ns 1.431ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { offset[0]~reg0 offset[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { offset[0]~reg0 {} offset[0] {} } { 0.000ns 5.289ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "curr_state.COPY_STR code_valid clk 0.104 ns register " "Info: th for register \"curr_state.COPY_STR\" (data pin = \"code_valid\", clock pin = \"clk\") is 0.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.289 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 328 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 328; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 3 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.666 ns) 3.289 ns curr_state.COPY_STR 3 REG LCFF_X44_Y39_N25 49 " "Info: 3: + IC(1.388 ns) + CELL(0.666 ns) = 3.289 ns; Loc. = LCFF_X44_Y39_N25; Fanout = 49; REG Node = 'curr_state.COPY_STR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clk~clkctrl curr_state.COPY_STR } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.69 % ) " "Info: Total cell delay = 1.766 ns ( 53.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.523 ns ( 46.31 % ) " "Info: Total interconnect delay = 1.523 ns ( 46.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { clk clk~clkctrl curr_state.COPY_STR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.289 ns" { clk {} clk~combout {} clk~clkctrl {} curr_state.COPY_STR {} } { 0.000ns 0.000ns 0.135ns 1.388ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.491 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.070 ns) 1.070 ns code_valid 1 PIN PIN_G15 6 " "Info: 1: + IC(0.000 ns) + CELL(1.070 ns) = 1.070 ns; Loc. = PIN_G15; Fanout = 6; PIN Node = 'code_valid'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { code_valid } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 5 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.206 ns) 3.383 ns Selector304~0 2 COMB LCCOMB_X44_Y39_N24 1 " "Info: 2: + IC(2.107 ns) + CELL(0.206 ns) = 3.383 ns; Loc. = LCCOMB_X44_Y39_N24; Fanout = 1; COMB Node = 'Selector304~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.313 ns" { code_valid Selector304~0 } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.491 ns curr_state.COPY_STR 3 REG LCFF_X44_Y39_N25 49 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.491 ns; Loc. = LCFF_X44_Y39_N25; Fanout = 49; REG Node = 'curr_state.COPY_STR'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector304~0 curr_state.COPY_STR } "NODE_NAME" } } { "../LZE.v" "" { Text "D:/Code/git/DIGITAL-IC-DESIGN/LZ77/LZE.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 39.64 % ) " "Info: Total cell delay = 1.384 ns ( 39.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.107 ns ( 60.36 % ) " "Info: Total interconnect delay = 2.107 ns ( 60.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { code_valid Selector304~0 curr_state.COPY_STR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { code_valid {} code_valid~combout {} Selector304~0 {} curr_state.COPY_STR {} } { 0.000ns 0.000ns 2.107ns 0.000ns } { 0.000ns 1.070ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.289 ns" { clk clk~clkctrl curr_state.COPY_STR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.289 ns" { clk {} clk~combout {} clk~clkctrl {} curr_state.COPY_STR {} } { 0.000ns 0.000ns 0.135ns 1.388ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.491 ns" { code_valid Selector304~0 curr_state.COPY_STR } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "3.491 ns" { code_valid {} code_valid~combout {} Selector304~0 {} curr_state.COPY_STR {} } { 0.000ns 0.000ns 2.107ns 0.000ns } { 0.000ns 1.070ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 11:16:14 2020 " "Info: Processing ended: Mon May 11 11:16:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
