 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Mon Jun 22 16:42:53 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             14.000
  Critical Path Length:         1.658
  Critical Path Slack:          8.145
  Critical Path Clk Period:    20.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.389
  No. of Hold Violations:    1043.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         41
  Hierarchical Port Count:       4393
  Leaf Cell Count:              18148
  Buf/Inv Cell Count:            2879
  Buf Cell Count:                 530
  Inv Cell Count:                2349
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     14222
  Sequential Cell Count:         3926
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       29457.600
  Noncombinational Area:    33910.401
  Buf/Inv Area:              2933.440
  Total Buffer Area:          678.400
  Total Inverter Area:       2255.040
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                63368.001
  Design Area:              63368.001


  Design Rules
  -----------------------------------
  Total Number of Nets:         19830
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.287
  Logic Optimization:                 1.033
  Mapping Optimization:              10.763
  -----------------------------------------
  Overall Compile Time:              36.824
  Overall Compile Wall Clock Time:   23.149

  --------------------------------------------------------------------

  Design  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.010  TNS: 10.389  Number of Violating Paths: 1043

  --------------------------------------------------------------------


1
