# Modular-Adder-and-Subtractor
Abstractive (python) and hardware (verilog) implementation of modular adder and subtractor for arbitrali moduli
