{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 04:31:31 2022 " "Info: Processing started: Tue Apr 05 04:31:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp1 -c exp1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp1 -c exp1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register nextState\[1\]~reg0 nextState\[2\]~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"nextState\[1\]~reg0\" and destination register \"nextState\[2\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.723 ns + Longest register register " "Info: + Longest register to register delay is 0.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nextState\[1\]~reg0 1 REG LCFF_X1_Y6_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 5; REG Node = 'nextState\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextState[1]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.228 ns) 0.568 ns nextState~348 2 COMB LCCOMB_X1_Y6_N22 1 " "Info: 2: + IC(0.340 ns) + CELL(0.228 ns) = 0.568 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'nextState~348'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { nextState[1]~reg0 nextState~348 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.723 ns nextState\[2\]~reg0 3 REG LCFF_X1_Y6_N23 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.723 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'nextState\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { nextState~348 nextState[2]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.383 ns ( 52.97 % ) " "Info: Total cell delay = 0.383 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.340 ns ( 47.03 % ) " "Info: Total interconnect delay = 0.340 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { nextState[1]~reg0 nextState~348 nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.723 ns" { nextState[1]~reg0 {} nextState~348 {} nextState[2]~reg0 {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.464 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns nextState\[2\]~reg0 3 REG LCFF_X1_Y6_N23 5 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'nextState\[2\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl nextState[2]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.464 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns nextState\[1\]~reg0 3 REG LCFF_X1_Y6_N27 5 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 5; REG Node = 'nextState\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { nextState[1]~reg0 nextState~348 nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.723 ns" { nextState[1]~reg0 {} nextState~348 {} nextState[2]~reg0 {} } { 0.000ns 0.340ns 0.000ns } { 0.000ns 0.228ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { nextState[2]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { nextState[2]~reg0 {} } {  } {  } "" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "presentState\[0\]~reg0 reset clock 3.478 ns register " "Info: tsu for register \"presentState\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 3.478 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.852 ns + Longest pin register " "Info: + Longest pin to register delay is 5.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns reset 1 PIN PIN_F17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F17; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.524 ns) + CELL(0.346 ns) 5.697 ns presentState~51 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(4.524 ns) + CELL(0.346 ns) = 5.697 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'presentState~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { reset presentState~51 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.852 ns presentState\[0\]~reg0 3 REG LCFF_X1_Y6_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.852 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'presentState\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { presentState~51 presentState[0]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 22.69 % ) " "Info: Total cell delay = 1.328 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.524 ns ( 77.31 % ) " "Info: Total interconnect delay = 4.524 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { reset presentState~51 presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { reset {} reset~combout {} presentState~51 {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 4.524ns 0.000ns } { 0.000ns 0.827ns 0.346ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.464 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns presentState\[0\]~reg0 3 REG LCFF_X1_Y6_N19 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'presentState\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { reset presentState~51 presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.852 ns" { reset {} reset~combout {} presentState~51 {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 4.524ns 0.000ns } { 0.000ns 0.827ns 0.346ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock presentState\[0\] presentState\[0\]~reg0 7.029 ns register " "Info: tco from clock \"clock\" to destination pin \"presentState\[0\]\" through register \"presentState\[0\]~reg0\" is 7.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.464 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns presentState\[0\]~reg0 3 REG LCFF_X1_Y6_N19 1 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'presentState\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.471 ns + Longest register pin " "Info: + Longest register to pin delay is 4.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns presentState\[0\]~reg0 1 REG LCFF_X1_Y6_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N19; Fanout = 1; REG Node = 'presentState\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { presentState[0]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.337 ns) + CELL(2.134 ns) 4.471 ns presentState\[0\] 2 PIN PIN_R3 0 " "Info: 2: + IC(2.337 ns) + CELL(2.134 ns) = 4.471 ns; Loc. = PIN_R3; Fanout = 0; PIN Node = 'presentState\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { presentState[0]~reg0 presentState[0] } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 47.73 % ) " "Info: Total cell delay = 2.134 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.337 ns ( 52.27 % ) " "Info: Total interconnect delay = 2.337 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { presentState[0]~reg0 presentState[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.471 ns" { presentState[0]~reg0 {} presentState[0] {} } { 0.000ns 2.337ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl presentState[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} presentState[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { presentState[0]~reg0 presentState[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.471 ns" { presentState[0]~reg0 {} presentState[0] {} } { 0.000ns 2.337ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "nextState\[1\]~reg0 w clock -2.240 ns register " "Info: th for register \"nextState\[1\]~reg0\" (data pin = \"w\", clock pin = \"clock\") is -2.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.464 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 6 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns nextState\[1\]~reg0 3 REG LCFF_X1_Y6_N27 5 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 5; REG Node = 'nextState\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.853 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns w 1 PIN PIN_R18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R18; Fanout = 3; PIN Node = 'w'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(0.366 ns) 4.698 ns nextState~349 2 COMB LCCOMB_X1_Y6_N26 1 " "Info: 2: + IC(3.522 ns) + CELL(0.366 ns) = 4.698 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 1; COMB Node = 'nextState~349'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.888 ns" { w nextState~349 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.853 ns nextState\[1\]~reg0 3 REG LCFF_X1_Y6_N27 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.853 ns; Loc. = LCFF_X1_Y6_N27; Fanout = 5; REG Node = 'nextState\[1\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { nextState~349 nextState[1]~reg0 } "NODE_NAME" } } { "exp1.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab exp 1-3 exercise/lab3 exercise/exp1/exp1.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 27.43 % ) " "Info: Total cell delay = 1.331 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 72.57 % ) " "Info: Total interconnect delay = 3.522 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { w nextState~349 nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { w {} w~combout {} nextState~349 {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 3.522ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.853 ns" { w nextState~349 nextState[1]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.853 ns" { w {} w~combout {} nextState~349 {} nextState[1]~reg0 {} } { 0.000ns 0.000ns 3.522ns 0.000ns } { 0.000ns 0.810ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 04:31:32 2022 " "Info: Processing ended: Tue Apr 05 04:31:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
