#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 19 01:45:25 2023
# Process ID: 16420
# Current directory: C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1
# Command line: vivado.exe -log hdmi_vga_vp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_0_0.tcl
# Log file: C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.vds
# Journal file: C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 16867 MB
#-----------------------------------------------------------
source hdmi_vga_vp_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Wiktor/Downloads/SR_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.cache/ip 
Command: synth_design -top hdmi_vga_vp_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29540
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.234 ; gain = 406.969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_0_0' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'multiply_18bit' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/synth/multiply_18bit.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/synth/multiply_18bit.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/synth/multiply_18bit.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/synth/multiply_18bit.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'multiply_18bit' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/multiply_18bit/synth/multiply_18bit.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:124]
INFO: [Synth 8-6157] synthesizing module 'delay_singular' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:157]
INFO: [Synth 8-6155] done synthesizing module 'delay_singular' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:157]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:124]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized0' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:124]
INFO: [Synth 8-6157] synthesizing module 'delay_singular__parameterized0' [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:157]
INFO: [Synth 8-6155] done synthesizing module 'delay_singular__parameterized0' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:157]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized0' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:124]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'thresholding' [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/new/thresholding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thresholding' (0#1) [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/new/thresholding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_0_0' (0#1) [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/synth/hdmi_vga_vp_0_0.v:53]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:38]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:38]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:38]
WARNING: [Synth 8-3848] Net de_mux[4] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:38]
WARNING: [Synth 8-3848] Net de_mux[3] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:38]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:39]
WARNING: [Synth 8-3848] Net hsync_mux[6] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:39]
WARNING: [Synth 8-3848] Net hsync_mux[5] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:39]
WARNING: [Synth 8-3848] Net hsync_mux[4] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:39]
WARNING: [Synth 8-3848] Net hsync_mux[3] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:39]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:40]
WARNING: [Synth 8-3848] Net vsync_mux[6] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:40]
WARNING: [Synth 8-3848] Net vsync_mux[5] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:40]
WARNING: [Synth 8-3848] Net vsync_mux[4] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:40]
WARNING: [Synth 8-3848] Net vsync_mux[3] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:40]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:37]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:37]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:37]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:37]
WARNING: [Synth 8-3848] Net rgb_mux[3] in module/entity vp does not have driver. [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v:37]
WARNING: [Synth 8-7129] Port pixel_in[23] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[22] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[21] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[20] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[19] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[18] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[17] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_in[16] in module thresholding is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[47] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[46] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[45] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[44] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[43] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[42] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[41] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[40] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[39] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[38] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[37] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[36] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[35] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[34] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[33] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[32] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[31] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[30] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[29] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[28] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[27] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[26] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[25] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[3] in module dsp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.871 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.871 ; gain = 555.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1353.871 ; gain = 555.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1353.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1407.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1408.039 ; gain = 0.043
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/mul_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_20. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hehe_i/inst/add_22. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | ((A*B')')'  | 16     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 17     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 14     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 30     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 30     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 17     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 17     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 30     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A*B')')'  | 30     | 8      | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT1    |     2|
|3     |LUT2    |    48|
|4     |LUT3    |     1|
|5     |LUT5    |     5|
|6     |LUT6    |    27|
|7     |MUXCY   |    56|
|8     |SRL16E  |     3|
|9     |XORCY   |    64|
|10    |FDRE    |    78|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1408.039 ; gain = 555.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1408.039 ; gain = 609.773
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1408.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances

Synth Design complete, checksum: 5209b9ca
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1408.039 ; gain = 989.902
INFO: [Coretcl 2-1174] Renamed 101 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.runs/hdmi_vga_vp_0_0_synth_1/hdmi_vga_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_0_0_utilization_synth.rpt -pb hdmi_vga_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 01:46:10 2023...
