// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_bias1_H__
#define __myip_v1_0_HLS_bias1_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_bias1_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_bias1_ram) {
        ram[0] = "0b00111101110110100100011111001110";
        ram[1] = "0b10111011011111000010011101000001";
        ram[2] = "0b00111110000000001010110010110101";
        ram[3] = "0b00111101100110010110010101101000";
        ram[4] = "0b00111110000101100010010101010001";
        ram[5] = "0b10111100001110000001011001110001";
        ram[6] = "0b00111101101111101001010001110000";
        ram[7] = "0b10111001011110001100001011001110";
        ram[8] = "0b10111101110001001010110111010101";
        ram[9] = "0b10111110000111101011110000111111";
        ram[10] = "0b00111110001001010101000010000101";
        ram[11] = "0b10111101110110010010100011010101";
        ram[12] = "0b10111110001110111110000110110101";
        ram[13] = "0b00111110010101000000011010011010";
        ram[14] = "0b00111110100001000000101000001001";
        ram[15] = "0b00111101100111000010100110011100";
        ram[16] = "0b00111101110101101111010011000110";
        ram[17] = "0b10111101000000110101111110100011";
        ram[18] = "0b00111101111011011000111010001111";
        ram[19] = "0b10111101100010011110110111011110";
        ram[20] = "0b00111101100011111111001111000111";
        ram[21] = "0b00111110100101101010101100010100";
        ram[22] = "0b10111101001101001110010100111010";
        ram[23] = "0b10111101101000010011101100001111";
        ram[24] = "0b10111101101010100100011100001101";
        ram[25] = "0b10111101110000010011100111100010";
        ram[26] = "0b00111110001111100001110001101000";
        ram[27] = "0b00111110001000100000000101101000";
        ram[28] = "0b00111110001000110011110111000011";
        ram[29] = "0b10111011010110000100010101111001";
        ram[30] = "0b00111101111111010101001101101011";
        ram[31] = "0b00111110000011101101011110011000";
        ram[32] = "0b00111110000000000110110110000000";
        ram[33] = "0b00111101111101111100010011111010";
        ram[34] = "0b10111101110000001100010110110101";
        ram[35] = "0b00111110000001000100100100001100";
        ram[36] = "0b00111101011101111011011100100110";
        ram[37] = "0b00111101111011000010010011010101";
        ram[38] = "0b00111110000101011101101101000111";
        ram[39] = "0b00111110001000110001000111010011";
        ram[40] = "0b00111101110000010111010010100100";
        ram[41] = "0b00111110000111110011000100000101";
        ram[42] = "0b10111101001111011101110110111100";
        ram[43] = "0b00111101011101010000100110111111";
        ram[44] = "0b00111100100000011000100010011011";
        ram[45] = "0b00111110010010011101101101111011";
        ram[46] = "0b10111110000001000111111111011000";
        ram[47] = "0b00111110010000001110010011110011";
        ram[48] = "0b00111110100100010101101111100111";
        ram[49] = "0b00111110000111001100111100100101";
        ram[50] = "0b00111110000010101110011000011100";
        ram[51] = "0b00111101001111111110000001101010";
        ram[52] = "0b10111101111111100111111101111100";
        ram[53] = "0b00111101001111000001100100101110";
        ram[54] = "0b00111110100010010101000001100001";
        ram[55] = "0b10111101000110110101110100101010";
        ram[56] = "0b00111101000110001110100100101000";
        ram[57] = "0b00111110000001011110110001111101";
        ram[58] = "0b00111101110100000110110010011001";
        ram[59] = "0b10111101110110100100100010100011";
        ram[60] = "0b00111101101111010001111110100001";
        ram[61] = "0b00111101110011010100010010111000";
        ram[62] = "0b00111110011011111011011111000001";
        ram[63] = "0b00111100001111001100010000001101";
        ram[64] = "0b00111100000110001111010100101100";
        ram[65] = "0b00111110001011000011100010101110";
        ram[66] = "0b10111101100100110101110100010000";
        ram[67] = "0b10111100111001001001100001110101";
        ram[68] = "0b00111101100000010011111011111000";
        ram[69] = "0b00111101100101001000110100001111";
        ram[70] = "0b10111100111111011001111101110100";
        ram[71] = "0b00111110001111001100000100001001";
        ram[72] = "0b00111100110000110110011010010001";
        ram[73] = "0b00111100101111001100100011110011";
        ram[74] = "0b10111101101001111100010001111001";
        ram[75] = "0b10111101000000100000011110111100";
        ram[76] = "0b10111011110010111011011011111010";
        ram[77] = "0b00111110010001011001010101010001";
        ram[78] = "0b10111100101001001010010010110001";
        ram[79] = "0b10111101000001010011100111110010";
        ram[80] = "0b10111101101010111000101001011010";
        ram[81] = "0b00111100101100111111100110000000";
        ram[82] = "0b00111101001001011110111100011101";
        ram[83] = "0b10111101010101101001100001011000";
        ram[84] = "0b00111110100010110101010011010001";
        ram[85] = "0b10111101101000010001001111011110";
        ram[86] = "0b10111101001100000110110000111000";
        ram[87] = "0b00111101000001101000000001111110";
        ram[88] = "0b00111101011001010100100011000000";
        ram[89] = "0b00111010000010000000111110111010";
        ram[90] = "0b00111101101011100111100111010110";
        ram[91] = "0b00111110011011000000000010100010";
        ram[92] = "0b10111100111000011101101011101101";
        ram[93] = "0b10111110001100101001101110010011";
        ram[94] = "0b00111101111010011000100101111000";
        ram[95] = "0b10111110000111100000111000001010";
        ram[96] = "0b00111110011101001000011110101010";
        ram[97] = "0b00111101011001000110011101000111";
        ram[98] = "0b10111110001111101100001010000100";
        ram[99] = "0b00111101000011111110011010101110";
        ram[100] = "0b10111110010111000101101001100001";
        ram[101] = "0b00111100100111111101010111100101";
        ram[102] = "0b10111100111000101001000100000001";
        ram[103] = "0b10111100100101010001011000011000";
        ram[104] = "0b10111101010100001100111011100100";
        ram[105] = "0b00111101010011100100011100100001";
        ram[106] = "0b00111101001010111001010111110011";
        ram[107] = "0b10111101010001111000101000000110";
        ram[108] = "0b00111110011010001011110110010100";
        ram[109] = "0b00111100001101000110011100101110";
        ram[110] = "0b10111101011111011001101111000110";
        ram[111] = "0b10111101011111111000111110100011";
        ram[112] = "0b00111110010110110010100110010001";
        ram[113] = "0b00111110000010101001000100100000";
        ram[114] = "0b00111110001100001100010001110110";
        ram[115] = "0b00111101101011001001100001110001";
        ram[116] = "0b10111101101000101010001000100100";
        ram[117] = "0b00111101101000011111011000100110";
        ram[118] = "0b00111110011110111010011101110010";
        ram[119] = "0b00111100010000110110000010010101";
        ram[120] = "0b10111101101110010111110010110100";
        ram[121] = "0b00111101110001011011101111100100";
        ram[122] = "0b00111101101001000010101101011000";
        ram[123] = "0b00111110000001100111001011001011";
        ram[124] = "0b00111110001001011110100111110010";
        ram[125] = "0b00111110010110110100000001101011";
        ram[126] = "0b10111101101000110100101100101111";
        ram[127] = "0b00111101101010101101000100110001";
        ram[128] = "0b10111110001010000000000001000100";
        ram[129] = "0b10111101100001010110101100010100";
        ram[130] = "0b10111101001010100101110100100001";
        ram[131] = "0b10111100000001110000111000001111";
        ram[132] = "0b00111110000011010100110100101111";
        ram[133] = "0b00111101111011011111000110011100";
        ram[134] = "0b00111110000000000110101111100110";
        ram[135] = "0b00111110011010001100100101010000";
        ram[136] = "0b00111101111011100010011110100011";
        ram[137] = "0b00111110000101110101101100001101";
        ram[138] = "0b00111110001001100101111111000001";
        ram[139] = "0b00111110000101001101011010111010";
        ram[140] = "0b00111101101100011010100000001110";
        ram[141] = "0b00111101110000111001111100001101";
        ram[142] = "0b00111101110000001101011101010010";
        ram[143] = "0b10111101001000101111110010011100";
        ram[144] = "0b00111101010000100011100010110000";
        ram[145] = "0b00111101101111000010111100011111";
        ram[146] = "0b00111110100000100001000100110011";
        ram[147] = "0b00111101111011010101010111010010";
        ram[148] = "0b00111101100111100000110101110110";
        ram[149] = "0b00111110011011100010000101000100";
        ram[150] = "0b10111101010001101011111000000010";
        ram[151] = "0b10111101100000101001110100100111";
        ram[152] = "0b00111101111010011101010110000010";
        ram[153] = "0b10111110000001111010100111110001";
        ram[154] = "0b10111101111100011101001100011001";
        ram[155] = "0b00111110000100101110001001101000";
        ram[156] = "0b00111110010101010100110100000101";
        ram[157] = "0b00111110010010000101000111010010";
        ram[158] = "0b00111110000100100111011100011110";
        ram[159] = "0b00111110010010110111001011100101";
        ram[160] = "0b10111100101111001000101111111000";
        ram[161] = "0b00111101101010000110011100110001";
        ram[162] = "0b10111110001101000010001110110110";
        ram[163] = "0b00111110001001110101100111110000";
        ram[164] = "0b10111101001001010101010010011001";
        ram[165] = "0b10111100010000011110100101100101";
        ram[166] = "0b00111101001011101011000110100000";
        ram[167] = "0b10111101111100100000111101101101";
        ram[168] = "0b00111110011110101010011010100100";
        ram[169] = "0b00111110100010100001011000111000";
        ram[170] = "0b10111100111101110111111011001100";
        ram[171] = "0b00111101111101010101100011110101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_bias1) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_bias1_ram* meminst;


SC_CTOR(myip_v1_0_HLS_bias1) {
meminst = new myip_v1_0_HLS_bias1_ram("myip_v1_0_HLS_bias1_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_bias1() {
    delete meminst;
}


};//endmodule
#endif
