// Seed: 2136348129
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_0  = 32'd67,
    parameter id_15 = 32'd5,
    parameter id_17 = 32'd28,
    parameter id_3  = 32'd27
) (
    output wand _id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 _id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    output logic id_8,
    output supply0 id_9,
    output wire id_10,
    input wire id_11,
    input tri0 id_12,
    input wand id_13,
    output supply0 id_14,
    input wand _id_15,
    output wire id_16,
    input supply0 _id_17,
    output tri1 id_18,
    input uwire id_19
);
  wire [id_17 : id_3] id_21;
  always @((id_13) or negedge 1) id_8 = -1;
  logic [-  id_0 : 1] id_22 = (1);
  logic [-1 : id_15] id_23, id_24;
  wire id_25;
  ;
  module_0 modCall_1 (
      id_24,
      id_22,
      id_22,
      id_22,
      id_25
  );
endmodule
