

================================================================
== Vivado HLS Report for 'leds_controller'
================================================================
* Date:           Thu May 27 15:55:05 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_leds_controller
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.46|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    255|    137|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    191|    145|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     54|
|Register         |        -|      -|    115|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    561|    336|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|      1|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |leds_controller_mbkb_U0  |leds_controller_mbkb  |        0|      1|  191|  145|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      1|  191|  145|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+-----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+-----+----+------------+------------+
    |neg_mul_fu_136_p2  |     -    |      0|  125|  45|           1|          40|
    |neg_ti_fu_165_p2   |     -    |      0|   65|  25|           1|          20|
    |tmp_1_tr_fu_99_p2  |     -    |      0|   65|  25|          20|          20|
    |p_s_fu_188_p3      |  select  |      0|    0|   2|           1|           1|
    |tmp_2_fu_171_p3    |  select  |      0|    0|  20|           1|          20|
    |tmp_6_fu_158_p3    |  select  |      0|    0|  20|           1|          20|
    +-------------------+----------+-------+-----+----+------------+------------+
    |Total              |          |      0|  255| 137|          25|         121|
    +-------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  45|          8|    1|          8|
    |out_V_V_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  54|         10|    2|         10|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   7|   0|    7|          0|
    |neg_ti_reg_232    |  20|   0|   20|          0|
    |tmp_1_tr_reg_201  |  20|   0|   20|          0|
    |tmp_3_reg_217     |  40|   0|   40|          0|
    |tmp_5_reg_227     |  20|   0|   20|          0|
    |tmp_7_reg_206     |   1|   0|    1|          0|
    |tmp_9_reg_222     |   7|   0|    7|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 115|   0|  115|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none | leds_controller | return value |
|ap_rst          |  in |    1| ap_ctrl_none | leds_controller | return value |
|out_V_V_din     | out |    7|    ap_fifo   |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|    ap_fifo   |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|    ap_fifo   |     out_V_V     |    pointer   |
|x               |  in |   16|    ap_none   |        x        |    scalar    |
|col_V           |  in |    4|    ap_none   |      col_V      |    scalar    |
+----------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.51ns
ST_1: x_read (9)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %x_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %x)

ST_1: tmp (13)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %tmp = sext i16 %x_read to i20

ST_1: tmp_1 (14)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_1 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %x_read, i3 0)

ST_1: tmp_1_cast (15)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %tmp_1_cast = sext i19 %tmp_1 to i20

ST_1: tmp_1_tr (16)  [1/1] 2.51ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_1_tr = sub i20 %tmp_1_cast, %tmp

ST_1: tmp_7 (21)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_1_tr, i32 19)


 <State 2>: 6.45ns
ST_2: sext_cast (17)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sext_cast = sext i20 %tmp_1_tr to i42

ST_2: mul (18)  [4/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 3>: 6.45ns
ST_3: mul (18)  [3/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 4>: 6.45ns
ST_4: mul (18)  [2/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast


 <State 5>: 6.45ns
ST_5: mul (18)  [1/4] 6.45ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %mul = mul i42 1717987, %sext_cast

ST_5: tmp_3 (19)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_3 = trunc i42 %mul to i40

ST_5: tmp_9 (24)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %tmp_9 = call i7 @_ssdm_op_PartSelect.i7.i42.i32.i32(i42 %mul, i32 35, i32 41)


 <State 6>: 5.41ns
ST_6: neg_mul (20)  [1/1] 3.09ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %neg_mul = sub i40 0, %tmp_3

ST_6: tmp_8 (22)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %tmp_8 = call i5 @_ssdm_op_PartSelect.i5.i40.i32.i32(i40 %neg_mul, i32 35, i32 39)

ST_6: tmp_4 (23)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %tmp_4 = sext i5 %tmp_8 to i20

ST_6: tmp_5 (25)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %tmp_5 = sext i7 %tmp_9 to i20

ST_6: tmp_6 (26)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (grouped into LUT with out node neg_ti)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_6 = select i1 %tmp_7, i20 %tmp_4, i20 %tmp_5

ST_6: neg_ti (27)  [1/1] 2.32ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9 (out node of the LUT)
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  %neg_ti = sub i20 0, %tmp_6


 <State 7>: 6.46ns
ST_7: StgValue_27 (4)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecInterface(i7* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str13, [1 x i8]* @p_str14, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str15, [1 x i8]* @p_str16)

ST_7: StgValue_28 (5)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i7* %out_V_V), !map !52

ST_7: StgValue_29 (6)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x), !map !56

ST_7: StgValue_30 (7)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %col_V), !map !62

ST_7: StgValue_31 (8)  [1/1] 0.00ns
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @leds_controller_str) nounwind

ST_7: StgValue_32 (10)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: StgValue_33 (11)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  call void (...)* @_ssdm_op_SpecInterface(i4 %col_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: StgValue_34 (12)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:7
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  call void (...)* @_ssdm_op_SpecInterface(i16 %x, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_7: tmp_2 (28)  [1/1] 2.07ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %tmp_2 = select i1 %tmp_7, i20 %neg_ti, i20 %tmp_5

ST_7: tmp_10 (29)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:9
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %tmp_10 = trunc i20 %tmp_2 to i2

ST_7: tmp_11 (30)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:12
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %tmp_2, i32 2)

ST_7: p_s (31)  [1/1] 2.07ns  loc: final_project_hls_leds_controller/leds_controller.cpp:12
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %p_s = select i1 %tmp_11, i2 0, i2 %tmp_10

ST_7: tmp_V (32)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:19
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %tmp_V = zext i2 %p_s to i7

ST_7: StgValue_40 (33)  [1/1] 2.32ns  loc: final_project_hls_leds_controller/leds_controller.cpp:19
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  call void @_ssdm_op_Write.ap_fifo.volatile.i7P(i7* %out_V_V, i7 %tmp_V)

ST_7: StgValue_41 (34)  [1/1] 0.00ns  loc: final_project_hls_leds_controller/leds_controller.cpp:20
_ZlsILi4ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read      (read          ) [ 00000000]
tmp         (sext          ) [ 00000000]
tmp_1       (bitconcatenate) [ 00000000]
tmp_1_cast  (sext          ) [ 00000000]
tmp_1_tr    (sub           ) [ 00100000]
tmp_7       (bitselect     ) [ 00111111]
sext_cast   (sext          ) [ 00011100]
mul         (mul           ) [ 00000000]
tmp_3       (trunc         ) [ 00000010]
tmp_9       (partselect    ) [ 00000010]
neg_mul     (sub           ) [ 00000000]
tmp_8       (partselect    ) [ 00000000]
tmp_4       (sext          ) [ 00000000]
tmp_5       (sext          ) [ 00000001]
tmp_6       (select        ) [ 00000000]
neg_ti      (sub           ) [ 00000001]
StgValue_27 (specinterface ) [ 00000000]
StgValue_28 (specbitsmap   ) [ 00000000]
StgValue_29 (specbitsmap   ) [ 00000000]
StgValue_30 (specbitsmap   ) [ 00000000]
StgValue_31 (spectopmodule ) [ 00000000]
StgValue_32 (specinterface ) [ 00000000]
StgValue_33 (specinterface ) [ 00000000]
StgValue_34 (specinterface ) [ 00000000]
tmp_2       (select        ) [ 00000000]
tmp_10      (trunc         ) [ 00000000]
tmp_11      (bitselect     ) [ 00000000]
p_s         (select        ) [ 00000000]
tmp_V       (zext          ) [ 00000000]
StgValue_40 (write         ) [ 00000000]
StgValue_41 (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="leds_controller_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i7P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="StgValue_40_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="7" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_40/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="19" slack="0"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_1_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="19" slack="0"/>
<pin id="97" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_1_tr_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="19" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="0"/>
<pin id="102" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_tr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_7_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="20" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="20" slack="1"/>
<pin id="115" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="22" slack="0"/>
<pin id="118" dir="0" index="1" bw="20" slack="0"/>
<pin id="119" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="42" slack="0"/>
<pin id="124" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="42" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="0" index="3" bw="7" slack="0"/>
<pin id="131" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="neg_mul_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="40" slack="1"/>
<pin id="139" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_8_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="40" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_4_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_5_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="1"/>
<pin id="157" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="5"/>
<pin id="160" dir="0" index="1" bw="20" slack="0"/>
<pin id="161" dir="0" index="2" bw="20" slack="0"/>
<pin id="162" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="neg_ti_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="6"/>
<pin id="173" dir="0" index="1" bw="20" slack="1"/>
<pin id="174" dir="0" index="2" bw="20" slack="1"/>
<pin id="175" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_10_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_11_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="9" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_s_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_1_tr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="20" slack="1"/>
<pin id="203" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_tr "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_7_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="4"/>
<pin id="208" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="212" class="1005" name="sext_cast_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="42" slack="1"/>
<pin id="214" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="217" class="1005" name="tmp_3_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="40" slack="1"/>
<pin id="219" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="tmp_9_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="1"/>
<pin id="224" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_5_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="20" slack="1"/>
<pin id="229" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="neg_ti_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="1"/>
<pin id="234" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="70" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="70" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="83" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="99" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="116" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="136" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="141" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="151" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="155" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="179"><net_src comp="171" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="176" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="204"><net_src comp="99" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="209"><net_src comp="105" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="215"><net_src comp="113" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="220"><net_src comp="122" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="225"><net_src comp="126" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="230"><net_src comp="155" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="235"><net_src comp="165" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="171" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {7 }
 - Input state : 
	Port: leds_controller : x | {1 }
  - Chain level:
	State 1
		tmp_1_cast : 1
		tmp_1_tr : 2
		tmp_7 : 3
	State 2
		mul : 1
	State 3
	State 4
	State 5
		tmp_3 : 1
		tmp_9 : 1
	State 6
		tmp_8 : 1
		tmp_4 : 2
		tmp_6 : 3
		neg_ti : 4
	State 7
		tmp_10 : 1
		tmp_11 : 1
		p_s : 2
		tmp_V : 3
		StgValue_40 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_116       |    1    |   191   |   145   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_1_tr_fu_99     |    0    |    62   |    24   |
|    sub   |      neg_mul_fu_136     |    0    |   125   |    45   |
|          |      neg_ti_fu_165      |    0    |    26   |    12   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_6_fu_158      |    0    |    0    |    20   |
|  select  |       tmp_2_fu_171      |    0    |    0    |    20   |
|          |        p_s_fu_188       |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_70    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_40_write_fu_76 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_83        |    0    |    0    |    0    |
|          |     tmp_1_cast_fu_95    |    0    |    0    |    0    |
|   sext   |     sext_cast_fu_113    |    0    |    0    |    0    |
|          |       tmp_4_fu_151      |    0    |    0    |    0    |
|          |       tmp_5_fu_155      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_87       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|       tmp_7_fu_105      |    0    |    0    |    0    |
|          |      tmp_11_fu_180      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |       tmp_3_fu_122      |    0    |    0    |    0    |
|          |      tmp_10_fu_176      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp_9_fu_126      |    0    |    0    |    0    |
|          |       tmp_8_fu_141      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |       tmp_V_fu_196      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |   404   |   268   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  neg_ti_reg_232 |   20   |
|sext_cast_reg_212|   42   |
| tmp_1_tr_reg_201|   20   |
|  tmp_3_reg_217  |   40   |
|  tmp_5_reg_227  |   20   |
|  tmp_7_reg_206  |    1   |
|  tmp_9_reg_222  |    7   |
+-----------------+--------+
|      Total      |   150  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_116 |  p1  |   2  |  20  |   40   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   40   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   404  |   268  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   554  |   277  |
+-----------+--------+--------+--------+--------+
