D:\Masters\VHDL System Design Lab\submit\rcs2\idea_com.ngc 1546993969
OK
