$date
	Mon Aug 22 10:17:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_input $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ k1 $end
$var wire 1 % k2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
1!
$end
#10
0!
0%
1#
#20
0#
1"
#30
1!
1$
1#
#40
