<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/jesd204/xilinx_transceiver.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_f060a0c703bb28a4bf7cfe3f07cf4cf9.html">jesd204</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xilinx_transceiver.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Driver for the Xilinx High-speed transceiver dynamic reconfiguration.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for xilinx_transceiver.h:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h__incl.png" border="0" usemap="#drivers_2axi__core_2jesd204_2xilinx__transceiver_8h" alt=""/></div>
<map name="drivers_2axi__core_2jesd204_2xilinx__transceiver_8h" id="drivers_2axi__core_2jesd204_2xilinx__transceiver_8h">
<area shape="rect" title="Driver for the Xilinx High&#45;speed transceiver dynamic reconfiguration." alt="" coords="5,5,187,47"/>
<area shape="rect" title=" " alt="" coords="10,95,81,121"/>
<area shape="rect" title=" " alt="" coords="105,95,188,121"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h__dep__incl.png" border="0" usemap="#drivers_2axi__core_2jesd204_2xilinx__transceiver_8hdep" alt=""/></div>
<map name="drivers_2axi__core_2jesd204_2xilinx__transceiver_8hdep" id="drivers_2axi__core_2jesd204_2xilinx__transceiver_8hdep">
<area shape="rect" title="Driver for the Xilinx High&#45;speed transceiver dynamic reconfiguration." alt="" coords="211,5,392,47"/>
<area shape="rect" href="axi__adxcvr_8c.html" title="Driver for the ADI AXI&#45;ADXCVR Module." alt="" coords="5,184,187,225"/>
<area shape="rect" href="axi__adxcvr_8h.html" title="Driver for the ADI AXI&#45;ADXCVR Module." alt="" coords="1325,95,1507,136"/>
<area shape="rect" href="xilinx__transceiver_8c.html" title="Driver for the Xilinx High&#45;speed transceiver dynamic reconfiguration." alt="" coords="211,184,392,225"/>
<area shape="rect" href="jesd204__clk_8h.html" title="Analog Devices JESD204 clock." alt="" coords="1948,184,2129,225"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html" title="Application JESD setup." alt="" coords="1551,273,1700,315"/>
<area shape="rect" href="ad9083_2src_2app__jesd_8c.html" title="Application JESD setup." alt="" coords="2041,363,2191,404"/>
<area shape="rect" href="ad6676__ebz_8c.html" title="Implementation of Main Function." alt="" coords="2204,184,2359,225"/>
<area shape="rect" href="ad9172_2src_2main_8c.html" title="Implementation of Main Function." alt="" coords="2383,184,2532,225"/>
<area shape="rect" href="ad9208_2src_2main_8c.html" title="Implementation of Main Function." alt="" coords="2556,184,2705,225"/>
<area shape="rect" href="ad9371_2src_2app_2headless_8c.html" title="Implementation of Main Function." alt="" coords="416,184,565,225"/>
<area shape="rect" href="ad9656__fmc_8c.html" title="Implementation of Main Function." alt="" coords="589,184,757,225"/>
<area shape="rect" href="app__transceiver_8c.html" title="FPGA XCVR setup and initialization routines." alt="" coords="781,184,949,225"/>
<area shape="rect" href="fmcadc2_8c.html" title="Implementation of Main Function." alt="" coords="973,184,1131,225"/>
<area shape="rect" href="fmcadc5_8c.html" title="Implementation of Main Function." alt="" coords="1155,184,1312,225"/>
<area shape="rect" href="fmcdaq2_8c.html" title="Implementation of Main Function." alt="" coords="1337,184,1495,225"/>
<area shape="rect" href="fmcdaq3_8c.html" title="Implementation of Main Function." alt="" coords="1519,184,1678,225"/>
<area shape="rect" href="fmcjesdadc1_8c.html" title="Implementation of Main Function." alt="" coords="1703,184,1873,225"/>
<area shape="rect" href="jesd204__clk_8c.html" title="Analog Devices JESD204 clock." alt="" coords="1897,273,2079,315"/>
<area shape="rect" href="ad9083_2src_2app__jesd_8h.html" title="Application JESD initialization." alt="" coords="1724,273,1873,315"/>
<area shape="rect" href="ad9083_2src_2app_8c.html" title="AD9083 application example." alt="" coords="1724,363,1873,404"/>
</map>
</div>
</div>
<p><a href="xilinx__transceiver_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ca593056177a0e17d513365b25e324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a6ca593056177a0e17d513365b25e324e">AXI_PCORE_VER</a>(major,  minor,  letter)&#160;&#160;&#160;((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</td></tr>
<tr class="separator:a6ca593056177a0e17d513365b25e324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94029aa53705d95c822204cfc084f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a>(version)&#160;&#160;&#160;(version &gt;&gt; 16)</td></tr>
<tr class="separator:ae94029aa53705d95c822204cfc084f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a0c396a5b332b4d65e86e3f6b7bb46758">AXI_PCORE_VER_MINOR</a>(version)&#160;&#160;&#160;((version &gt;&gt; 8) &amp; 0xff)</td></tr>
<tr class="separator:a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a24fb1f04301fa3f6c3abffed2e3cabf2">AXI_PCORE_VER_LETTER</a>(version)&#160;&#160;&#160;(version &amp; 0xff)</td></tr>
<tr class="separator:a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#adcc5f6a654c86a5dd7fe1b3d580fd8d4">AXI_REG_VERSION</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="separator:adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe64c15cdd77b1a3a933d86b2f56640b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#afe64c15cdd77b1a3a933d86b2f56640b">AXI_VERSION</a>(x)&#160;&#160;&#160;(((x) &amp; 0xffffffff) &lt;&lt; 0)</td></tr>
<tr class="separator:afe64c15cdd77b1a3a933d86b2f56640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e015b80a66cf31b9c19074483ce3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a42e015b80a66cf31b9c19074483ce3a1">AXI_VERSION_IS</a>(x,  y,  z)&#160;&#160;&#160;((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</td></tr>
<tr class="separator:a42e015b80a66cf31b9c19074483ce3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1684a3ac09794e54a92401390d39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#aa7c1684a3ac09794e54a92401390d39f">AXI_VERSION_MAJOR</a>(x)&#160;&#160;&#160;((x) &gt;&gt; 16)</td></tr>
<tr class="separator:aa7c1684a3ac09794e54a92401390d39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989f2f00281a35a69f0082b1cd81889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a989f2f00281a35a69f0082b1cd81889a">AXI_REG_FPGA_INFO</a>&#160;&#160;&#160;0x001C</td></tr>
<tr class="separator:a989f2f00281a35a69f0082b1cd81889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e227487a3028b121024ddc60a6e64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a73e227487a3028b121024ddc60a6e64a">AXI_REG_FPGA_VOLTAGE</a>&#160;&#160;&#160;0x0140</td></tr>
<tr class="separator:a73e227487a3028b121024ddc60a6e64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad43b30917fce3df6e66e58837a5e04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#aad43b30917fce3df6e66e58837a5e04d">AXI_INFO_FPGA_TECH</a>(info)&#160;&#160;&#160;((info) &gt;&gt; 24)</td></tr>
<tr class="separator:aad43b30917fce3df6e66e58837a5e04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#afa4e78d84b3c3d6609246dc2b2e29f53">AXI_INFO_FPGA_FAMILY</a>(info)&#160;&#160;&#160;(((info) &gt;&gt; 16) &amp; 0xff)</td></tr>
<tr class="separator:afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd184041bc9dcf6882af985883fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a5bd184041bc9dcf6882af985883fa698">AXI_INFO_FPGA_SPEED_GRADE</a>(info)&#160;&#160;&#160;(((info) &gt;&gt; 8) &amp; 0xff)</td></tr>
<tr class="separator:a5bd184041bc9dcf6882af985883fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70bfa573f2e8823fcf6f36b975286e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ac70bfa573f2e8823fcf6f36b975286e9">AXI_INFO_FPGA_DEV_PACKAGE</a>(info)&#160;&#160;&#160;((info) &amp; 0xff)</td></tr>
<tr class="separator:ac70bfa573f2e8823fcf6f36b975286e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2af438940b59ecf45110e78d0fad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#abc2af438940b59ecf45110e78d0fad0b">AXI_INFO_FPGA_VOLTAGE</a>(val)&#160;&#160;&#160;((val) &amp; 0xffff)</td></tr>
<tr class="separator:abc2af438940b59ecf45110e78d0fad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69cd27ece6fe8c26318d027e3d5cb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ac69cd27ece6fe8c26318d027e3d5cb8f">ENC_8B10B</a>&#160;&#160;&#160;810</td></tr>
<tr class="separator:ac69cd27ece6fe8c26318d027e3d5cb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a95309b8474019633688429a05739911c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a> { <br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">XILINX_XCVR_TYPE_S7_GTX2</a> = 2, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">XILINX_XCVR_TYPE_US_GTH3</a> = 5, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">XILINX_XCVR_TYPE_US_GTH4</a> = 8, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">XILINX_XCVR_TYPE_US_GTY4</a> = 9
<br />
 }</td></tr>
<tr class="separator:a95309b8474019633688429a05739911c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230be4da00f58b9969990a69f98c32a9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a> { <br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">XILINX_XCVR_LEGACY_TYPE_S7_GTX2</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">XILINX_XCVR_LEGACY_TYPE_US_GTH3</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">XILINX_XCVR_LEGACY_TYPE_US_GTH4</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">XILINX_XCVR_LEGACY_TYPE_US_GTY4</a> = 4
<br />
 }</td></tr>
<tr class="separator:a230be4da00f58b9969990a69f98c32a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ba7573e2a886445166e4f16cab7f86"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a> { <br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">PM_200</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47">PM_700</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101">PM_1250</a>
<br />
 }</td></tr>
<tr class="separator:a43ba7573e2a886445166e4f16cab7f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46b0a2748168775a7450792397d3269"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>
<br />
 }</td></tr>
<tr class="separator:ab46b0a2748168775a7450792397d3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe59212c2e3fd952e0720594cf5ebce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>
<br />
 }</td></tr>
<tr class="separator:a9fe59212c2e3fd952e0720594cf5ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a> = 10, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a> = 11, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a> = 12, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a> = 13, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a> = 14, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a> = 20, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a> = 21, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a> = 22, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a> = 30, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a> = 10, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a> = 11, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a> = 12, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a> = 13, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a> = 14, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a> = 20, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a> = 21, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a> = 22, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a> = 30
<br />
 }</td></tr>
<tr class="separator:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adbb66eaa7ec8897e3236615bec97de"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a> { <br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd">AXI_FPGA_DEV_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f">AXI_FPGA_DEV_RF</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318">AXI_FPGA_DEV_FL</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2">AXI_FPGA_DEV_FF</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8">AXI_FPGA_DEV_FB</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15">AXI_FPGA_DEV_HC</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f">AXI_FPGA_DEV_FH</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5">AXI_FPGA_DEV_CS</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58">AXI_FPGA_DEV_CP</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596">AXI_FPGA_DEV_FT</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca">AXI_FPGA_DEV_FG</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0">AXI_FPGA_DEV_SB</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f">AXI_FPGA_DEV_RB</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a">AXI_FPGA_DEV_RS</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417">AXI_FPGA_DEV_CL</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997">AXI_FPGA_DEV_SF</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a">AXI_FPGA_DEV_BA</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd">AXI_FPGA_DEV_FA</a>
<br />
 }</td></tr>
<tr class="separator:a0adbb66eaa7ec8897e3236615bec97de"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9a5d62ebbe8546527169880c6262352a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a">xilinx_xcvr_configure_cdr</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> lpm_enable)</td></tr>
<tr class="memdesc:a9a5d62ebbe8546527169880c6262352a"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_configure_cdr  <a href="xilinx__transceiver_8h.html#a9a5d62ebbe8546527169880c6262352a">More...</a><br /></td></tr>
<tr class="separator:a9a5d62ebbe8546527169880c6262352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ec6cb8f33b09d5ef90bdf91849e3fc"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc">xilinx_xcvr_configure_lpm_dfe_mode</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, <a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a> lpm)</td></tr>
<tr class="memdesc:a50ec6cb8f33b09d5ef90bdf91849e3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_configure_lpm_dfe_mode  <a href="xilinx__transceiver_8h.html#a50ec6cb8f33b09d5ef90bdf91849e3fc">More...</a><br /></td></tr>
<tr class="separator:a50ec6cb8f33b09d5ef90bdf91849e3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770bf68344844b03a7fcee81799786ca"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca">xilinx_xcvr_calc_cpll_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_hz, uint32_t lane_rate_khz, struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf, uint32_t *out_div)</td></tr>
<tr class="memdesc:a770bf68344844b03a7fcee81799786ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_calc_cpll_config  <a href="xilinx__transceiver_8h.html#a770bf68344844b03a7fcee81799786ca">More...</a><br /></td></tr>
<tr class="separator:a770bf68344844b03a7fcee81799786ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33a09e089ee3ac7ff6587a3334c99d8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8">xilinx_xcvr_cpll_read_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf)</td></tr>
<tr class="memdesc:ad33a09e089ee3ac7ff6587a3334c99d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_cpll_read_config  <a href="xilinx__transceiver_8h.html#ad33a09e089ee3ac7ff6587a3334c99d8">More...</a><br /></td></tr>
<tr class="separator:ad33a09e089ee3ac7ff6587a3334c99d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f683fe90cc55bb699b295dc29b94b0b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b">xilinx_xcvr_cpll_write_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf)</td></tr>
<tr class="memdesc:a4f683fe90cc55bb699b295dc29b94b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_cpll_write_config  <a href="xilinx__transceiver_8h.html#a4f683fe90cc55bb699b295dc29b94b0b">More...</a><br /></td></tr>
<tr class="separator:a4f683fe90cc55bb699b295dc29b94b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673a2f3946ce33ac1bc3d7e007081e09"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09">xilinx_xcvr_cpll_calc_lane_rate</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_khz, const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *conf, uint32_t out_div)</td></tr>
<tr class="memdesc:a673a2f3946ce33ac1bc3d7e007081e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_cpll_calc_lane_rate  <a href="xilinx__transceiver_8h.html#a673a2f3946ce33ac1bc3d7e007081e09">More...</a><br /></td></tr>
<tr class="separator:a673a2f3946ce33ac1bc3d7e007081e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b755df35721698bd54acb2ddab7fd0a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a">xilinx_xcvr_calc_qpll_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf, uint32_t *out_div)</td></tr>
<tr class="memdesc:a0b755df35721698bd54acb2ddab7fd0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_calc_qpll_config  <a href="xilinx__transceiver_8h.html#a0b755df35721698bd54acb2ddab7fd0a">More...</a><br /></td></tr>
<tr class="separator:a0b755df35721698bd54acb2ddab7fd0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1d8da92d1066394fa839f71d351a50"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50">xilinx_xcvr_qpll_read_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf)</td></tr>
<tr class="memdesc:a2b1d8da92d1066394fa839f71d351a50"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_qpll_read_config  <a href="xilinx__transceiver_8h.html#a2b1d8da92d1066394fa839f71d351a50">More...</a><br /></td></tr>
<tr class="separator:a2b1d8da92d1066394fa839f71d351a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab915c53bdeadcde498f5cbea6769e404"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404">xilinx_xcvr_qpll_write_config</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf)</td></tr>
<tr class="memdesc:ab915c53bdeadcde498f5cbea6769e404"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_qpll_write_config  <a href="xilinx__transceiver_8h.html#ab915c53bdeadcde498f5cbea6769e404">More...</a><br /></td></tr>
<tr class="separator:ab915c53bdeadcde498f5cbea6769e404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5f43b9b7efa421a73d40f5044c26ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff">xilinx_xcvr_qpll_calc_lane_rate</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t refclk_hz, const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *conf, uint32_t out_div)</td></tr>
<tr class="memdesc:a3b5f43b9b7efa421a73d40f5044c26ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_qpll_calc_lane_rate  <a href="xilinx__transceiver_8h.html#a3b5f43b9b7efa421a73d40f5044c26ff">More...</a><br /></td></tr>
<tr class="separator:a3b5f43b9b7efa421a73d40f5044c26ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af358f498a3af4840dc8ddfd5ea42b34d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d">xilinx_xcvr_read_out_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</td></tr>
<tr class="memdesc:af358f498a3af4840dc8ddfd5ea42b34d"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_read_out_div  <a href="xilinx__transceiver_8h.html#af358f498a3af4840dc8ddfd5ea42b34d">More...</a><br /></td></tr>
<tr class="separator:af358f498a3af4840dc8ddfd5ea42b34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d904b042059857b4242ae0e87c7361"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361">xilinx_xcvr_write_out_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</td></tr>
<tr class="memdesc:a61d904b042059857b4242ae0e87c7361"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_write_out_div  <a href="xilinx__transceiver_8h.html#a61d904b042059857b4242ae0e87c7361">More...</a><br /></td></tr>
<tr class="separator:a61d904b042059857b4242ae0e87c7361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acecd1b0bbf61ad3815cff76c028c7a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a">xilinx_xcvr_write_rx_clk25_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t div)</td></tr>
<tr class="memdesc:a3acecd1b0bbf61ad3815cff76c028c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_write_rx_clk25_div  <a href="xilinx__transceiver_8h.html#a3acecd1b0bbf61ad3815cff76c028c7a">More...</a><br /></td></tr>
<tr class="separator:a3acecd1b0bbf61ad3815cff76c028c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0fb968d2fc2c25694d8fbbab5a7779e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e">xilinx_xcvr_write_tx_clk25_div</a> (struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *xcvr, uint32_t drp_port, uint32_t div)</td></tr>
<tr class="memdesc:ad0fb968d2fc2c25694d8fbbab5a7779e"><td class="mdescLeft">&#160;</td><td class="mdescRight">xilinx_xcvr_write_tx_clk25_div  <a href="xilinx__transceiver_8h.html#ad0fb968d2fc2c25694d8fbbab5a7779e">More...</a><br /></td></tr>
<tr class="separator:ad0fb968d2fc2c25694d8fbbab5a7779e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Driver for the Xilinx High-speed transceiver dynamic reconfiguration. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span style="display: none;">.nosp@m.</span>s.bo<span style="display: none;">.nosp@m.</span>gdan@<span style="display: none;">.nosp@m.</span>anal<span style="display: none;">.nosp@m.</span>og.co<span style="display: none;">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2018(c) Analog Devices, Inc.</p>
<p>All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these patent holders to use this software.</li>
<li>Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ac70bfa573f2e8823fcf6f36b975286e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70bfa573f2e8823fcf6f36b975286e9">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_DEV_PACKAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_DEV_PACKAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;((info) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa4e78d84b3c3d6609246dc2b2e29f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4e78d84b3c3d6609246dc2b2e29f53">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_FAMILY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_FAMILY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;(((info) &gt;&gt; 16) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd184041bc9dcf6882af985883fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd184041bc9dcf6882af985883fa698">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_SPEED_GRADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_SPEED_GRADE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;(((info) &gt;&gt; 8) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad43b30917fce3df6e66e58837a5e04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad43b30917fce3df6e66e58837a5e04d">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_TECH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_TECH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;((info) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2af438940b59ecf45110e78d0fad0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2af438940b59ecf45110e78d0fad0b">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_VOLTAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;((val) &amp; 0xffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca593056177a0e17d513365b25e324e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca593056177a0e17d513365b25e324e">&#9670;&nbsp;</a></span>AXI_PCORE_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">major, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">minor, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">letter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fb1f04301fa3f6c3abffed2e3cabf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fb1f04301fa3f6c3abffed2e3cabf2">&#9670;&nbsp;</a></span>AXI_PCORE_VER_LETTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_LETTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;(version &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94029aa53705d95c822204cfc084f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94029aa53705d95c822204cfc084f9b">&#9670;&nbsp;</a></span>AXI_PCORE_VER_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;(version &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c396a5b332b4d65e86e3f6b7bb46758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c396a5b332b4d65e86e3f6b7bb46758">&#9670;&nbsp;</a></span>AXI_PCORE_VER_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MINOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;((version &gt;&gt; 8) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989f2f00281a35a69f0082b1cd81889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989f2f00281a35a69f0082b1cd81889a">&#9670;&nbsp;</a></span>AXI_REG_FPGA_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_INFO&#160;&#160;&#160;0x001C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e227487a3028b121024ddc60a6e64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e227487a3028b121024ddc60a6e64a">&#9670;&nbsp;</a></span>AXI_REG_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_VOLTAGE&#160;&#160;&#160;0x0140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc5f6a654c86a5dd7fe1b3d580fd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc5f6a654c86a5dd7fe1b3d580fd8d4">&#9670;&nbsp;</a></span>AXI_REG_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_VERSION&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe64c15cdd77b1a3a933d86b2f56640b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe64c15cdd77b1a3a933d86b2f56640b">&#9670;&nbsp;</a></span>AXI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xffffffff) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42e015b80a66cf31b9c19074483ce3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e015b80a66cf31b9c19074483ce3a1">&#9670;&nbsp;</a></span>AXI_VERSION_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_IS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">z&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c1684a3ac09794e54a92401390d39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1684a3ac09794e54a92401390d39f">&#9670;&nbsp;</a></span>AXI_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac69cd27ece6fe8c26318d027e3d5cb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69cd27ece6fe8c26318d027e3d5cb8f">&#9670;&nbsp;</a></span>ENC_8B10B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENC_8B10B&#160;&#160;&#160;810</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab46b0a2748168775a7450792397d3269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46b0a2748168775a7450792397d3269">&#9670;&nbsp;</a></span>axi_fgpa_technology</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"></a>AXI_FPGA_TECH_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"></a>AXI_FPGA_TECH_SERIES7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"></a>AXI_FPGA_TECH_ULTRASCALE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"></a>AXI_FPGA_TECH_ULTRASCALE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"></a>AXI_FPGA_TECH_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"></a>AXI_FPGA_TECH_SERIES7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"></a>AXI_FPGA_TECH_ULTRASCALE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"></a>AXI_FPGA_TECH_ULTRASCALE_PLUS&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a0adbb66eaa7ec8897e3236615bec97de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adbb66eaa7ec8897e3236615bec97de">&#9670;&nbsp;</a></span>axi_fpga_dev_pack</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="xilinx__transceiver_8h.html#a0adbb66eaa7ec8897e3236615bec97de">axi_fpga_dev_pack</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea60d4bce533edba00e005039fc8d581cd"></a>AXI_FPGA_DEV_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deae49e7353cbd3d4f88264079878596b4f"></a>AXI_FPGA_DEV_RF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deaf45305056db4c82ef0cf90378567a318"></a>AXI_FPGA_DEV_FL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea05ad94eb0be13c8d7bf4aa868c0ecab2"></a>AXI_FPGA_DEV_FF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea574d20dfc8fb159558800193f9efb9d8"></a>AXI_FPGA_DEV_FB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea13c680af711b174b5f4d0c631cc56a15"></a>AXI_FPGA_DEV_HC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea10b7d1f301c1008dc61f051854d23f4f"></a>AXI_FPGA_DEV_FH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea250334f8c9dc38690a3975c032d650e5"></a>AXI_FPGA_DEV_CS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea51736819f58f4f99c55a6e9fc59f8b58"></a>AXI_FPGA_DEV_CP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea6cbc4c0f616dd69e8d74657b08c80596"></a>AXI_FPGA_DEV_FT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deafdd587a52568975bc0e3eaae265bcbca"></a>AXI_FPGA_DEV_FG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deab2ad4aea9dd191997e3c03639001e8b0"></a>AXI_FPGA_DEV_SB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea3aa18a38fd6083897ae8133703049a0f"></a>AXI_FPGA_DEV_RB&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea76e9b04c042af78c4c65b76a794f053a"></a>AXI_FPGA_DEV_RS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deae00994fc13aa249564650a8484824417"></a>AXI_FPGA_DEV_CL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97dea074ee1cbadfa80d32b3efa3ea7064997"></a>AXI_FPGA_DEV_SF&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deaddc91829db4205a3d800c1a1208d5d8a"></a>AXI_FPGA_DEV_BA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0adbb66eaa7ec8897e3236615bec97deac451c31e560b1e6df128fc255a864fbd"></a>AXI_FPGA_DEV_FA&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a9fe59212c2e3fd952e0720594cf5ebce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe59212c2e3fd952e0720594cf5ebce">&#9670;&nbsp;</a></span>axi_fpga_family</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"></a>AXI_FPGA_FAMILY_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"></a>AXI_FPGA_FAMILY_ARTIX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"></a>AXI_FPGA_FAMILY_KINTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"></a>AXI_FPGA_FAMILY_VIRTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"></a>AXI_FPGA_FAMILY_ZYNQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"></a>AXI_FPGA_FAMILY_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"></a>AXI_FPGA_FAMILY_ARTIX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"></a>AXI_FPGA_FAMILY_KINTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"></a>AXI_FPGA_FAMILY_VIRTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"></a>AXI_FPGA_FAMILY_ZYNQ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a3f0f526cd9be7ad5d66171dcc7b1b240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0f526cd9be7ad5d66171dcc7b1b240">&#9670;&nbsp;</a></span>axi_fpga_speed_grade</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"></a>AXI_FPGA_SPEED_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"></a>AXI_FPGA_SPEED_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"></a>AXI_FPGA_SPEED_1L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"></a>AXI_FPGA_SPEED_1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"></a>AXI_FPGA_SPEED_1HV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"></a>AXI_FPGA_SPEED_1LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"></a>AXI_FPGA_SPEED_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"></a>AXI_FPGA_SPEED_2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"></a>AXI_FPGA_SPEED_2LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"></a>AXI_FPGA_SPEED_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"></a>AXI_FPGA_SPEED_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"></a>AXI_FPGA_SPEED_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"></a>AXI_FPGA_SPEED_1L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"></a>AXI_FPGA_SPEED_1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"></a>AXI_FPGA_SPEED_1HV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"></a>AXI_FPGA_SPEED_1LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"></a>AXI_FPGA_SPEED_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"></a>AXI_FPGA_SPEED_2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"></a>AXI_FPGA_SPEED_2LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"></a>AXI_FPGA_SPEED_3&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a230be4da00f58b9969990a69f98c32a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230be4da00f58b9969990a69f98c32a9">&#9670;&nbsp;</a></span>xilinx_xcvr_legacy_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9">xilinx_xcvr_legacy_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a"></a>XILINX_XCVR_LEGACY_TYPE_S7_GTX2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7"></a>XILINX_XCVR_LEGACY_TYPE_US_GTH3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c"></a>XILINX_XCVR_LEGACY_TYPE_US_GTH4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f"></a>XILINX_XCVR_LEGACY_TYPE_US_GTY4&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a43ba7573e2a886445166e4f16cab7f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ba7573e2a886445166e4f16cab7f86">&#9670;&nbsp;</a></span>xilinx_xcvr_refclk_ppm</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86">xilinx_xcvr_refclk_ppm</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95"></a>PM_200&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86ad7129d7c7154669bc765a0db9e2a0b47"></a>PM_700&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a43ba7573e2a886445166e4f16cab7f86ac1ccf50e1e5abc9f724e3372a345e101"></a>PM_1250&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a95309b8474019633688429a05739911c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95309b8474019633688429a05739911c">&#9670;&nbsp;</a></span>xilinx_xcvr_type</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911c">xilinx_xcvr_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc"></a>XILINX_XCVR_TYPE_S7_GTX2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e"></a>XILINX_XCVR_TYPE_US_GTH3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41"></a>XILINX_XCVR_TYPE_US_GTH4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d"></a>XILINX_XCVR_TYPE_US_GTY4&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a770bf68344844b03a7fcee81799786ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a770bf68344844b03a7fcee81799786ca">&#9670;&nbsp;</a></span>xilinx_xcvr_calc_cpll_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_calc_cpll_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refclk_hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lane_rate_khz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_calc_cpll_config </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a770bf68344844b03a7fcee81799786ca_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a770bf68344844b03a7fcee81799786ca_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a770bf68344844b03a7fcee81799786ca_icgraph" id="xilinx__transceiver_8h_a770bf68344844b03a7fcee81799786ca_icgraph">
<area shape="rect" title="xilinx_xcvr_calc_cpll_config" alt="" coords="671,5,827,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a0b755df35721698bd54acb2ddab7fd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b755df35721698bd54acb2ddab7fd0a">&#9670;&nbsp;</a></span>xilinx_xcvr_calc_qpll_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_calc_qpll_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refclk_khz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lane_rate_khz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_calc_qpll_config </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a0b755df35721698bd54acb2ddab7fd0a_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a0b755df35721698bd54acb2ddab7fd0a_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a0b755df35721698bd54acb2ddab7fd0a_icgraph" id="xilinx__transceiver_8h_a0b755df35721698bd54acb2ddab7fd0a_icgraph">
<area shape="rect" title="xilinx_xcvr_calc_qpll_config" alt="" coords="671,5,828,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a9a5d62ebbe8546527169880c6262352a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5d62ebbe8546527169880c6262352a">&#9670;&nbsp;</a></span>xilinx_xcvr_configure_cdr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_configure_cdr </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>lane_rate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>out_div</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a>&#160;</td>
          <td class="paramname"><em>lpm_enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_configure_cdr </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a9a5d62ebbe8546527169880c6262352a_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a9a5d62ebbe8546527169880c6262352a_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a9a5d62ebbe8546527169880c6262352a_icgraph" id="xilinx__transceiver_8h_a9a5d62ebbe8546527169880c6262352a_icgraph">
<area shape="rect" title="xilinx_xcvr_configure_cdr" alt="" coords="671,5,857,32"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,5,623,32"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,5,423,32"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,5,216,32"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a50ec6cb8f33b09d5ef90bdf91849e3fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50ec6cb8f33b09d5ef90bdf91849e3fc">&#9670;&nbsp;</a></span>xilinx_xcvr_configure_lpm_dfe_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_configure_lpm_dfe_mode </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="drivers_2rf-transceiver_2ad9361_2common_8h.html#af6a258d8f3ee5206d682d799316314b1">bool</a>&#160;</td>
          <td class="paramname"><em>lpm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_configure_lpm_dfe_mode </p>

</div>
</div>
<a id="a673a2f3946ce33ac1bc3d7e007081e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673a2f3946ce33ac1bc3d7e007081e09">&#9670;&nbsp;</a></span>xilinx_xcvr_cpll_calc_lane_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_cpll_calc_lane_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refclk_khz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_cpll_calc_lane_rate </p>

</div>
</div>
<a id="ad33a09e089ee3ac7ff6587a3334c99d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33a09e089ee3ac7ff6587a3334c99d8">&#9670;&nbsp;</a></span>xilinx_xcvr_cpll_read_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_cpll_read_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_cpll_read_config </p>

</div>
</div>
<a id="a4f683fe90cc55bb699b295dc29b94b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f683fe90cc55bb699b295dc29b94b0b">&#9670;&nbsp;</a></span>xilinx_xcvr_cpll_write_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_cpll_write_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_cpll_write_config </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a4f683fe90cc55bb699b295dc29b94b0b_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a4f683fe90cc55bb699b295dc29b94b0b_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a4f683fe90cc55bb699b295dc29b94b0b_icgraph" id="xilinx__transceiver_8h_a4f683fe90cc55bb699b295dc29b94b0b_icgraph">
<area shape="rect" title="xilinx_xcvr_cpll_write_config" alt="" coords="671,5,833,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="a3b5f43b9b7efa421a73d40f5044c26ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5f43b9b7efa421a73d40f5044c26ff">&#9670;&nbsp;</a></span>xilinx_xcvr_qpll_calc_lane_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_qpll_calc_lane_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>refclk_hz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_qpll_calc_lane_rate </p>

</div>
</div>
<a id="a2b1d8da92d1066394fa839f71d351a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1d8da92d1066394fa839f71d351a50">&#9670;&nbsp;</a></span>xilinx_xcvr_qpll_read_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_qpll_read_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_qpll_read_config </p>

</div>
</div>
<a id="ab915c53bdeadcde498f5cbea6769e404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab915c53bdeadcde498f5cbea6769e404">&#9670;&nbsp;</a></span>xilinx_xcvr_qpll_write_config()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_qpll_write_config </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a> *&#160;</td>
          <td class="paramname"><em>conf</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_qpll_write_config </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_ab915c53bdeadcde498f5cbea6769e404_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_ab915c53bdeadcde498f5cbea6769e404_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_ab915c53bdeadcde498f5cbea6769e404_icgraph" id="xilinx__transceiver_8h_ab915c53bdeadcde498f5cbea6769e404_icgraph">
<area shape="rect" title="xilinx_xcvr_qpll_write_config" alt="" coords="671,5,835,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="af358f498a3af4840dc8ddfd5ea42b34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af358f498a3af4840dc8ddfd5ea42b34d">&#9670;&nbsp;</a></span>xilinx_xcvr_read_out_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_read_out_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>rx_out_div</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>tx_out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_read_out_div </p>

</div>
</div>
<a id="a61d904b042059857b4242ae0e87c7361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d904b042059857b4242ae0e87c7361">&#9670;&nbsp;</a></span>xilinx_xcvr_write_out_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_write_out_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>rx_out_div</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>tx_out_div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_write_out_div </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a61d904b042059857b4242ae0e87c7361_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a61d904b042059857b4242ae0e87c7361_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a61d904b042059857b4242ae0e87c7361_icgraph" id="xilinx__transceiver_8h_a61d904b042059857b4242ae0e87c7361_icgraph">
<area shape="rect" title="xilinx_xcvr_write_out_div" alt="" coords="671,5,859,32"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,5,623,32"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,5,423,32"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,5,216,32"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,5,60,32"/>
</map>
</div>

</div>
</div>
<a id="a3acecd1b0bbf61ad3815cff76c028c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acecd1b0bbf61ad3815cff76c028c7a">&#9670;&nbsp;</a></span>xilinx_xcvr_write_rx_clk25_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_write_rx_clk25_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_write_rx_clk25_div </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_a3acecd1b0bbf61ad3815cff76c028c7a_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_a3acecd1b0bbf61ad3815cff76c028c7a_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_a3acecd1b0bbf61ad3815cff76c028c7a_icgraph" id="xilinx__transceiver_8h_a3acecd1b0bbf61ad3815cff76c028c7a_icgraph">
<area shape="rect" title="xilinx_xcvr_write_rx_clk25_div" alt="" coords="671,5,824,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
<a id="ad0fb968d2fc2c25694d8fbbab5a7779e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fb968d2fc2c25694d8fbbab5a7779e">&#9670;&nbsp;</a></span>xilinx_xcvr_write_tx_clk25_div()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t xilinx_xcvr_write_tx_clk25_div </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structxilinx__xcvr.html">xilinx_xcvr</a> *&#160;</td>
          <td class="paramname"><em>xcvr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>drp_port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>div</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>xilinx_xcvr_write_tx_clk25_div </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="xilinx__transceiver_8h_ad0fb968d2fc2c25694d8fbbab5a7779e_icgraph.png" border="0" usemap="#xilinx__transceiver_8h_ad0fb968d2fc2c25694d8fbbab5a7779e_icgraph" alt=""/></div>
<map name="xilinx__transceiver_8h_ad0fb968d2fc2c25694d8fbbab5a7779e_icgraph" id="xilinx__transceiver_8h_ad0fb968d2fc2c25694d8fbbab5a7779e_icgraph">
<area shape="rect" title="xilinx_xcvr_write_tx_clk25_div" alt="" coords="671,5,824,47"/>
<area shape="rect" href="axi__adxcvr_8h.html#ab7651b222b4e7aa9e0fdd5108b924e8e" title="adxcvr_clk_set_rate" alt="" coords="471,13,623,39"/>
<area shape="rect" href="jesd204__clk_8h.html#ae3514933a50dbcdde6fd21ba636b7e6c" title=" " alt="" coords="264,13,423,39"/>
<area shape="rect" href="ad9081_2src_2app__jesd_8c.html#a0cd83678d5482eb4685bac23b9e3a780" title="Application JESD setup." alt="" coords="108,13,216,39"/>
<area shape="rect" href="ad9081_2src_2app_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,13,60,39"/>
</map>
</div>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
