
---------- Begin Simulation Statistics ----------
final_tick                               1281929454000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64071                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702160                       # Number of bytes of host memory used
host_op_rate                                    64258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22422.25                       # Real time elapsed on the host
host_tick_rate                               57172196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436610094                       # Number of instructions simulated
sim_ops                                    1440813869                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.281929                       # Number of seconds simulated
sim_ticks                                1281929454000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.858191                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183806342                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211616591                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16755501                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        286278673                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21670196                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23292512                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1622316                       # Number of indirect misses.
system.cpu0.branchPred.lookups              359809618                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187844                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10381478                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546269                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35811220                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309801                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      115008846                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552541                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656130                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2373555140                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304763                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1717916080     72.38%     72.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    405915684     17.10%     89.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84934396      3.58%     93.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87841591      3.70%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24698407      1.04%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8794732      0.37%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3411377      0.14%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4231653      0.18%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35811220      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2373555140                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143523                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924221                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171500                       # Number of loads committed
system.cpu0.commit.membars                    4203749                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203755      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064544     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271783     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184381     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656130                       # Class of committed instruction
system.cpu0.commit.refs                     558456188                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552541                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656130                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.944201                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.944201                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            412282673                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6427221                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181235847                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1465118397                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               960751924                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1004582078                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10392958                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9685548                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6638432                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  359809618                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                261533430                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1425956332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5591436                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          259                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1504326171                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          126                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33534002                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140570                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         951924303                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205476538                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.587710                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2394648065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.631346                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907329                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1332259646     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               776382057     32.42%     88.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               170403129      7.12%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                93285128      3.90%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9075275      0.38%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7261040      0.30%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1775482      0.07%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101613      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104695      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2394648065                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      164994270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10521186                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341260520                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.538901                       # Inst execution rate
system.cpu0.iew.exec_refs                   586892214                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155870123                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              332962150                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            446381911                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5033762                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3752773                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163686809                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1433585455                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431022091                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9283246                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1379395065                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1868285                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8685238                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10392958                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12392561                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       189200                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20316911                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39757                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11993                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4798186                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41210411                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10402121                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11993                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1021718                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9499468                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                583229295                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1367978175                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894368                       # average fanout of values written-back
system.cpu0.iew.wb_producers                521621449                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.534441                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1368079219                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1694633527                       # number of integer regfile reads
system.cpu0.int_regfile_writes              880605751                       # number of integer regfile writes
system.cpu0.ipc                              0.514350                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.514350                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205649      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779415369     56.13%     56.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833179      0.85%     57.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100434      0.15%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435658861     31.37%     88.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155464774     11.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1388678312                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2995339                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002157                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 618610     20.65%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1957813     65.36%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               418914     13.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1387467954                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5175243324                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1367978129                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1548526264                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1418528570                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1388678312                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           15056885                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      114929321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           243391                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8747084                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     65682286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2394648065                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.579909                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806326                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1383432601     57.77%     57.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          708277143     29.58%     87.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250195801     10.45%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39707444      1.66%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7371515      0.31%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3517872      0.15%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1439891      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             473915      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             231883      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2394648065                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542528                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33452275                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4518782                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           446381911                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163686809                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1905                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2559642335                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4216989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              358109743                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198806                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10181569                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               974713437                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14644597                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24726                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1779179829                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1449686495                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          940835926                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                994636072                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30212090                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10392958                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56626625                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                95637112                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1779179789                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        169230                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5927                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26271817                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5916                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3771384586                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2888454348                       # The number of ROB writes
system.cpu0.timesIdled                       29898860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1872                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.619661                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20828583                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22984618                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2790408                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30837329                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1076646                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1102220                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25574                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35474412                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48220                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100005                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1987515                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117683                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3975499                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300703                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17263381                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120057553                       # Number of instructions committed
system.cpu1.commit.committedOps             122157739                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    473322642                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258086                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019544                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423714010     89.52%     89.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24660506      5.21%     94.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8650520      1.83%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7072330      1.49%     98.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1988352      0.42%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       734462      0.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2139248      0.45%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       387715      0.08%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3975499      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    473322642                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797761                       # Number of function calls committed.
system.cpu1.commit.int_insts                116594990                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174609                       # Number of loads committed
system.cpu1.commit.membars                    4200129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200129      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76662575     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274614     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9020277      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122157739                       # Class of committed instruction
system.cpu1.commit.refs                      41294903                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120057553                       # Number of Instructions Simulated
system.cpu1.committedOps                    122157739                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.975388                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.975388                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            380574645                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               881018                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19856330                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146220662                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23515488                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65506460                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1989042                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2073365                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5200543                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35474412                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21783716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    450578242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204151                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151837567                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5583870                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074327                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23415978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21905229                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318134                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476786178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322867                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.746783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378792497     79.45%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62177410     13.04%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19804693      4.15%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12466659      2.61%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3039057      0.64%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  440658      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64438      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     554      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     212      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476786178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         489149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2089372                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30658067                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.280758                       # Inst execution rate
system.cpu1.iew.exec_refs                    45717510                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11556758                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314989821                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34993386                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100683                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1984419                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11962790                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139377323                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34160752                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2015156                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133998853                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1428591                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6143549                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1989042                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10122902                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        92691                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1101245                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33142                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2023                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15903                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4818777                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       842496                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2023                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       541259                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1548113                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77376349                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132405035                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842603                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65197525                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.277419                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132476338                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169946216                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89187516                       # number of integer regfile writes
system.cpu1.ipc                              0.251548                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251548                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200244      3.09%      3.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85538088     62.89%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36731039     27.01%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9544492      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136014009                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2889448                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021244                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 629317     21.78%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1814188     62.79%     84.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               445941     15.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             134703199                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         751929112                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132405023                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        156598463                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133076321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136014009                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301002                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17219583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           225494                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7322328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476786178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.285273                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.779559                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          395226785     82.89%     82.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50229813     10.54%     93.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19205627      4.03%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5751772      1.21%     98.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3918935      0.82%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             997813      0.21%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             897464      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             395715      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             162254      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476786178                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.284980                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13588379                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1238297                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34993386                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11962790                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    115                       # number of misc regfile reads
system.cpu1.numCycles                       477275327                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2086576351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340608008                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81684138                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14458678                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27095358                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4088439                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                42436                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183050212                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143950326                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97054443                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65516218                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22292126                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1989042                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41559118                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15370305                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183050200                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18434                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               628                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30026933                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           625                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608767938                       # The number of ROB reads
system.cpu1.rob.rob_writes                  282314633                       # The number of ROB writes
system.cpu1.timesIdled                           8640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5094030                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                26562                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5321086                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14495010                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8995308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17941986                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356338                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        56508                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69817028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5606363                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139633467                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5662871                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5765228                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3826879                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5119655                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            270                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3229471                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3229463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5765228                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26936677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26936677                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    820580480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               820580480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              553                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8995452                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8995452    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8995452                       # Request fanout histogram
system.membus.respLayer1.occupancy        47328135933                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35535697336                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       702832000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   609453771.466508                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2204500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1110371000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1279820958000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2108496000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    224888884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       224888884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    224888884                       # number of overall hits
system.cpu0.icache.overall_hits::total      224888884                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36644545                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36644545                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36644545                       # number of overall misses
system.cpu0.icache.overall_misses::total     36644545                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481577869496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481577869496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481577869496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481577869496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    261533429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    261533429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    261533429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    261533429                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140114                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140114                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140114                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140114                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13141.870625                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13141.870625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13141.870625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13141.870625                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4106                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1109                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.174603                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   184.833333                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34559841                       # number of writebacks
system.cpu0.icache.writebacks::total         34559841                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2084671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2084671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2084671                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2084671                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34559874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34559874                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34559874                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34559874                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 427494830998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 427494830998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 427494830998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 427494830998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12369.687198                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12369.687198                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12369.687198                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12369.687198                       # average overall mshr miss latency
system.cpu0.icache.replacements              34559841                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    224888884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      224888884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36644545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36644545                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481577869496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481577869496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    261533429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    261533429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140114                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140114                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13141.870625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13141.870625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2084671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2084671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34559874                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34559874                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 427494830998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 427494830998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12369.687198                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12369.687198                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          259448507                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34559841                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.507225                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        557626731                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       557626731                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499698671                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499698671                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499698671                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499698671                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56810214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56810214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56810214                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56810214                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1688228800628                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1688228800628                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1688228800628                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1688228800628                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556508885                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556508885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556508885                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556508885                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102083                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102083                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102083                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102083                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29716.994212                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29716.994212                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29716.994212                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29716.994212                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12276174                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       458927                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           234468                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5073                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.357567                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.464617                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32588584                       # number of writebacks
system.cpu0.dcache.writebacks::total         32588584                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25132469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25132469                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25132469                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25132469                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31677745                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31677745                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31677745                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31677745                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 597696777570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 597696777570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 597696777570                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 597696777570                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056922                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056922                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056922                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056922                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18868.034248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18868.034248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18868.034248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18868.034248                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32588584                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364068165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364068165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41260206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41260206                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1013378775500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1013378775500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405328371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405328371                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24560.681435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24560.681435                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15629342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15629342                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25630864                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25630864                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 415962957500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 415962957500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063235                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16228.986955                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16228.986955                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135630506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135630506                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15550008                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15550008                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 674850025128                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 674850025128                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.102857                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.102857                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43398.693115                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43398.693115                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9503127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9503127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6046881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6046881                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 181733820070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 181733820070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039998                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039998                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30054.141973                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30054.141973                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2204                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11264000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11264000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6432.895488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6432.895488                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       716500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004804                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37710.526316                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       971500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       971500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038174                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038174                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6564.189189                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6564.189189                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       823500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       823500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038174                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038174                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5564.189189                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5564.189189                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188580                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92665512000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92665512000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434088                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101639.129066                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101639.129066                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911709                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911709                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91753801000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91753801000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434087                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434087                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100639.349836                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100639.349836                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533482082                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32589218                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.369895                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999394                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149823266                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149823266                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34438149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29433593                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              514211                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64392379                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34438149                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29433593                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6426                       # number of overall hits
system.l2.overall_hits::.cpu1.data             514211                       # number of overall hits
system.l2.overall_hits::total                64392379                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            121723                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3154562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3738                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2142979                       # number of demand (read+write) misses
system.l2.demand_misses::total                5423002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           121723                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3154562                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3738                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2142979                       # number of overall misses
system.l2.overall_misses::total               5423002                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10042705500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 315422592999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    331251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 227235054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     553031604499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10042705500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 315422592999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    331251500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 227235054500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    553031604499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34559872                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32588155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657190                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69815381                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34559872                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32588155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657190                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69815381                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.096801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.367769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.806483                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077676                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.096801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.367769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.806483                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077676                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82504.584179                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99989.346540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88617.308721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106036.995463                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101978.867885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82504.584179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99989.346540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88617.308721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106036.995463                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101978.867885                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1200                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        20                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             60                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3144432                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3826879                       # number of writebacks
system.l2.writebacks::total                   3826879                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         196465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         100945                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              297441                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        196465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        100945                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             297441                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       121712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2958097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2042034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5125561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       121712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2958097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2042034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3878845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9004406                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8824996501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 270182731999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    292963000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196498983001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 475799674501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8824996501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 270182731999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    292963000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196498983001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 342504423415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 818304097916                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.090772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.365801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.768494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073416                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.090772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.365801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.768494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72507.201435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91336.670839                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78795.857988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96227.086817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92828.799521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72507.201435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91336.670839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78795.857988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96227.086817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88300.621297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90878.187625                       # average overall mshr miss latency
system.l2.replacements                       14579482                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8990474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8990474                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8990474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8990474                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60569640                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60569640                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60569640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60569640                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3878845                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3878845                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 342504423415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 342504423415                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88300.621297                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88300.621297                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 53                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        32000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854839                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6410.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1280                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3990.566038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       559500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       493000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1052500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854839                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19982.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19720                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19858.490566                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       152000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.968750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16888.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5887.096774                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       455500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       615000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20704.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4927489                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           150660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5078149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2041652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1441428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3483080                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 206582019499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154844693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  361426712999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6969141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1592088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8561229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.292956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.406843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101183.756830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107424.507849                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103766.411624                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       169508                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        88106                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257614                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1872144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1353322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3225466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 173408334499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131719284001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 305127618500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.268633                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.376753                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92625.532277                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97330.335279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94599.545771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34438149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34444575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       121723                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           125461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10042705500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    331251500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10373957000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34559872                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34570036                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003522                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.367769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003629                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82504.584179                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88617.308721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82686.707423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       121712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3718                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125430                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8824996501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    292963000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9117959501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.365801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72507.201435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78795.857988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72693.609990                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24506104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       363551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24869655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1112910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       701551                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1814461                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 108840573500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72390361000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 181230934500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25619014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26684116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.658670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97798.180895                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103186.170357                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99881.416299                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26957                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39796                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1085953                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       688712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1774665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  96774397500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64779699000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 161554096500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.042389                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.646616                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066506                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89114.719974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94059.198910                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91033.573379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             175                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1652000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1513000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3165000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          132                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           222                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.856061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.688889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.788288                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14619.469027                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24403.225806                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18085.714286                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           87                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          123                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1700000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       706500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2406500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.659091                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.400000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.554054                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19540.229885                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19625                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19565.040650                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   142903839                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14579581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.801642                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.639635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.827732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.811810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.661706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.052579                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.556869                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.106435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.297697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1129586133                       # Number of tag accesses
system.l2.tags.data_accesses               1129586133                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7789504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     189467840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        237952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130797440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    247367488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          575660224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7789504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       237952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8027456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244920256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244920256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         121711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2960435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2043710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3865117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8994691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3826879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3826879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6076391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        147798960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           185620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102031699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    192964977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             449057647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6076391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       185620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6262011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191055955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191055955                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191055955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6076391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       147798960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          185620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102031699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    192964977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            640113602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    121709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2851732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2027488.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3864818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006770211750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229540                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229540                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18788543                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511804                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8994691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3826879                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8994691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3826879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 125226                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 95810                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            510350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            511499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            559383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            965469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            542712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            580988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            514571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            508982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            550616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            509814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           519581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           513624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           539926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           509203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           507975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            247691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233953                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 318140798042                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44347325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            484443266792                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35869.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54619.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5517289                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1740975                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.66                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8994691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3826879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2897003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1870520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  937009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  785233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  719970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  423596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  351512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  288146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  208746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  121968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  89438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  70863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 249694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 253671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 241288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5342240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.953907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.652961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.449214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3858141     72.22%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       661475     12.38%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       257930      4.83%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       230560      4.32%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62305      1.17%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29035      0.54%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18685      0.35%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20424      0.38%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203685      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5342240                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.640019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.071689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.445641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229535    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229540                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203994     88.87%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2307      1.01%     89.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16329      7.11%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4904      2.14%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1464      0.64%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              413      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229540                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              567645760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8014464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238786880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               575660224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244920256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       442.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    449.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1281929437500                       # Total gap between requests
system.mem_ctrls.avgGap                      99982.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7789376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    182510848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       237952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129759232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    247348352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238786880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6076290.684869466349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142371990.463681161404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 185620.198722729401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101221819.652487680316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 192950049.808279097080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186271467.010071545839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       121711                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2960435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2043710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3865117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3826879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3796590348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 148428556886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    137359774                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 111787018199                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 220293741585                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30600310083226                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31193.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50137.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36944.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54698.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56995.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7996153.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18816263340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10001069760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29813148540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9823319640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101194329600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     257384459880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     275516102400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       702548693160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.040059                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 713140925418                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42806400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 525982128582                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19327373100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10272731040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33514831560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9652735260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101194329600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     394601392080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     159965001600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       728528394240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.306151                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 411360696790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42806400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 827762357210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     11588165050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59265438688.669746                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 495214588500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238994599500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1042934854500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21772454                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21772454                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21772454                       # number of overall hits
system.cpu1.icache.overall_hits::total       21772454                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11262                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11262                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11262                       # number of overall misses
system.cpu1.icache.overall_misses::total        11262                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    480884999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    480884999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    480884999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    480884999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21783716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21783716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21783716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21783716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000517                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000517                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42699.786805                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42699.786805                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42699.786805                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42699.786805                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10132                       # number of writebacks
system.cpu1.icache.writebacks::total            10132                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1098                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1098                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1098                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1098                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10164                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10164                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    418545000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    418545000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    418545000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    418545000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000467                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000467                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000467                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000467                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41179.161747                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41179.161747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41179.161747                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41179.161747                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10132                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21772454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21772454                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11262                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    480884999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    480884999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21783716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21783716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000517                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42699.786805                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42699.786805                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1098                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1098                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    418545000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    418545000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41179.161747                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41179.161747                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991048                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21595217                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10132                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2131.387386                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357083500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991048                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999720                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999720                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43577596                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43577596                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32978089                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32978089                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32978089                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32978089                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8729791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8729791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8729791                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8729791                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 798631640434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 798631640434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 798631640434                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 798631640434                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41707880                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41707880                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41707880                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41707880                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209308                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209308                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209308                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209308                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91483.477718                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91483.477718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91483.477718                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91483.477718                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6855190                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       327485                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           102463                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4456                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.904053                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.493043                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657027                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657027                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6844920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6844920                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6844920                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6844920                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1884871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1884871                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1884871                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1884871                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162248323867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162248323867                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162248323867                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162248323867                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045192                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86079.272198                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86079.272198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86079.272198                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86079.272198                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657027                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27516068                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27516068                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5171977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5171977                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 408833097000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 408833097000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32688045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32688045                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79047.740738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79047.740738                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4106625                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4106625                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065352                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78582176000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78582176000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032591                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032591                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 73761.701297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73761.701297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5462021                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5462021                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3557814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3557814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 389798543434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 389798543434                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019835                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.394443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.394443                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109561.248405                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109561.248405                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2738295                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2738295                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819519                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83666147867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83666147867                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090857                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090857                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102091.773183                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102091.773183                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          326                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7300000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7300000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334694                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334694                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44512.195122                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44512.195122                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104082                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104082                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71019.607843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71019.607843                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1149500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.281250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.281250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9123.015873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9123.015873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1025500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1025500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8138.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8138.888889                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326845                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326845                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773160                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76627949500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76627949500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368171                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99110.080061                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99110.080061                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773160                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75854789500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75854789500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368171                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368171                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98110.080061                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98110.080061                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.902416                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36960729                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2657918                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.905895                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357095000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.902416                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.903200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.903200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90275593                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90275593                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1281929454000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61254975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12817353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60825110                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10752603                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6664731                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            639                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8562035                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8562035                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34570038                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26684938                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          222                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          222                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103679586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97766535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7972573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209449154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4423661568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4171311296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1298944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340109888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8936381696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21246390                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245024704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         91062088                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088699                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.286483                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               83041526     91.19%     91.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7964048      8.75%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  56508      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           91062088                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139632322989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48886977893                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51884176089                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3988265390                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15260970                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3196848558500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72082                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703744                       # Number of bytes of host memory used
host_op_rate                                    72193                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37849.76                       # Real time elapsed on the host
host_tick_rate                               50592637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728281367                       # Number of instructions simulated
sim_ops                                    2732487568                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.914919                       # Number of seconds simulated
sim_ticks                                1914919104500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.607841                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              334543960                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339267097                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28936969                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        455976938                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             25069                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         112098                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           87029                       # Number of indirect misses.
system.cpu0.branchPred.lookups              475307122                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2028                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1288                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         28934266                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880771                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42933396                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4617                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      722413490                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842735913                       # Number of instructions committed
system.cpu0.commit.committedOps             842736938                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3617252944                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.232977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.131467                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3377069570     93.36%     93.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     78383859      2.17%     95.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65537928      1.81%     97.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14496146      0.40%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4339729      0.12%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5598031      0.15%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1287449      0.04%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27606836      0.76%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42933396      1.19%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3617252944                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15521                       # Number of function calls committed.
system.cpu0.commit.int_insts                829101128                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586592                       # Number of loads committed
system.cpu0.commit.membars                       1561                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1612      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602837476     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587824     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9308146      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842736938                       # Class of committed instruction
system.cpu0.commit.refs                     239896064                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842735913                       # Number of Instructions Simulated
system.cpu0.committedOps                    842736938                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.429713                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.429713                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2666943169                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2818                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           275612874                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1715470111                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               259221910                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                717010904                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              28935454                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6033                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             58649872                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  475307122                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                365925237                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3325340180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9422897                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2043058671                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               57876314                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.127323                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         376482948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         334569029                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547285                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3730761309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.547626                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.901381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2402286136     64.39%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               831206881     22.28%     86.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               363653027      9.75%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75204283      2.02%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45699729      1.22%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  135752      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12572914      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     528      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2059      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3730761309                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2316610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31574100                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               271813523                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.410611                       # Inst execution rate
system.cpu0.iew.exec_refs                   657059903                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10556287                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              938549215                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            422777103                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3331                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22166891                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19143730                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1557374003                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            646503616                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28115062                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1532843550                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6038776                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1068159327                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              28935454                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1078861155                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34821214                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          155186                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3011                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          832                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    192190511                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9834258                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           832                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12518187                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19055913                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                961343966                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1172546619                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741162                       # average fanout of values written-back
system.cpu0.iew.wb_producers                712511371                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.314096                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1179137278                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1918924347                       # number of integer regfile reads
system.cpu0.int_regfile_writes              896777558                       # number of integer regfile writes
system.cpu0.ipc                              0.225748                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225748                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2068      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            886373004     56.78%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10892      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  402      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           662915812     42.47%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11656114      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1560958611                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   65770862                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042135                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4694575      7.14%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61073927     92.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2360      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1626727086                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        6932149942                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1172546302                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2272011503                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1557368950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1560958611                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               5053                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      714637068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13701186                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           436                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    527304470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3730761309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.418402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.048227                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2965583035     79.49%     79.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392154990     10.51%     90.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          179535492      4.81%     94.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59341184      1.59%     96.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74666410      2.00%     98.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37136635      1.00%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12892318      0.35%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5603598      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3847647      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3730761309                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.418143                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         37629314                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8763165                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           422777103                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19143730                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    779                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3733077919                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    96760291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2128089759                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634555789                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              68576465                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               298075994                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             498768822                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6201476                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2218070639                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1644305112                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1245599186                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                720851153                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6265317                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              28935454                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            554671351                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               611043405                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2218070327                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        137598                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2044                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                294642281                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2028                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5139464594                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3243997737                       # The number of ROB writes
system.cpu0.timesIdled                          24320                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  456                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918782                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157267879                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157395713                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16074035                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        209562185                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28467                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71038                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42571                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229094184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          571                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           825                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16073198                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108383447                       # Number of branches committed
system.cpu1.commit.bw_lim_events             30451532                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      330277860                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448935360                       # Number of instructions committed
system.cpu1.commit.committedOps             448936761                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1432684695                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.313353                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.315079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1303443940     90.98%     90.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     47440922      3.31%     94.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     29699314      2.07%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9236109      0.64%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1970843      0.14%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4782473      0.33%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       636043      0.04%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5023519      0.35%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     30451532      2.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1432684695                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7494                       # Number of function calls committed.
system.cpu1.commit.int_insts                435302750                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599341                       # Number of loads committed
system.cpu1.commit.membars                       2033                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2033      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331595173     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600166     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7738957      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448936761                       # Class of committed instruction
system.cpu1.commit.refs                     117339123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448935360                       # Number of Instructions Simulated
system.cpu1.committedOps                    448936761                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.312290                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.312290                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            908354255                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  904                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132738127                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             858073230                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147437024                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                392107883                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16076409                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1639                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22543957                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229094184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178104915                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1287394051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6180524                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     992892780                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32154492                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.154064                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183048231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157296346                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.667713                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1486519528                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.667935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.000403                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               873547084     58.76%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               361299754     24.31%     83.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               164472738     11.06%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66043167      4.44%     98.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11134531      0.75%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  149706      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9871582      0.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     824      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1486519528                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         484700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17771436                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               146704613                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.453668                       # Inst execution rate
system.cpu1.iew.exec_refs                   196821533                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8777650                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              440945506                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            194964819                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3044                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15563425                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13686879                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          775911064                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188043883                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16613542                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            674606508                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2597934                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            226419884                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16076409                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            231203798                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4330707                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88440                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5242                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2843                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85365478                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5947097                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2843                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7918220                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9853216                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                464934285                       # num instructions consuming a value
system.cpu1.iew.wb_count                    622209197                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.782448                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363786724                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.418431                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     626578315                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               879420238                       # number of integer regfile reads
system.cpu1.int_regfile_writes              471106362                       # number of integer regfile writes
system.cpu1.ipc                              0.301906                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.301906                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2413      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            484378626     70.08%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4923      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197879464     28.63%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8954336      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             691220050                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8449987                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012225                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2252199     26.65%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6197423     73.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  365      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             699667624                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2880011475                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    622209197                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1102888200                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 775905768                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                691220050                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5296                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      326974303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2601860                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           607                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    204557915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1486519528                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.464992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.018565                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1111122046     74.75%     74.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          198223455     13.33%     88.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111124037      7.48%     95.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           27554542      1.85%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20589827      1.39%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8340645      0.56%     99.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5138939      0.35%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2219568      0.15%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2206469      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1486519528                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.464841                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20513986                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6852605                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           194964819                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13686879                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    380                       # number of misc regfile reads
system.cpu1.numCycles                      1487004228                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2342710724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              724052097                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332817666                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27923587                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               164356367                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             158028908                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2635724                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1105345252                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             824193440                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          620919529                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                390998230                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6296415                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16076409                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            190916430                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               288101863                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1105345252                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        119995                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2981                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 90539075                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          2976                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2181446575                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1612330012                       # The number of ROB writes
system.cpu1.timesIdled                           4763                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30942840                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                96287                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            33544757                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             215251123                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     87808118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     175495688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1234727                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       116795                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68005690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     62477811                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136012004                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       62594606                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           87581317                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5026802                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         82661284                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2157                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            885                       # Transaction distribution
system.membus.trans_dist::ReadExReq            223241                       # Transaction distribution
system.membus.trans_dist::ReadExResp           223240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      87581317                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    263300245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              263300245                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5941207104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5941207104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2122                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          87807600                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                87807600    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            87807600                       # Request fanout histogram
system.membus.respLayer1.occupancy       468625303050                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        218800044187                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1180004048.780488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1485080268.405924                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        77500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3039381500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1866538938500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  48380166000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    365901181                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       365901181                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    365901181                       # number of overall hits
system.cpu0.icache.overall_hits::total      365901181                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        24056                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         24056                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        24056                       # number of overall misses
system.cpu0.icache.overall_misses::total        24056                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1850117000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1850117000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1850117000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1850117000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    365925237                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    365925237                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    365925237                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    365925237                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000066                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000066                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76908.754573                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76908.754573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76908.754573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76908.754573                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2752                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21647                       # number of writebacks
system.cpu0.icache.writebacks::total            21647                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2409                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2409                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2409                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2409                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21647                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21647                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21647                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1681132000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1681132000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1681132000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1681132000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77661.200166                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77661.200166                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77661.200166                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77661.200166                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21647                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    365901181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      365901181                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        24056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        24056                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1850117000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1850117000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    365925237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    365925237                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76908.754573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76908.754573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2409                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2409                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21647                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1681132000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1681132000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77661.200166                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77661.200166                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          365923078                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21679                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         16879.149315                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        731872121                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       731872121                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    224591464                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       224591464                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    224591464                       # number of overall hits
system.cpu0.dcache.overall_hits::total      224591464                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104576434                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104576434                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104576434                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104576434                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8469402450286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8469402450286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8469402450286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8469402450286                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    329167898                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    329167898                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    329167898                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    329167898                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.317699                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.317699                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.317699                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.317699                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80987.676920                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80987.676920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80987.676920                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80987.676920                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1911922962                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1053491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35750832                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17380                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.479118                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.615132                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53505324                       # number of writebacks
system.cpu0.dcache.writebacks::total         53505324                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     51068372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     51068372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     51068372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     51068372                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53508062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53508062                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53508062                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53508062                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5280362591569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5280362591569                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5280362591569                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5280362591569                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162556                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162556                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162556                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162556                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98683.495425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98683.495425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98683.495425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98683.495425                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53505323                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    217625252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      217625252                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    102235723                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    102235723                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8308065163500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8308065163500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    319860975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    319860975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.319625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81263.817770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81263.817770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     48963889                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     48963889                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53271834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53271834                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5265068308500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5265068308500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98833.997502                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98833.997502                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6966212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6966212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2340711                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2340711                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161337286786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161337286786                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306923                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.251502                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.251502                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68926.615369                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68926.615369                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2104483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2104483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236228                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236228                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15294283069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15294283069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025382                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025382                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64743.735158                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64743.735158                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          261                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          261                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8934500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8934500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.173307                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.173307                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34231.800766                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34231.800766                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          225                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          225                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       466000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023904                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023904                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12944.444444                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          844                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          844                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          412                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          412                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1851000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1851000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1256                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1256                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.328025                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.328025                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4492.718447                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4492.718447                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          412                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          412                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1439000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1439000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.328025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.328025                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3492.718447                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3492.718447                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       948000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       948000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1288                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1288                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.172360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.172360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4270.270270                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4270.270270                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          217                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          217                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       726000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       726000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.168478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.168478                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3345.622120                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3345.622120                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999415                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          278106506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53506745                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.197597                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999415                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        711850609                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       711850609                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4069299                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1419153                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5490383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1502                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4069299                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                429                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1419153                       # number of overall hits
system.l2.overall_hits::total                 5490383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             20145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49424108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13038606                       # number of demand (read+write) misses
system.l2.demand_misses::total               62487510                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            20145                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49424108                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4651                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13038606                       # number of overall misses
system.l2.overall_misses::total              62487510                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1629403500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5131793681453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    399574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1382076920911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6515899580364                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1629403500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5131793681453                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    399574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1382076920911                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6515899580364                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21647                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53493407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14457759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67977893                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21647                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53493407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14457759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67977893                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.930614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.923929                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.915551                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.901841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.919233                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.930614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.923929                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.915551                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.901841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.919233                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80883.767684                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103831.791592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85911.524403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105998.825404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104275.231648                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80883.767684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103831.791592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85911.524403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105998.825404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104275.231648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              54622                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1792                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.481027                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  24741879                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5026801                       # number of writebacks
system.l2.writebacks::total                   5026801                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         338461                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         311214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              649741                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        338461                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        311214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             649741                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        20103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     49085647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12727392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          61837769                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        20103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     49085647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12727392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     26196982                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         88034751                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1426723000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4623912515464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    351864504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1237775355920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5863466458888                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1426723000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4623912515464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    351864504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1237775355920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2196789997797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8060256456685                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.928674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.917602                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.910827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.880316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.928674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.917602                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.910827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.880316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.295050                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70970.651147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94200.907965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76045.926951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97252.866567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94820.148814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70970.651147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94200.907965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76045.926951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97252.866567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83856.605994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91557.667457                       # average overall mshr miss latency
system.l2.replacements                      150038050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5204966                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5204966                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5204967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5204967                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61582042                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61582042                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61582044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61582044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     26196982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       26196982                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2196789997797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2196789997797                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83856.605994                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83856.605994                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             210                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  213                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           600                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           225                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                825                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3676500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1095000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4771500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1038                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.740741                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.986842                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794798                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6127.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4866.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5783.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          590                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          222                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           812                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12157000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4477500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16634500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.728395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.973684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.782274                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20605.084746                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20168.918919                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20485.837438                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              103                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        10000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   582.524272                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       150500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1916500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2067000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.990291                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        30100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19757.731959                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20264.705882                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            82457                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151638                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         152453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         146766                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              299219                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13890659000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13506367000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27397026000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.648985                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.679639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.663667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 91114.369675                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92026.538844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91561.785849                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38086                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37900                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            75986                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       114367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         223233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10828846000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10492301000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21321147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.486855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.504133                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.495130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94685.057753                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96378.125402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95510.730940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        20145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1629403500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    399574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2028978000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21647                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26727                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.930614                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.915551                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.927751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80883.767684                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85911.524403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81826.826908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        20103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24730                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1426723000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    351864504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1778587504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.928674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.910827                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.925282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70970.651147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76045.926951                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71920.238738                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3986842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1349972                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5336814                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49271655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12891840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        62163495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5117903022453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1368570553911                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6486473576364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53258497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14241812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67500309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.925142                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103871.140972                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106157.891652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104345.381101                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       300375                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       273314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       573689                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48971280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12618526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     61589806                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4613083669464                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1227283054920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5840366724384                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.919502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.886020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912437                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 94199.777287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97260.413373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94826.840734                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   160125703                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 150038114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.067234                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.641181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.492609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.925830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.922259                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.572518                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.054572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.358160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1228167954                       # Number of tag accesses
system.l2.tags.data_accesses               1228167954                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1286592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3141528704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        296128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     814587264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1661792960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5619491648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1286592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       296128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1582720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321715328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321715328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          20103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       49086386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12727926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25965515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            87804557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5026802                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5026802                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           671878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1640554265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           154643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        425389909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    867813662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2934584356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       671878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       154643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           826521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168004657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168004657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168004657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          671878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1640554265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          154643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       425389909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    867813662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3102589014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5019330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     20103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  49029913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12705013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25958836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046843310250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309412                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309412                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           142931535                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4723931                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    87804557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5026804                       # Number of write requests accepted
system.mem_ctrls.readBursts                  87804557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5026804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86065                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7474                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5289137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5273728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5047855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5151085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6444971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6341201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5563302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5367515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5276479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5294956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5586950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5464818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5367973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5410904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5376830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5460788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3026622748199                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               438592460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4671344473199                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34503.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53253.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 39913193                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2302530                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              87804557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5026804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14165649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                16606832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15334339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                12310410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9045300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7151240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4976420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3166879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1982713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1297892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 757575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 437249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 245260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 131520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  63711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  29062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 166993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 249230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 289305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 312133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 324406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 332611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 334403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 350507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 334733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 317745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 315168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 314842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50522100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.477707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.225736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.157458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     37468675     74.16%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      7346457     14.54%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2950912      5.84%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1274901      2.52%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       511309      1.01%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       347723      0.69%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157748      0.31%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       123446      0.24%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       340929      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50522100                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     283.500446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     66.907438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12639.915843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       309288     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           75      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.24518e+06           31      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309412                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           277764     89.77%     89.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7125      2.30%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16140      5.22%     97.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6003      1.94%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1524      0.49%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              463      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              185      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               87      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309412                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5613983488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5508160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321237120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5619491648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321715456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2931.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2934.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1914918998000                       # Total gap between requests
system.mem_ctrls.avgGap                      20627.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1286592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3137914432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       296128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    813120832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1661365504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321237120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 671877.990551428054                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1638666836.957237005234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 154642.563909936696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 424624116.020980477333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 867590437.682637929916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167754929.827115327120                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        20103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     49086386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12727926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25965515                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5026804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    594105016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2585799965321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    159580757                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 710291882308                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1374498939797                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 47599359786072                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29553.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52678.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34489.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55805.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52935.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9469109.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         179426372160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          95367382275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        308731443720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13293638280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151162103040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     865533085860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6458968800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1619972994135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        845.974637                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9510941150                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  63943360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1841464803350                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         181301414700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          96363987225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        317578589160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12907264320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151162103040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     866239669260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5863951200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1631416978905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        851.950861                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7966588535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  63943360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1843009155965                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4039369431.034483                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8167410227.831431                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  29406258500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   743501969500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1171417135000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178099297                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178099297                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178099297                       # number of overall hits
system.cpu1.icache.overall_hits::total      178099297                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5618                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5618                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5618                       # number of overall misses
system.cpu1.icache.overall_misses::total         5618                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    455706500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    455706500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    455706500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    455706500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178104915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178104915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178104915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178104915                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 81115.432538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81115.432538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 81115.432538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81115.432538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5080                       # number of writebacks
system.cpu1.icache.writebacks::total             5080                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          538                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          538                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          538                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5080                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5080                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5080                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    413336000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    413336000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    413336000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    413336000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81365.354331                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81365.354331                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81365.354331                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81365.354331                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5080                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178099297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178099297                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5618                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5618                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    455706500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    455706500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178104915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178104915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 81115.432538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81115.432538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          538                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5080                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    413336000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    413336000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81365.354331                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81365.354331                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          178291778                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5112                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34877.108372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        356214910                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       356214910                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    113733171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       113733171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    113733171                       # number of overall hits
system.cpu1.dcache.overall_hits::total      113733171                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     48018643                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      48018643                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     48018643                       # number of overall misses
system.cpu1.dcache.overall_misses::total     48018643                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3721546467407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3721546467407                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3721546467407                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3721546467407                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161751814                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161751814                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161751814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161751814                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.296866                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.296866                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.296866                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.296866                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77502.116572                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77502.116572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77502.116572                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77502.116572                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    291429009                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2692622                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4574922                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          37278                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.701416                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.230860                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14470323                       # number of writebacks
system.cpu1.dcache.writebacks::total         14470323                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     33545617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     33545617                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     33545617                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     33545617                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14473026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14473026                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14473026                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14473026                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1423678554412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1423678554412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1423678554412                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1423678554412                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089477                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089477                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98367.718984                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98367.718984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98367.718984                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98367.718984                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14470323                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    108306439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      108306439                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     45707869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     45707869                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3560854745500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3560854745500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154014308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154014308                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.296777                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.296777                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77904.632690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77904.632690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     31451221                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     31451221                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14256648                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14256648                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1409079366500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1409079366500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092567                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092567                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98836.652662                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98836.652662                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5426732                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5426732                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2310774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2310774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 160691721907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 160691721907                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737506                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.298646                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.298646                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69540.215489                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69540.215489                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2094396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2094396                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216378                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216378                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14599187912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14599187912                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027965                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67470.759098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67470.759098                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          301                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          301                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22236000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22236000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.194948                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.194948                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 73873.754153                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73873.754153                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          162                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12476500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.104922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104922                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 77015.432099                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77015.432099                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          964                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          964                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          473                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          473                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4638500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4638500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.329158                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.329158                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9806.553911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9806.553911                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          473                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          473                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4165500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4165500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.329158                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.329158                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8806.553911                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8806.553911                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          551                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            551                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          274                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1464500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1464500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          825                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.332121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.332121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5344.890511                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5344.890511                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          274                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1190500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1190500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.332121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.332121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4344.890511                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4344.890511                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818882                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          128213167                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14472742                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.858941                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818882                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994340                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994340                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        337983953                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       337983953                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1914919104500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67554974                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10231768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62797407                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       145011249                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         44527713                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2377                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           885                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451180                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26727                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67528247                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160508281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43402362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             203990824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2770816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6847918784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       650240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1851397248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8702737088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       194596145                       # Total snoops (count)
system.tol2bus.snoopTraffic                 323523968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        262575275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.243544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              198743503     75.69%     75.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1               63714977     24.27%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116795      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          262575275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136008498754                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80268180274                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32497945                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21714271325                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7632475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
