Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Fri Sep  7 14:46:46 2018
| Host              : guan-X450LN running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -file ./report/ddr_hls_test_timing_synth.rpt
| Design            : ddr_hls_test
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             8.276ns  (required time - arrival time)
  Source:                 ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.367ns (22.529%)  route 1.262ns (77.471%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1410, unset)         0.000     0.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
                         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  ddr_hls_test_gmem_m_axi_U/bus_write/could_multi_bursts.loop_cnt_reg[2]/Q
                         net (fo=35, unplaced)        0.210     0.289    ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[6][2]
                         LUT6 (Prop_LUT6_I0_O)        0.149     0.438 f  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[1]_i_4/O
                         net (fo=1, unplaced)         0.225     0.663    ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[1]_i_4_n_4
                         LUT6 (Prop_LUT6_I5_O)        0.035     0.698 f  ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.awlen_buf[1]_i_2/O
                         net (fo=7, unplaced)         0.250     0.948    ddr_hls_test_gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_10
                         LUT4 (Prop_LUT4_I1_O)        0.035     0.983 r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_len_buf[8]_i_1/O
                         net (fo=47, unplaced)        0.294     1.277    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/p_26_in
                         LUT4 (Prop_LUT4_I1_O)        0.069     1.346 r  ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq/sect_cnt[19]_i_1/O
                         net (fo=20, unplaced)        0.283     1.629    ddr_hls_test_gmem_m_axi_U/bus_write/fifo_wreq_n_68
                         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1410, unset)         0.000    10.000    ddr_hls_test_gmem_m_axi_U/bus_write/ap_clk
                         FDRE                                         r  ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[0]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_CE)      -0.060     9.905    ddr_hls_test_gmem_m_axi_U/bus_write/sect_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.629    
  -------------------------------------------------------------------
                         slack                                  8.276    




