

================================================================
== Vitis HLS Report for 'kernel_doitgen_Pipeline_L2'
================================================================
* Date:           Thu Dec 12 11:03:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_doitgen
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  28.000 ns|  28.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |        5|        5|         3|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      448|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      622|    -|
|Register             |        -|     -|      591|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      591|     1070|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_645_p2                |         +|   0|  0|  10|           3|           1|
    |and_ln3435_1_fu_1242_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln3435_fu_1180_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001    |       and|   0|  0|   2|           1|           1|
    |cmp51_i_fu_665_p2            |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln3421_fu_639_p2        |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln3435_1_fu_1202_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln3435_fu_1170_p2       |      icmp|   0|  0|   9|           2|           1|
    |or_ln3435_1_fu_1212_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln3435_fu_1207_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln3435_10_fu_1288_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln3435_11_fu_1296_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln3435_1_fu_1194_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_2_fu_1218_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_3_fu_1226_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_4_fu_1234_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_5_fu_1248_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_6_fu_1256_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_7_fu_1264_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_8_fu_1272_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_9_fu_1280_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln3435_fu_1186_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |sel_tmp1_fu_1175_p2          |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 448|          32|         402|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7                        |   9|          2|    3|          6|
    |i_fu_242                                    |   9|          2|    3|          6|
    |merlin_gmem_kernel_doitgen_512_sum_blk_n_R  |   9|          2|    1|          2|
    |mux_case_101515_out                         |   9|          2|   32|         64|
    |mux_case_111529_out                         |   9|          2|   32|         64|
    |mux_case_111831388_out                      |   9|          2|   32|         64|
    |mux_case_121545_out_o                       |  14|          3|   32|         96|
    |mux_case_131560_out_o                       |  14|          3|   32|         96|
    |mux_case_141575_out_o                       |  14|          3|   32|         96|
    |mux_case_151591_out_o                       |  14|          3|   32|         96|
    |mux_case_161605_out                         |   9|          2|   32|         64|
    |mux_case_171620_out                         |   9|          2|   32|         64|
    |mux_case_181635_out                         |   9|          2|   32|         64|
    |mux_case_191649_out                         |   9|          2|   32|         64|
    |mux_case_201663_out                         |   9|          2|   32|         64|
    |mux_case_211677_out                         |   9|          2|   32|         64|
    |mux_case_211841403_out                      |   9|          2|   32|         64|
    |mux_case_221691_out                         |   9|          2|   32|         64|
    |mux_case_231705_out                         |   9|          2|   32|         64|
    |mux_case_241719_out                         |   9|          2|   32|         64|
    |mux_case_251733_out                         |   9|          2|   32|         64|
    |mux_case_261747_out                         |   9|          2|   32|         64|
    |mux_case_271761_out                         |   9|          2|   32|         64|
    |mux_case_281777_out_o                       |  14|          3|   32|         96|
    |mux_case_291792_out_o                       |  14|          3|   32|         96|
    |mux_case_311397_out_o                       |  14|          3|   32|         96|
    |mux_case_311851417_out                      |   9|          2|   32|         64|
    |mux_case_321410_out                         |   9|          2|   32|         64|
    |mux_case_331424_out                         |   9|          2|   32|         64|
    |mux_case_341438_out                         |   9|          2|   32|         64|
    |mux_case_351452_out                         |   9|          2|   32|         64|
    |mux_case_361466_out                         |   9|          2|   32|         64|
    |mux_case_371480_out                         |   9|          2|   32|         64|
    |mux_case_381494_out                         |   9|          2|   32|         64|
    |mux_case_391508_out                         |   9|          2|   32|         64|
    |mux_case_401522_out                         |   9|          2|   32|         64|
    |mux_case_411536_out                         |   9|          2|   32|         64|
    |mux_case_41431_out                          |   9|          2|   32|         64|
    |mux_case_421551_out                         |   9|          2|   32|         64|
    |mux_case_431566_out                         |   9|          2|   32|         64|
    |mux_case_441583_out_o                       |  14|          3|   32|         96|
    |mux_case_451599_out_o                       |  14|          3|   32|         96|
    |mux_case_461614_out_o                       |  14|          3|   32|         96|
    |mux_case_471629_out_o                       |  14|          3|   32|         96|
    |mux_case_481642_out                         |   9|          2|   32|         64|
    |mux_case_491656_out                         |   9|          2|   32|         64|
    |mux_case_501670_out                         |   9|          2|   32|         64|
    |mux_case_511684_out                         |   9|          2|   32|         64|
    |mux_case_51445_out                          |   9|          2|   32|         64|
    |mux_case_521698_out                         |   9|          2|   32|         64|
    |mux_case_531712_out                         |   9|          2|   32|         64|
    |mux_case_541726_out                         |   9|          2|   32|         64|
    |mux_case_551740_out                         |   9|          2|   32|         64|
    |mux_case_561754_out                         |   9|          2|   32|         64|
    |mux_case_571768_out                         |   9|          2|   32|         64|
    |mux_case_581783_out                         |   9|          2|   32|         64|
    |mux_case_591798_out                         |   9|          2|   32|         64|
    |mux_case_61459_out                          |   9|          2|   32|         64|
    |mux_case_71473_out                          |   9|          2|   32|         64|
    |mux_case_81487_out                          |   9|          2|   32|         64|
    |mux_case_91501_out                          |   9|          2|   32|         64|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 622|        137| 1865|       4082|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bitcast_ln3435_10_reg_1510        |  32|   0|   32|          0|
    |bitcast_ln3435_11_reg_1518        |  32|   0|   32|          0|
    |bitcast_ln3435_1_reg_1438         |  32|   0|   32|          0|
    |bitcast_ln3435_2_reg_1446         |  32|   0|   32|          0|
    |bitcast_ln3435_3_reg_1454         |  32|   0|   32|          0|
    |bitcast_ln3435_4_reg_1462         |  32|   0|   32|          0|
    |bitcast_ln3435_5_reg_1470         |  32|   0|   32|          0|
    |bitcast_ln3435_6_reg_1478         |  32|   0|   32|          0|
    |bitcast_ln3435_7_reg_1486         |  32|   0|   32|          0|
    |bitcast_ln3435_8_reg_1494         |  32|   0|   32|          0|
    |bitcast_ln3435_9_reg_1502         |  32|   0|   32|          0|
    |bitcast_ln3435_reg_1430           |  32|   0|   32|          0|
    |cmp51_i_reg_1424                  |   1|   0|    1|          0|
    |i_7_reg_1408                      |   3|   0|    3|          0|
    |i_fu_242                          |   3|   0|    3|          0|
    |icmp_ln3421_reg_1414              |   1|   0|    1|          0|
    |mux_case_011821373_fu_250         |  32|   0|   32|          0|
    |mux_case_301382_fu_246            |  32|   0|   32|          0|
    |raw_bits_27_reg_1526              |  32|   0|   32|          0|
    |raw_bits_28_reg_1531              |  32|   0|   32|          0|
    |raw_bits_29_reg_1536              |  32|   0|   32|          0|
    |raw_bits_30_reg_1541              |  32|   0|   32|          0|
    |trunc_ln3401_reg_1418             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 591|   0|  591|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|          kernel_doitgen_Pipeline_L2|  return value|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_AWUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WVALID    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WREADY    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WDATA     |  out|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WSTRB     |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WLAST     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WID       |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_WUSER     |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARVALID   |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREADY   |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARADDR    |  out|   64|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARID      |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLEN     |  out|   32|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARBURST   |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARPROT    |  out|    3|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARQOS     |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARREGION  |  out|    4|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_ARUSER    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RDATA     |   in|  512|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RLAST     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_RRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BVALID    |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BREADY    |  out|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BRESP     |   in|    2|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BID       |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|m_axi_merlin_gmem_kernel_doitgen_512_sum_BUSER     |   in|    1|       m_axi|  merlin_gmem_kernel_doitgen_512_sum|       pointer|
|sext_ln3421                                        |   in|   58|     ap_none|                         sext_ln3421|        scalar|
|mux_case_591798_out                                |  out|   32|      ap_vld|                 mux_case_591798_out|       pointer|
|mux_case_591798_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_591798_out|       pointer|
|mux_case_291792_out_i                              |   in|   32|     ap_ovld|                 mux_case_291792_out|       pointer|
|mux_case_291792_out_o                              |  out|   32|     ap_ovld|                 mux_case_291792_out|       pointer|
|mux_case_291792_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_291792_out|       pointer|
|mux_case_581783_out                                |  out|   32|      ap_vld|                 mux_case_581783_out|       pointer|
|mux_case_581783_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_581783_out|       pointer|
|mux_case_281777_out_i                              |   in|   32|     ap_ovld|                 mux_case_281777_out|       pointer|
|mux_case_281777_out_o                              |  out|   32|     ap_ovld|                 mux_case_281777_out|       pointer|
|mux_case_281777_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_281777_out|       pointer|
|mux_case_571768_out                                |  out|   32|      ap_vld|                 mux_case_571768_out|       pointer|
|mux_case_571768_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_571768_out|       pointer|
|mux_case_271761_out                                |  out|   32|      ap_vld|                 mux_case_271761_out|       pointer|
|mux_case_271761_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_271761_out|       pointer|
|mux_case_561754_out                                |  out|   32|      ap_vld|                 mux_case_561754_out|       pointer|
|mux_case_561754_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_561754_out|       pointer|
|mux_case_261747_out                                |  out|   32|      ap_vld|                 mux_case_261747_out|       pointer|
|mux_case_261747_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_261747_out|       pointer|
|mux_case_551740_out                                |  out|   32|      ap_vld|                 mux_case_551740_out|       pointer|
|mux_case_551740_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_551740_out|       pointer|
|mux_case_251733_out                                |  out|   32|      ap_vld|                 mux_case_251733_out|       pointer|
|mux_case_251733_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_251733_out|       pointer|
|mux_case_541726_out                                |  out|   32|      ap_vld|                 mux_case_541726_out|       pointer|
|mux_case_541726_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_541726_out|       pointer|
|mux_case_241719_out                                |  out|   32|      ap_vld|                 mux_case_241719_out|       pointer|
|mux_case_241719_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_241719_out|       pointer|
|mux_case_531712_out                                |  out|   32|      ap_vld|                 mux_case_531712_out|       pointer|
|mux_case_531712_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_531712_out|       pointer|
|mux_case_231705_out                                |  out|   32|      ap_vld|                 mux_case_231705_out|       pointer|
|mux_case_231705_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_231705_out|       pointer|
|mux_case_521698_out                                |  out|   32|      ap_vld|                 mux_case_521698_out|       pointer|
|mux_case_521698_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_521698_out|       pointer|
|mux_case_221691_out                                |  out|   32|      ap_vld|                 mux_case_221691_out|       pointer|
|mux_case_221691_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_221691_out|       pointer|
|mux_case_511684_out                                |  out|   32|      ap_vld|                 mux_case_511684_out|       pointer|
|mux_case_511684_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_511684_out|       pointer|
|mux_case_211677_out                                |  out|   32|      ap_vld|                 mux_case_211677_out|       pointer|
|mux_case_211677_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_211677_out|       pointer|
|mux_case_501670_out                                |  out|   32|      ap_vld|                 mux_case_501670_out|       pointer|
|mux_case_501670_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_501670_out|       pointer|
|mux_case_201663_out                                |  out|   32|      ap_vld|                 mux_case_201663_out|       pointer|
|mux_case_201663_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_201663_out|       pointer|
|mux_case_491656_out                                |  out|   32|      ap_vld|                 mux_case_491656_out|       pointer|
|mux_case_491656_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_491656_out|       pointer|
|mux_case_191649_out                                |  out|   32|      ap_vld|                 mux_case_191649_out|       pointer|
|mux_case_191649_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_191649_out|       pointer|
|mux_case_481642_out                                |  out|   32|      ap_vld|                 mux_case_481642_out|       pointer|
|mux_case_481642_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_481642_out|       pointer|
|mux_case_181635_out                                |  out|   32|      ap_vld|                 mux_case_181635_out|       pointer|
|mux_case_181635_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_181635_out|       pointer|
|mux_case_471629_out_i                              |   in|   32|     ap_ovld|                 mux_case_471629_out|       pointer|
|mux_case_471629_out_o                              |  out|   32|     ap_ovld|                 mux_case_471629_out|       pointer|
|mux_case_471629_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_471629_out|       pointer|
|mux_case_171620_out                                |  out|   32|      ap_vld|                 mux_case_171620_out|       pointer|
|mux_case_171620_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_171620_out|       pointer|
|mux_case_461614_out_i                              |   in|   32|     ap_ovld|                 mux_case_461614_out|       pointer|
|mux_case_461614_out_o                              |  out|   32|     ap_ovld|                 mux_case_461614_out|       pointer|
|mux_case_461614_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_461614_out|       pointer|
|mux_case_161605_out                                |  out|   32|      ap_vld|                 mux_case_161605_out|       pointer|
|mux_case_161605_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_161605_out|       pointer|
|mux_case_451599_out_i                              |   in|   32|     ap_ovld|                 mux_case_451599_out|       pointer|
|mux_case_451599_out_o                              |  out|   32|     ap_ovld|                 mux_case_451599_out|       pointer|
|mux_case_451599_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_451599_out|       pointer|
|mux_case_151591_out_i                              |   in|   32|     ap_ovld|                 mux_case_151591_out|       pointer|
|mux_case_151591_out_o                              |  out|   32|     ap_ovld|                 mux_case_151591_out|       pointer|
|mux_case_151591_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_151591_out|       pointer|
|mux_case_441583_out_i                              |   in|   32|     ap_ovld|                 mux_case_441583_out|       pointer|
|mux_case_441583_out_o                              |  out|   32|     ap_ovld|                 mux_case_441583_out|       pointer|
|mux_case_441583_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_441583_out|       pointer|
|mux_case_141575_out_i                              |   in|   32|     ap_ovld|                 mux_case_141575_out|       pointer|
|mux_case_141575_out_o                              |  out|   32|     ap_ovld|                 mux_case_141575_out|       pointer|
|mux_case_141575_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_141575_out|       pointer|
|mux_case_431566_out                                |  out|   32|      ap_vld|                 mux_case_431566_out|       pointer|
|mux_case_431566_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_431566_out|       pointer|
|mux_case_131560_out_i                              |   in|   32|     ap_ovld|                 mux_case_131560_out|       pointer|
|mux_case_131560_out_o                              |  out|   32|     ap_ovld|                 mux_case_131560_out|       pointer|
|mux_case_131560_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_131560_out|       pointer|
|mux_case_421551_out                                |  out|   32|      ap_vld|                 mux_case_421551_out|       pointer|
|mux_case_421551_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_421551_out|       pointer|
|mux_case_121545_out_i                              |   in|   32|     ap_ovld|                 mux_case_121545_out|       pointer|
|mux_case_121545_out_o                              |  out|   32|     ap_ovld|                 mux_case_121545_out|       pointer|
|mux_case_121545_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_121545_out|       pointer|
|mux_case_411536_out                                |  out|   32|      ap_vld|                 mux_case_411536_out|       pointer|
|mux_case_411536_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_411536_out|       pointer|
|mux_case_111529_out                                |  out|   32|      ap_vld|                 mux_case_111529_out|       pointer|
|mux_case_111529_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_111529_out|       pointer|
|mux_case_401522_out                                |  out|   32|      ap_vld|                 mux_case_401522_out|       pointer|
|mux_case_401522_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_401522_out|       pointer|
|mux_case_101515_out                                |  out|   32|      ap_vld|                 mux_case_101515_out|       pointer|
|mux_case_101515_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_101515_out|       pointer|
|mux_case_391508_out                                |  out|   32|      ap_vld|                 mux_case_391508_out|       pointer|
|mux_case_391508_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_391508_out|       pointer|
|mux_case_91501_out                                 |  out|   32|      ap_vld|                  mux_case_91501_out|       pointer|
|mux_case_91501_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_91501_out|       pointer|
|mux_case_381494_out                                |  out|   32|      ap_vld|                 mux_case_381494_out|       pointer|
|mux_case_381494_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_381494_out|       pointer|
|mux_case_81487_out                                 |  out|   32|      ap_vld|                  mux_case_81487_out|       pointer|
|mux_case_81487_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_81487_out|       pointer|
|mux_case_371480_out                                |  out|   32|      ap_vld|                 mux_case_371480_out|       pointer|
|mux_case_371480_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_371480_out|       pointer|
|mux_case_71473_out                                 |  out|   32|      ap_vld|                  mux_case_71473_out|       pointer|
|mux_case_71473_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_71473_out|       pointer|
|mux_case_361466_out                                |  out|   32|      ap_vld|                 mux_case_361466_out|       pointer|
|mux_case_361466_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_361466_out|       pointer|
|mux_case_61459_out                                 |  out|   32|      ap_vld|                  mux_case_61459_out|       pointer|
|mux_case_61459_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_61459_out|       pointer|
|mux_case_351452_out                                |  out|   32|      ap_vld|                 mux_case_351452_out|       pointer|
|mux_case_351452_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_351452_out|       pointer|
|mux_case_51445_out                                 |  out|   32|      ap_vld|                  mux_case_51445_out|       pointer|
|mux_case_51445_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_51445_out|       pointer|
|mux_case_341438_out                                |  out|   32|      ap_vld|                 mux_case_341438_out|       pointer|
|mux_case_341438_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_341438_out|       pointer|
|mux_case_41431_out                                 |  out|   32|      ap_vld|                  mux_case_41431_out|       pointer|
|mux_case_41431_out_ap_vld                          |  out|    1|      ap_vld|                  mux_case_41431_out|       pointer|
|mux_case_331424_out                                |  out|   32|      ap_vld|                 mux_case_331424_out|       pointer|
|mux_case_331424_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_331424_out|       pointer|
|mux_case_311851417_out                             |  out|   32|      ap_vld|              mux_case_311851417_out|       pointer|
|mux_case_311851417_out_ap_vld                      |  out|    1|      ap_vld|              mux_case_311851417_out|       pointer|
|mux_case_321410_out                                |  out|   32|      ap_vld|                 mux_case_321410_out|       pointer|
|mux_case_321410_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_321410_out|       pointer|
|mux_case_211841403_out                             |  out|   32|      ap_vld|              mux_case_211841403_out|       pointer|
|mux_case_211841403_out_ap_vld                      |  out|    1|      ap_vld|              mux_case_211841403_out|       pointer|
|mux_case_311397_out_i                              |   in|   32|     ap_ovld|                 mux_case_311397_out|       pointer|
|mux_case_311397_out_o                              |  out|   32|     ap_ovld|                 mux_case_311397_out|       pointer|
|mux_case_311397_out_o_ap_vld                       |  out|    1|     ap_ovld|                 mux_case_311397_out|       pointer|
|mux_case_111831388_out                             |  out|   32|      ap_vld|              mux_case_111831388_out|       pointer|
|mux_case_111831388_out_ap_vld                      |  out|    1|      ap_vld|              mux_case_111831388_out|       pointer|
|mux_case_301382_out                                |  out|   32|      ap_vld|                 mux_case_301382_out|       pointer|
|mux_case_301382_out_ap_vld                         |  out|    1|      ap_vld|                 mux_case_301382_out|       pointer|
|mux_case_011821373_out                             |  out|   32|      ap_vld|              mux_case_011821373_out|       pointer|
|mux_case_011821373_out_ap_vld                      |  out|    1|      ap_vld|              mux_case_011821373_out|       pointer|
+---------------------------------------------------+-----+-----+------------+------------------------------------+--------------+

