// Seed: 1437118382
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  id_8(
      .id_0(), .id_1(1), .id_2(1'd0)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input wire id_4,
    output tri1 id_5,
    output wire id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  wire id_9 = id_9;
  wire id_10;
endmodule
