Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Mon Jul 22 01:32:08 2024
| Host              : cristian-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file pl_design_wrapper_timing_summary_routed.rpt -pb pl_design_wrapper_timing_summary_routed.pb -rpx pl_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : pl_design_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SPI_0_0_sck_io (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.013        0.000                      0                 1822        0.011        0.000                      0                 1822        3.500        0.000                       0                   929  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            7.013        0.000                      0                 1822        0.011        0.000                      0                 1822        3.500        0.000                       0                   929  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.575ns (32.328%)  route 1.204ns (67.672%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.296ns (routing 0.261ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.239ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.296     1.563    pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y201         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     1.677 f  pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/Q
                         net (fo=5, routed)           0.265     1.942    pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_0[1]
    SLICE_X4Y201         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.187     2.129 r  pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.256     2.385    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X6Y200         LUT5 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.192     2.577 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.216     2.794    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X5Y199         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.082     2.876 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.466     3.342    pl_design_i/zynq_ultra_ps_e_0/inst/maxigp2_wready
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.116    11.332    pl_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.103    11.435    
                         clock uncertainty           -0.130    11.305    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2WREADY)
                                                     -0.951    10.354    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.978ns (37.604%)  route 1.623ns (62.396%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 11.370 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.239ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.430     2.140    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.225     2.365 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=8, routed)           0.313     2.677    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X3Y196         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     2.828 f  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=20, routed)          0.466     3.295    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/r_push
    SLICE_X2Y200         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.060     3.355 f  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5/O
                         net (fo=4, routed)           0.121     3.476    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[7]_i_5_n_0
    SLICE_X2Y201         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     3.532 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[6]_i_2__0/O
                         net (fo=3, routed)           0.115     3.647    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[43]_0
    SLICE_X3Y201         LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     3.834 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr[8]_i_2/O
                         net (fo=1, routed)           0.110     3.944    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_0
    SLICE_X3Y201         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     4.129 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.067     4.196    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X3Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.154    11.370    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.103    11.473    
                         clock uncertainty           -0.130    11.343    
    SLICE_X3Y201         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    11.387    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.387    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.476ns (19.331%)  route 1.986ns (80.669%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 11.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          1.001     4.058    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150    11.366    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                         clock pessimism              0.103    11.469    
                         clock uncertainty           -0.130    11.339    
    SLICE_X1Y201         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    11.259    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.476ns (19.323%)  route 1.987ns (80.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 11.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          1.002     4.059    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150    11.366    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]/C
                         clock pessimism              0.103    11.469    
                         clock uncertainty           -0.130    11.339    
    SLICE_X1Y201         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    11.260    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[64]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.476ns (19.331%)  route 1.986ns (80.669%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 11.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          1.001     4.058    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150    11.366    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]/C
                         clock pessimism              0.103    11.469    
                         clock uncertainty           -0.130    11.339    
    SLICE_X1Y201         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    11.259    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[69]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.476ns (19.323%)  route 1.987ns (80.677%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 11.366 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          1.002     4.059    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150    11.366    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y201         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]/C
                         clock pessimism              0.103    11.469    
                         clock uncertainty           -0.130    11.339    
    SLICE_X1Y201         FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    11.260    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[70]
  -------------------------------------------------------------------
                         required time                         11.260    
                         arrival time                          -4.059    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.239ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.113ns (7.124%)  route 1.473ns (92.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 11.332 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.303ns (routing 0.261ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.239ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.303     1.570    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y195         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     1.683 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=125, routed)         1.473     3.156    pl_design_i/zynq_ultra_ps_e_0/inst/maxigp2_awready
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2AWREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.116    11.332    pl_design_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                         clock pessimism              0.103    11.435    
                         clock uncertainty           -0.130    11.305    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP2ACLK_MAXIGP2AWREADY)
                                                     -0.910    10.395    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  7.239    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.476ns (19.738%)  route 1.936ns (80.262%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 11.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.239ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          0.950     4.007    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.143    11.359    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism              0.103    11.462    
                         clock uncertainty           -0.130    11.332    
    SLICE_X0Y200         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    11.253    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.476ns (19.738%)  route 1.936ns (80.262%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 11.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.239ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          0.950     4.007    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.143    11.359    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]/C
                         clock pessimism              0.103    11.462    
                         clock uncertainty           -0.130    11.332    
    SLICE_X0Y200         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    11.253    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[71]
  -------------------------------------------------------------------
                         required time                         11.253    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.476ns (19.738%)  route 1.936ns (80.262%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 11.359 - 10.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.329ns (routing 0.261ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.239ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.329     1.596    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y198         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.710 f  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.413     2.123    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X5Y199         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.190     2.313 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.308     2.621    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X5Y194         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     2.705 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=34, routed)          0.265     2.969    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]
    SLICE_X3Y192         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.088     3.057 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i[39]_i_1/O
                         net (fo=61, routed)          0.950     4.007    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/E[0]
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.143    11.359    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y200         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]/C
                         clock pessimism              0.103    11.462    
                         clock uncertainty           -0.130    11.332    
    SLICE_X0Y200         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.078    11.254    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         11.254    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  7.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.113ns (42.481%)  route 0.153ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.154ns (routing 0.239ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.261ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.154     1.370    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y193         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     1.483 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.153     1.636    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.391     1.658    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.103     1.555    
    SLICE_X2Y193         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.070     1.625    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.115ns (47.521%)  route 0.127ns (52.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.152ns (routing 0.239ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.261ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.152     1.368    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y190         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     1.483 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.127     1.610    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X2Y191         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.362     1.629    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y191         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.103     1.526    
    SLICE_X2Y191         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.070     1.596    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.111ns (44.758%)  route 0.137ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.152ns (routing 0.239ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.261ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.152     1.368    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y190         FDRE                                         r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y190         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     1.479 r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.137     1.616    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X2Y191         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.362     1.629    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y191         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.103     1.526    
    SLICE_X2Y191         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.070     1.596    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.114ns (41.304%)  route 0.162ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.261ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.163     1.379    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y193         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y193         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.114     1.493 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.162     1.655    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.391     1.658    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.103     1.555    
    SLICE_X2Y193         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.070     1.625    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.112ns (45.849%)  route 0.132ns (54.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.152ns (routing 0.239ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.261ns, distribution 1.056ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.152     1.368    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     1.480 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[4]/Q
                         net (fo=2, routed)           0.132     1.613    pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[1]
    SLICE_X6Y198         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.317     1.584    pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y198         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                         clock pessimism             -0.103     1.481    
    SLICE_X6Y198         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     1.583    pl_design_i/axi_gpio_rpi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.115ns (48.936%)  route 0.120ns (51.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.161ns (routing 0.239ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.344ns (routing 0.261ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.161     1.377    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y195         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y195         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.115     1.492 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.120     1.612    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X4Y195         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.344     1.611    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y195         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.103     1.508    
    SLICE_X4Y195         SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.070     1.578    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.113ns (52.074%)  route 0.104ns (47.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.128ns (routing 0.239ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.261ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.128     1.344    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y206         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y206         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     1.457 r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.104     1.561    pl_design_i/axi_gpio_leds/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X6Y205         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.315     1.582    pl_design_i/axi_gpio_leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y205         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                         clock pessimism             -0.156     1.426    
    SLICE_X6Y205         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     1.527    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.561    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.115ns (41.071%)  route 0.165ns (58.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.167ns (routing 0.239ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.261ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.167     1.383    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y195         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y195         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     1.498 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.165     1.663    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X2Y195         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.390     1.657    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y195         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.103     1.554    
    SLICE_X2Y195         SRLC32E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.070     1.624    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.113ns (40.647%)  route 0.165ns (59.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.163ns (routing 0.239ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.261ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.163     1.379    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y193         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y193         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     1.492 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.165     1.657    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.391     1.658    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.103     1.555    
    SLICE_X2Y193         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     1.616    pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.111ns (42.627%)  route 0.149ns (57.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.152ns (routing 0.239ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.261ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.152     1.368    pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y198         FDRE                                         r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y198         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     1.479 r  pl_design_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=2, routed)           0.149     1.629    pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[2]
    SLICE_X6Y198         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.323     1.590    pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y198         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                         clock pessimism             -0.103     1.487    
    SLICE_X6Y198         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     1.588    pl_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X2Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X2Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Min Period        n/a     SRLC32E/CLK      n/a            1.524         10.000      8.476      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X2Y195  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.762         5.000       4.238      SLICE_X4Y193  pl_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rpi_tri_io[0]
                            (input port)
  Destination:            pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 1.228ns (45.855%)  route 1.450ns (54.145%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  rpi_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rpi_tri_iobuf_0/IO
    AA12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.228     1.228 r  rpi_tri_iobuf_0/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.228    rpi_tri_iobuf_0/OUT
    AA12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.228 r  rpi_tri_iobuf_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.450     2.678    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X7Y188         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150     1.366    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y188         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 led_uf_tri_io[1]
                            (input port)
  Destination:            pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.641ns  (logic 0.509ns (19.281%)  route 2.132ns (80.719%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.150ns (routing 0.239ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  led_uf_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    led_uf_tri_iobuf_1/IO
    E8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.509     0.509 r  led_uf_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.509    led_uf_tri_iobuf_1/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.509 r  led_uf_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.132     2.641    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X4Y200         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.150     1.366    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y200         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 led_uf_tri_io[0]
                            (input port)
  Destination:            pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.539ns  (logic 0.510ns (20.075%)  route 2.029ns (79.925%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.128ns (routing 0.239ns, distribution 0.889ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  led_uf_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    led_uf_tri_iobuf_0/IO
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  led_uf_tri_iobuf_0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    led_uf_tri_iobuf_0/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  led_uf_tri_iobuf_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.029     2.539    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X6Y206         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.128     1.344    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y206         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.239ns  (logic 0.224ns (18.079%)  route 1.015ns (81.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.158ns (routing 0.239ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.843     0.843    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y205         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     1.067 r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.172     1.239    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y205         FDRE                                         r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.158     1.374    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y205         FDRE                                         r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.103ns (22.056%)  route 0.364ns (77.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.151ns, distribution 0.623ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.328     0.328    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X5Y205         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.103     0.431 r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.036     0.467    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X5Y205         FDRE                                         r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.774     0.961    pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X5Y205         FDRE                                         r  pl_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 led_uf_tri_io[0]
                            (input port)
  Destination:            pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.145ns (14.651%)  route 0.843ns (85.349%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.749ns (routing 0.151ns, distribution 0.598ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  led_uf_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    led_uf_tri_iobuf_0/IO
    F8                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  led_uf_tri_iobuf_0/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    led_uf_tri_iobuf_0/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  led_uf_tri_iobuf_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.843     0.988    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X6Y206         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.749     0.936    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X6Y206         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 led_uf_tri_io[1]
                            (input port)
  Destination:            pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.144ns (14.119%)  route 0.878ns (85.881%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.769ns (routing 0.151ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  led_uf_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    led_uf_tri_iobuf_1/IO
    E8                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.144     0.144 r  led_uf_tri_iobuf_1/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    led_uf_tri_iobuf_1/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.144 r  led_uf_tri_iobuf_1/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.878     1.022    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X4Y200         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.769     0.956    pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y200         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rpi_tri_io[0]
                            (input port)
  Destination:            pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 1.035ns (66.480%)  route 0.522ns (33.520%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.769ns (routing 0.151ns, distribution 0.618ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA12                                              0.000     0.000 r  rpi_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rpi_tri_iobuf_0/IO
    AA12                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.035     1.035 r  rpi_tri_iobuf_0/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.035    rpi_tri_iobuf_0/OUT
    AA12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.035 r  rpi_tri_iobuf_0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.522     1.557    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X7Y188         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.769     0.956    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X7Y188         FDRE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.207ns  (logic 10.513ns (79.602%)  route 2.694ns (20.398%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0STN)
                                                      4.475     4.475 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0STN
                         net (fo=1, routed)           1.097     5.572    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_132
    SLICE_X5Y156         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     5.707 r  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_so_t_INST_0/O
                         net (fo=2, routed)           1.597     7.304    SPI_0_0_io1_iobuf/T
    AC13                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.903    13.207 r  SPI_0_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.207    SPI_0_0_io1_io
    AC13                                                              r  SPI_0_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.087ns  (logic 10.453ns (79.873%)  route 2.634ns (20.127%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0MOTN)
                                                      4.384     4.384 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MOTN
                         net (fo=1, routed)           1.111     5.495    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_127
    SLICE_X5Y156         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.154     5.649 r  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_mo_t_INST_0/O
                         net (fo=2, routed)           1.523     7.172    SPI_0_0_io0_iobuf/T
    AE13                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.915    13.087 r  SPI_0_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    13.087    SPI_0_0_io0_io
    AE13                                                              r  SPI_0_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_ss_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.869ns  (logic 10.259ns (79.719%)  route 2.610ns (20.281%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSNTN)
                                                      4.203     4.203 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSNTN
                         net (fo=1, routed)           1.038     5.241    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_131
    SLICE_X5Y156         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     5.393 r  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_ss_n_t_INST_0/O
                         net (fo=2, routed)           1.572     6.965    SPI_0_0_ss_iobuf/T
    AC14                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.904    12.869 r  SPI_0_0_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.869    SPI_0_0_ss_io
    AC14                                                              r  SPI_0_0_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.850ns  (logic 10.125ns (78.794%)  route 2.725ns (21.206%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SCLKTN)
                                                      4.131     4.131 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKTN
                         net (fo=1, routed)           1.102     5.233    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_129
    SLICE_X5Y156         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     5.315 r  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_sclk_t_INST_0/O
                         net (fo=2, routed)           1.623     6.938    SPI_0_0_sck_iobuf/T
    AF13                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.912    12.850 r  SPI_0_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.850    SPI_0_0_sck_io
    AF13                                                              r  SPI_0_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_ss1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 7.459ns (75.497%)  route 2.421ns (24.503%))
  Logic Levels:           2  (OBUF=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[1])
                                                      4.257     4.257 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSON[1]
                         net (fo=1, routed)           2.421     6.678    SPI_0_0_ss1_o_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.202     9.880 r  SPI_0_0_ss1_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.880    SPI_0_0_ss1_o
    AH13                                                              r  SPI_0_0_ss1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_0_0_io1_io
                            (input port)
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MI
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.512ns  (logic 1.241ns (35.342%)  route 2.271ns (64.658%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC13                                              0.000     0.000 r  SPI_0_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    SPI_0_0_io1_iobuf/IO
    AC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.241     1.241 r  SPI_0_0_io1_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.241    SPI_0_0_io1_iobuf/OUT
    AC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.241 r  SPI_0_0_io1_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.271     3.512    pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_m_i
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MI
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_0_0_ss_io
                            (input port)
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.300ns  (logic 1.242ns (37.636%)  route 2.058ns (62.364%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC14                                              0.000     0.000 r  SPI_0_0_ss_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    SPI_0_0_ss_iobuf/IO
    AC14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.242     1.242 r  SPI_0_0_ss_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.242    SPI_0_0_ss_iobuf/OUT
    AC14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.242 r  SPI_0_0_ss_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.058     3.300    pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_ss_i_n
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_0_0_ss_io
                            (input port)
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.049ns (55.417%)  route 0.844ns (44.583%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC14                                              0.000     0.000 r  SPI_0_0_ss_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    SPI_0_0_ss_iobuf/IO
    AC14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.049     1.049 r  SPI_0_0_ss_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.049    SPI_0_0_ss_iobuf/OUT
    AC14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.049 r  SPI_0_0_ss_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.844     1.893    pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_ss_i_n
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_0_0_io1_io
                            (input port)
  Destination:            pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MI
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.048ns (53.590%)  route 0.908ns (46.410%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC13                                              0.000     0.000 r  SPI_0_0_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    SPI_0_0_io1_iobuf/IO
    AC13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.048     1.048 r  SPI_0_0_io1_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.048    SPI_0_0_io1_iobuf/OUT
    AC13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.048 r  SPI_0_0_io1_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.908     1.956    pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_m_i
    PS8_X0Y0             PS8                                          r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MI
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (internal pin)
  Destination:            SPI_0_0_sck_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.721ns (64.924%)  route 0.930ns (35.076%))
  Logic Levels:           1  (OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                         net (fo=1, routed)           0.930     0.930    SPI_0_0_sck_iobuf/I
    AF13                 OBUFT (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.721     2.651 r  SPI_0_0_sck_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.651    SPI_0_0_sck_io
    AF13                                                              r  SPI_0_0_sck_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKI
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_io1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.715ns  (logic 2.808ns (75.589%)  route 0.907ns (24.411%))
  Logic Levels:           2  (OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKI
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKI_EMIOSPI0SO)
                                                      1.096     1.096 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SO
                         net (fo=1, routed)           0.907     2.003    SPI_0_0_io1_iobuf/I
    AC13                 OBUFT (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.712     3.715 r  SPI_0_0_io1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.715    SPI_0_0_io1_io
    AC13                                                              r  SPI_0_0_io1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_io0_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.047ns  (logic 3.021ns (74.648%)  route 1.026ns (25.352%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0MOTN)
                                                      1.545     1.545 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0MOTN
                         net (fo=1, routed)           0.465     2.010    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_127
    SLICE_X5Y156         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.077     2.087 f  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_mo_t_INST_0/O
                         net (fo=2, routed)           0.561     2.648    SPI_0_0_io0_iobuf/T
    AE13                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.399     4.047 r  SPI_0_0_io0_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.047    SPI_0_0_io0_io
    AE13                                                              r  SPI_0_0_io0_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_ss_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.058ns  (logic 3.039ns (74.890%)  route 1.019ns (25.110%))
  Logic Levels:           3  (LUT1=1 OBUFT=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSNTN)
                                                      1.575     1.575 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSNTN
                         net (fo=1, routed)           0.443     2.018    pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i_n_131
    SLICE_X5Y156         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.076     2.094 f  pl_design_i/zynq_ultra_ps_e_0/inst/emio_spi0_ss_n_t_INST_0/O
                         net (fo=2, routed)           0.576     2.670    SPI_0_0_ss_iobuf/T
    AC14                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.388     4.058 r  SPI_0_0_ss_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.058    SPI_0_0_ss_io
    AC14                                                              r  SPI_0_0_ss_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
                            (falling edge-triggered cell PS8)
  Destination:            SPI_0_0_ss1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.233ns  (logic 3.303ns (78.031%)  route 0.930ns (21.969%))
  Logic Levels:           2  (OBUF=1 PS8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SCLKO
    PS8_X0Y0             PS8 (Prop_PS8_EMIOSPI0SCLKO_EMIOSPI0SSON[1])
                                                      1.573     1.573 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOSPI0SSON[1]
                         net (fo=1, routed)           0.930     2.503    SPI_0_0_ss1_o_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.730     4.233 r  SPI_0_0_ss1_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.233    SPI_0_0_ss1_o
    AH13                                                              r  SPI_0_0_ss1_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rpi_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 6.008ns (78.164%)  route 1.678ns (21.836%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.261ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.289     1.556    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDSE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     1.674 r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=5, routed)           1.678     3.352    rpi_tri_iobuf_0/T
    AA12                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.890     9.242 r  rpi_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.242    rpi_tri_io[0]
    AA12                                                              r  rpi_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_uf_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 2.994ns (62.876%)  route 1.768ns (37.124%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.261ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.325     1.592    pl_design_i/axi_gpio_leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y202         FDSE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     1.706 r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           1.768     3.474    led_uf_tri_iobuf_1/T
    E8                   OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      2.880     6.354 r  led_uf_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     6.354    led_uf_tri_io[1]
    E8                                                                r  led_uf_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_uf_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.749ns  (logic 2.997ns (63.099%)  route 1.752ns (36.901%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.261ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         1.325     1.592    pl_design_i/axi_gpio_leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y202         FDSE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     1.708 r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[1]/Q
                         net (fo=4, routed)           1.752     3.460    led_uf_tri_iobuf_0/T
    F8                   OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      2.881     6.341 r  led_uf_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     6.341    led_uf_tri_io[0]
    F8                                                                r  led_uf_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_uf_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.275ns  (logic 0.463ns (36.281%)  route 0.813ns (63.719%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.709ns (routing 0.142ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.709     0.860    pl_design_i/axi_gpio_leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y202         FDRE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     0.944 r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.813     1.756    led_uf_tri_iobuf_0/I
    F8                   OBUFT (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.379     2.135 r  led_uf_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     2.135    led_uf_tri_io[0]
    F8                                                                r  led_uf_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_uf_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.473ns (36.779%)  route 0.814ns (63.221%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.709ns (routing 0.142ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.709     0.860    pl_design_i/axi_gpio_leds/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y202         FDSE                                         r  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y202         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.943 f  pl_design_i/axi_gpio_leds/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=4, routed)           0.814     1.756    led_uf_tri_iobuf_1/T
    E8                   OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.390     2.147 r  led_uf_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     2.147    led_uf_tri_io[1]
    E8                                                                r  led_uf_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rpi_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.458ns (69.736%)  route 0.633ns (30.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.701ns (routing 0.142ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  pl_design_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    pl_design_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  pl_design_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=929, routed)         0.701     0.852    pl_design_i/axi_gpio_rpi/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y197         FDSE                                         r  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y197         FDSE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     0.936 f  pl_design_i/axi_gpio_rpi/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=5, routed)           0.633     1.569    rpi_tri_iobuf_0/T
    AA12                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.374     2.943 r  rpi_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     2.943    rpi_tri_io[0]
    AA12                                                              r  rpi_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





