Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Fri Mar 31 20:07:45 2023
| Host              : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xcvp1802-lsvc4072
| Speed File        : -2MP  PRODUCTION 2.00 2023-01-31
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
AVAL-344   Warning           Design_needs_USER_RAM_AVERAGE_ACTIVITY_set          1           
LUTAR-1    Warning           LUT drives async reset alert                        256         
TIMING-16  Warning           Large setup violation                               1000        
CLKC-75    Advisory          MMCME5 with global clock driver has no LOC          1           
CLKC-81    Advisory          XPLL CLKOUT with phase shift drives no IOs          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
      -2.999  -1492905.125                1394376              3249456         0.010         0.000                      0              3249456         0.054         0.000                       0               1034976  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                 ------------           ----------      --------------
clk_iro                               {0.000 1.250}          2.500           400.000         
clk_pl_0                              {0.000 5.070}          10.140          98.619          
design_1_i/clk_wizard_0/inst/clk_in1  {0.000 5.071}          10.141          98.610          
  clkout2_primitive                   {0.000 2.500}          5.000           199.997         
lpddr4_clk1_clk_p                     {0.000 2.500}          5.000           200.000         
  bank1_clkout0                       {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                  {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                  {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk             {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                         {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                        {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                                                     4.690         0.000                       0                     1  
design_1_i/clk_wizard_0/inst/clk_in1                                                                                                                                                         4.679         0.000                       0                     1  
  clkout2_primitive                         -2.999  -1466819.375                1321113              2231570         0.010         0.000                      0              2231570         1.500         0.000                       0               1034917  
lpddr4_clk1_clk_p                                                                                                                                                                            2.109         0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                              0.233         0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                                         0.054         0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                                         0.054         0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                                    0.219         0.000                       0                    25  
  mc_clk_xpll                                                                                                                                                                                0.233         0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                               0.054         0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout2_primitive  clkout2_primitive       -1.195   -26085.736                  73263              1017886        0.050        0.000                      0              1017886  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                clkout2_primitive  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   pll_clk_xpll                                      
(none)                   pll_clktoxphy[0]                                  
(none)                   pll_clktoxphy[2]                                  
(none)                                            bank1_xpll0_fifo_rd_clk  
(none)                                            clkout2_primitive        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.070 }
Period(ns):         10.140
Sources:            { design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFG_PS/I  n/a            0.934         10.140      9.206      BUFG_PS_X0Y6  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Slow    BUFG_PS/I  n/a            0.380         5.070       4.690      BUFG_PS_X0Y6  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
Low Pulse Width   Fast    BUFG_PS/I  n/a            0.380         5.070       4.690      BUFG_PS_X0Y6  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Slow    BUFG_PS/I  n/a            0.380         5.070       4.690      BUFG_PS_X0Y6  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I
High Pulse Width  Fast    BUFG_PS/I  n/a            0.380         5.070       4.690      BUFG_PS_X0Y6  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wizard_0/inst/clk_in1
  To Clock:  design_1_i/clk_wizard_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.679ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wizard_0/inst/clk_in1
Waveform(ns):       { 0.000 5.070 }
Period(ns):         10.141
Sources:            { design_1_i/clk_wizard_0/inst/clk_in1 }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME5/CLKIN1  n/a            0.934         10.141      9.207      MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Max Period        n/a     MMCME5/CLKIN1  n/a            100.000       10.141      89.859     MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    MMCME5/CLKIN1  n/a            0.391         5.071       4.680      MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1  n/a            0.391         5.070       4.679      MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    MMCME5/CLKIN1  n/a            0.391         5.071       4.679      MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1  n/a            0.391         5.071       4.680      MMCM_X4Y0  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkout2_primitive
  To Clock:  clkout2_primitive

Setup :      1321113  Failing Endpoints,  Worst Slack       -2.999ns,  Total Violation -1466819.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17/ADDRBWRADDRU[5]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 1.062ns (13.832%)  route 6.616ns (86.168%))
  Logic Levels:           11  (LOOKAHEAD8=2 LUT4=1 LUT5=3 LUT6=4 LUTCY1=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.578ns = ( 11.579 - 5.000 ) 
    Source Clock Delay      (SCD):    7.351ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.762ns (routing 1.772ns, distribution 3.990ns)
  Clock Net Delay (Destination): 5.270ns (routing 1.523ns, distribution 3.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.762     7.351    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->3]   
    SLICE_X171Y936       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y936       FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.091     7.442 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/lmring/lmring_br/queue_reg[0][5]/Q
                         net (fo=64, routed)          0.709     8.150    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/tr_reg[341]_4[5]
    SLICE_X157Y939       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.077     8.227 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3_i_18__30/O
                         net (fo=4, routed)           0.569     8.796    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3_i_6__30/I2
    SLICE_X165Y938       LUTCY1 (Prop_G5LUT_SLICEM_I2_PROP)
                                                      0.116     8.912 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3_i_6__30/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.914    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3_i_6__30_n_3
    SLICE_X165Y938       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPG_COUTH)
                                                      0.124     9.038 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3/COUTH
                         net (fo=3, routed)           0.002     9.040    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___3_n_3
    SLICE_X165Y939       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTF)
                                                      0.053     9.093 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/i___4/COUTF
                         net (fo=26, routed)          1.262    10.355    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/ranger_ok4
    SLICE_X122Y954       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.086    10.441 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/fpga_bram128_i_941__30/O
                         net (fo=7, routed)           0.472    10.913    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/i___15_i_2__54_2
    SLICE_X120Y956       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.121    11.034 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/i___15_i_11__22/O
                         net (fo=1, routed)           0.234    11.268    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/i___15_i_11__22_n_0
    SLICE_X121Y957       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.119    11.387 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/i___15_i_2__54/O
                         net (fo=9, routed)           0.390    11.776    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/i___15_i_2__54_n_0
    SLICE_X122Y959       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.073    11.849 f  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/fpga_bram128_i_928__30/O
                         net (fo=89, routed)          0.390    12.240    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/lmring_b_ful_30
    SLICE_X120Y960       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.086    12.326 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/lmring/lmring_br/fpga_bram128_i_323__30/O
                         net (fo=224, routed)         0.375    12.701    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/ea0d_reg[0]_6
    SLICE_X118Y966       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.028    12.729 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128_i_403__30/O
                         net (fo=15, routed)          0.492    13.221    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage3_inst/RAMB36E5_INT_INST_218
    SLICE_X123Y972       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.088    13.309 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage3_inst/fpga_bram128_i_40__30/O
                         net (fo=64, routed)          1.719    15.028    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addra[5]
    RAMB36_X1Y249        RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17/ADDRBWRADDRU[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.270    11.579    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->3]   
    RAMB36_X1Y249        RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17/CLKBWRCLKU
                         clock pessimism              0.884    12.462    
                         clock uncertainty           -0.146    12.316    
    RAMB36_X1Y249        RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[5])
                                                     -0.287    12.029    design_1_i/emax6_2/inst/EMAX6_UNIT[31].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_17
  -------------------------------------------------------------------
                         required time                         12.029    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/ADDRBWRADDRU[3]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.546ns  (logic 1.177ns (15.597%)  route 6.369ns (84.403%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=1 LUT5=5 LUT6=2 LUTCY1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 11.530 - 5.000 ) 
    Source Clock Delay      (SCD):    7.438ns
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.849ns (routing 1.772ns, distribution 4.077ns)
  Clock Net Delay (Destination): 5.221ns (routing 1.523ns, distribution 3.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.849     7.438    design_1_i/emax6_2/inst/EMAX6_UNIT[28].mux_top_buf/ACLK
    SLR Crossing[0->3]   
    SLICE_X124Y995       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y995       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     7.530 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].mux_top_buf/queue_reg[0][5]/Q
                         net (fo=65, routed)          0.755     8.284    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/D[5]
    SLICE_X107Y1004      LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.133     8.417 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___3_i_19__27/O
                         net (fo=4, routed)           0.429     8.846    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___12_i_5/I3
    SLICE_X114Y996       LUTCY1 (Prop_E5LUT_SLICEL_I3_PROP)
                                                      0.113     8.959 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___12_i_5/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.961    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___12_i_5_n_3
    SLICE_X114Y996       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     9.091 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___12/COUTH
                         net (fo=3, routed)           0.001     9.092    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___12_n_3
    SLICE_X114Y997       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     9.131 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___13/COUTH
                         net (fo=3, routed)           0.001     9.132    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___13_n_3
    SLICE_X114Y998       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     9.184 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/i___14/COUTB
                         net (fo=61, routed)          0.464     9.648    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/ranger_ok23_in
    SLICE_X115Y991       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.137     9.785 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/tr[349]_i_2__27/O
                         net (fo=16, routed)          0.433    10.217    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/tr[349]_i_2__27_n_0
    SLICE_X117Y988       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.119    10.337 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/tr[22]_i_6__27/O
                         net (fo=2, routed)           0.213    10.550    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/tr[22]_i_6__27_n_0
    SLICE_X120Y986       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.119    10.669 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_ful1_i_3__6/O
                         net (fo=2, routed)           0.363    11.032    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/lmring_ful1_reg_rep__1
    SLICE_X123Y983       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.048    11.080 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/fpga_bram128_i_317__28/O
                         net (fo=331, routed)         0.448    11.528    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X125Y980       LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.048    11.576 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/fpga_bram128_i_324__27/O
                         net (fo=315, routed)         0.589    12.165    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/ea0d_reg[0]_6
    SLICE_X142Y970       LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.119    12.284 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128_i_404__27/O
                         net (fo=15, routed)          0.666    12.949    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/RAMB36E5_INT_INST_108
    SLICE_X151Y968       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.028    12.977 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpga_bram128_i_42__27/O
                         net (fo=64, routed)          2.007    14.984    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addra[3]
    RAMB36_X10Y241       RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/ADDRBWRADDRU[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.221    11.530    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->3]   
    RAMB36_X10Y241       RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/CLKBWRCLKU
                         clock pessimism              0.883    12.413    
                         clock uncertainty           -0.146    12.267    
    RAMB36_X10Y241       RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[3])
                                                     -0.282    11.985    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                         -14.984    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.796ns (22.630%)  route 6.140ns (77.370%))
  Logic Levels:           17  (LOOKAHEAD8=3 LUT2=1 LUT4=2 LUT5=2 LUT6=7 LUTCY1=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.256ns = ( 11.256 - 5.000 ) 
    Source Clock Delay      (SCD):    7.000ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.411ns (routing 1.772ns, distribution 3.639ns)
  Clock Net Delay (Destination): 4.948ns (routing 1.523ns, distribution 3.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.411     7.000    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X135Y543       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y543       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     7.089 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/cycle_reg[1]/Q
                         net (fo=149, routed)         0.717     7.806    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/cycle[1]
    SLICE_X124Y537       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129     7.935 f  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___330_i_1/O
                         net (fo=99, routed)          0.403     8.337    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___330_i_1_n_0
    SLICE_X123Y530       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.120     8.457 f  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/s_i_29/O
                         net (fo=62, routed)          0.161     8.618    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/s_i_29_n_0
    SLICE_X121Y530       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.074     8.692 f  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/s_i_24/O
                         net (fo=110, routed)         0.714     9.406    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/ex21
    SLICE_X116Y520       LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.091     9.497 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/s_i_26/O
                         net (fo=16, routed)          0.620    10.117    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/s_i_26_n_0
    SLICE_X112Y523       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.048    10.165 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___6_i_5/O
                         net (fo=4, routed)           0.295    10.460    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___6_i_5_n_0
    SLICE_X109Y525       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.132    10.592 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/q[22]_i_4/O
                         net (fo=41, routed)          0.380    10.971    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___170_i_4__15/I1
    SLICE_X105Y523       LUTCY1 (Prop_D5LUT_SLICEM_I1_PROP)
                                                      0.122    11.093 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___170_i_4__15/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    11.093    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___170_i_4__15_n_3
    SLICE_X105Y523       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPD_COUTD)
                                                      0.137    11.230 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___170/COUTD
                         net (fo=15, routed)          0.578    11.808    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___170_n_1
    SLICE_X98Y523        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.092    11.900 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_28__15/O
                         net (fo=5, routed)           0.371    12.272    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_28__15_n_0
    SLICE_X99Y523        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.134    12.406 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_32__15/O
                         net (fo=2, routed)           0.311    12.717    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_32__15_n_0
    SLICE_X99Y522        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.129    12.846 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_20__15/O
                         net (fo=2, routed)           0.490    13.336    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_6__15/I0
    SLICE_X102Y523       LUTCY1 (Prop_F5LUT_SLICEL_I0_PROP)
                                                      0.077    13.413 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_6__15/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    13.413    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_i_6__15_n_3
    SLICE_X102Y523       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPF_COUTH)
                                                      0.135    13.548 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172/COUTH
                         net (fo=3, routed)           0.002    13.550    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___172_n_3
    SLICE_X102Y524       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039    13.589 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/i___173/COUTH
                         net (fo=16, routed)          0.600    14.189    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[31]_4
    SLICE_X101Y522       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.121    14.310 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_8__79/O
                         net (fo=1, routed)           0.210    14.520    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_8__79_n_0
    SLICE_X103Y524       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.077    14.597 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_2__111/O
                         net (fo=1, routed)           0.235    14.832    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_2__111_n_0
    SLICE_X101Y524       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050    14.882 r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q[19]_i_1__175/O
                         net (fo=1, routed)           0.054    14.936    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/d_0[19]
    SLICE_X101Y524       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.948    11.256    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLR Crossing[0->1]   
    SLICE_X101Y524       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]/C
                         clock pessimism              0.821    12.076    
                         clock uncertainty           -0.146    11.930    
    SLICE_X101Y524       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.007    11.937    design_1_i/emax6_3/inst/EMAX6_UNIT[16].unit/stage2_inst/exe1h/ex2d_r/q_reg[19]
  -------------------------------------------------------------------
                         required time                         11.937    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/DINBDIN[1]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 1.039ns (14.245%)  route 6.255ns (85.755%))
  Logic Levels:           10  (LOOKAHEAD8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3 LUTCY1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.529ns = ( 11.530 - 5.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.222ns (routing 1.772ns, distribution 4.450ns)
  Clock Net Delay (Destination): 5.221ns (routing 1.523ns, distribution 3.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.222     7.811    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X52Y969        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y969        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     7.903 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/Q
                         net (fo=17, routed)          0.684     8.588    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_16__27/I0
    SLICE_X56Y955        LUT5 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.134     8.722 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_16__27/LUT5/O
                         net (fo=17, routed)          0.353     9.074    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_16__27_n_0
    SLICE_X57Y955        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.133     9.207 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_20__27/O
                         net (fo=32, routed)          0.255     9.463    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_20__27_n_0
    SLICE_X57Y954        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     9.551 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/exd[61]_i_9__27/O
                         net (fo=20, routed)          0.455    10.006    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_32__27/I3
    SLICE_X58Y955        LUTCY1 (Prop_D5LUT_SLICEL_I3_PROP)
                                                      0.107    10.113 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_32__27/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000    10.113    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_32__27_n_3
    SLICE_X58Y955        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162    10.275 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_16__27/COUTH
                         net (fo=3, routed)           0.006    10.281    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_16__27_n_3
    SLICE_X58Y956        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052    10.333 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0_reg[62]_i_13__27/COUTB
                         net (fo=58, routed)          0.680    11.013    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/ex2_d_exp1
    SLICE_X61Y957        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.051    11.064 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_exp_r/tx0[49]_i_3__27/O
                         net (fo=1, routed)           0.222    11.286    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx3_reg[49]_0
    SLICE_X64Y957        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.074    11.360 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[49]_i_2__27/O
                         net (fo=8, routed)           1.269    12.628    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128_i_252__27
    SLICE_X118Y975       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.060    12.688 f  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128_i_689__27/O
                         net (fo=1, routed)           0.807    13.495    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/RAMB36E5_INT_INST_1
    SLICE_X152Y973       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.086    13.581 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/lmring/lmring_br/fpga_bram128_i_188__27/O
                         net (fo=1, routed)           1.524    15.105    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/dina[113]
    RAMB36_X10Y241       RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.221    11.530    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->3]   
    RAMB36_X10Y241       RAMB36E5_INT                                 r  design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14/CLKBWRCLKU
                         clock pessimism              0.946    12.475    
                         clock uncertainty           -0.146    12.329    
    RAMB36_X10Y241       RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_DINBDIN[1])
                                                     -0.223    12.106    design_1_i/emax6_2/inst/EMAX6_UNIT[28].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_14
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                         -15.105    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19/ADDRARDADDRU[4]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.176ns (17.010%)  route 5.737ns (82.990%))
  Logic Levels:           12  (LOOKAHEAD8=4 LUT4=1 LUT5=3 LUT6=3 LUTCY1=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.758ns (routing 1.772ns, distribution 3.986ns)
  Clock Net Delay (Destination): 4.548ns (routing 1.523ns, distribution 3.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.758     7.347    design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->1]   
    SLICE_X234Y413       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X234Y413       FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     7.439 r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/lmring_br/queue_reg[0][5]/Q
                         net (fo=65, routed)          0.595     8.034    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/tr_reg[341]_4[5]
    SLICE_X234Y414       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.074     8.108 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___5_i_11__24/O
                         net (fo=4, routed)           0.344     8.452    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___7_i_5/I2
    SLICE_X232Y413       LUTCY1 (Prop_E5LUT_SLICEL_I2_PROP)
                                                      0.113     8.565 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___7_i_5/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.567    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___7_i_5_n_3
    SLICE_X232Y413       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPE_COUTH)
                                                      0.130     8.697 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___7/COUTH
                         net (fo=3, routed)           0.002     8.699    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___7_n_3
    SLICE_X232Y414       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     8.738 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___8/COUTH
                         net (fo=3, routed)           0.002     8.740    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___8_n_3
    SLICE_X232Y415       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     8.779 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___9/COUTH
                         net (fo=3, routed)           0.002     8.781    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___9_n_3
    SLICE_X232Y416       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     8.833 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___10/COUTB
                         net (fo=54, routed)          0.424     9.257    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/ranger_ok2
    SLICE_X228Y409       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.138     9.395 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24/O
                         net (fo=16, routed)          0.606    10.000    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/tr[349]_i_2__24_n_0
    SLICE_X225Y407       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.133    10.133 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/i___15_i_16__17/O
                         net (fo=2, routed)           0.412    10.545    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/lmranger_ok[1]
    SLICE_X221Y403       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.028    10.573 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/i___15_i_4__44/O
                         net (fo=9, routed)           0.674    11.247    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/i___15_i_4__44_n_0
    SLICE_X213Y393       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.128    11.375 f  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/queue[0][341]_i_3__17/O
                         net (fo=14, routed)          0.466    11.841    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X205Y378       LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.082    11.923 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram128_i_909__24/O
                         net (fo=17, routed)          0.566    12.489    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram128_i_909__24_n_0
    SLICE_X196Y371       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.128    12.617 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/lmring/lmring_br/fpga_bram128_i_310__24/O
                         net (fo=64, routed)          1.643    14.260    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addrb[4]
    RAMB36_X5Y88         RAMB36E5_INT                                 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19/ADDRARDADDRU[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.548    10.857    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X5Y88         RAMB36E5_INT                                 r  design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19/CLKARDCLKU
                         clock pessimism              0.807    11.664    
                         clock uncertainty           -0.146    11.517    
    RAMB36_X5Y88         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[4])
                                                     -0.256    11.261    design_1_i/emax6_3/inst/EMAX6_UNIT[25].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_19
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.999ns  (required time - arrival time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/conf0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 1.756ns (24.111%)  route 5.527ns (75.889%))
  Logic Levels:           16  (LOOKAHEAD8=2 LUT3=1 LUT4=1 LUT5=1 LUT6=8 LUTCY1=1 LUTCY2=2)
  Clock Path Skew:        -0.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 11.334 - 5.000 ) 
    Source Clock Delay      (SCD):    7.769ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.180ns (routing 1.772ns, distribution 4.408ns)
  Clock Net Delay (Destination): 5.026ns (routing 1.523ns, distribution 3.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.180     7.769    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/ACLK
    SLR Crossing[0->1]   
    SLICE_X284Y477       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/conf0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X284Y477       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     7.861 f  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/conf0_reg[6]/Q
                         net (fo=6, routed)           0.525     8.387    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/Q[6]
    SLICE_X283Y480       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.134     8.521 f  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___88_i_2/O
                         net (fo=55, routed)          0.424     8.945    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/iop[5]
    SLICE_X278Y483       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.129     9.074 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/s_i_29/O
                         net (fo=62, routed)          0.174     9.248    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/s_i_29_n_0
    SLICE_X276Y483       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.075     9.323 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/s_i_24/O
                         net (fo=110, routed)         0.548     9.871    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/ex21
    SLICE_X273Y486       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.088     9.959 f  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___75_i_6/O
                         net (fo=17, routed)          0.738    10.697    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___124_i_11__13/I2
    SLICE_X259Y488       LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.127    10.824 f  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___124_i_11__13/LUT5/O
                         net (fo=52, routed)          0.846    11.670    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___176_i_1__13/I2
    SLICE_X245Y486       LUTCY2 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.132    11.802 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___176_i_1__13/LUTCY2_INST/O
                         net (fo=3, routed)           0.016    11.818    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___176_i_2__13/I4
    SLICE_X245Y486       LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.062    11.880 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___176_i_2__13/LUTCY2_INST/O
                         net (fo=1, routed)           0.000    11.880    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h_n_84
    SLICE_X245Y486       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113    11.993 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___176/COUTD
                         net (fo=32, routed)          0.275    12.267    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_7__69_0
    SLICE_X245Y487       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.084    12.351 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___182_i_13__13/O
                         net (fo=6, routed)           0.414    12.765    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___194_i_8__13/I3
    SLICE_X244Y487       LUTCY1 (Prop_H5LUT_SLICEL_I3_PROP)
                                                      0.108    12.873 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/i___194_i_8__13/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    12.874    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h_n_597
    SLICE_X244Y487       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPH_COUTH)
                                                      0.128    13.002 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/i___194/COUTH
                         net (fo=8, routed)           0.632    13.634    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/func_mmax2_return21_in
    SLICE_X241Y489       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.121    13.755 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_23__27/O
                         net (fo=1, routed)           0.158    13.913    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_23__27_n_0
    SLICE_X240Y489       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.087    14.000 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_18__27/O
                         net (fo=1, routed)           0.232    14.232    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_18__27_n_0
    SLICE_X242Y489       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.117    14.349 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_9__69/O
                         net (fo=1, routed)           0.276    14.625    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_9__69_n_0
    SLICE_X248Y489       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.088    14.713 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_2__97/O
                         net (fo=1, routed)           0.197    14.910    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_2__97_n_0
    SLICE_X248Y488       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071    14.981 r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q[17]_i_1__153/O
                         net (fo=1, routed)           0.071    15.052    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/d_0[17]
    SLICE_X248Y488       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.026    11.334    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLR Crossing[0->1]   
    SLICE_X248Y488       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]/C
                         clock pessimism              0.858    12.192    
                         clock uncertainty           -0.146    12.046    
    SLICE_X248Y488       FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.008    12.054    design_1_i/emax6_3/inst/EMAX6_UNIT[14].unit/stage2_inst/exe1h/ex2d_r/q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                 -2.999    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 1.947ns (25.267%)  route 5.759ns (74.733%))
  Logic Levels:           19  (LOOKAHEAD8=3 LUT4=2 LUT5=3 LUT6=7 LUTCY1=2 LUTCY2=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.297ns = ( 11.297 - 5.000 ) 
    Source Clock Delay      (SCD):    7.397ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.808ns (routing 1.772ns, distribution 4.036ns)
  Clock Net Delay (Destination): 4.989ns (routing 1.523ns, distribution 3.466ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.808     7.397    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/ACLK
    SLR Crossing[0->3]   
    SLICE_X151Y921       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y921       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     7.487 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/cycle_reg[1]/Q
                         net (fo=147, routed)         0.757     8.244    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/cycle[1]
    SLICE_X152Y921       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.129     8.373 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___89_i_1/O
                         net (fo=193, routed)         0.386     8.759    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/iop[2]
    SLICE_X160Y921       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.029     8.788 f  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/s_i_29/O
                         net (fo=62, routed)          0.266     9.053    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/s_i_29_n_0
    SLICE_X162Y921       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.049     9.102 f  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/s_i_24/O
                         net (fo=110, routed)         0.361     9.463    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/ex21
    SLICE_X169Y921       LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.141     9.604 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/s_i_26/O
                         net (fo=16, routed)          0.474    10.079    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___124_i_11__29/I0
    SLICE_X173Y919       LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.141    10.220 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___124_i_11__29/LUT5/O
                         net (fo=52, routed)          0.657    10.876    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_i_1__29/I1
    SLICE_X179Y917       LUTCY2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.074    10.950 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_i_1__29/LUTCY2_INST/O
                         net (fo=3, routed)           0.016    10.966    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_i_2__29/I4
    SLICE_X179Y917       LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.062    11.028 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_i_2__29/LUTCY2_INST/O
                         net (fo=1, routed)           0.000    11.028    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_i_2__29_n_2
    SLICE_X179Y917       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.113    11.141 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170/COUTD
                         net (fo=15, routed)          0.570    11.711    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___170_n_1
    SLICE_X182Y914       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.053    11.764 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_28__29/O
                         net (fo=5, routed)           0.392    12.156    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_28__29_n_0
    SLICE_X183Y914       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.128    12.284 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_34__29/O
                         net (fo=3, routed)           0.350    12.634    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_34__29_n_0
    SLICE_X185Y914       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.074    12.708 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_35__29/O
                         net (fo=2, routed)           0.359    13.068    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_35__29_n_0
    SLICE_X182Y914       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.129    13.197 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_23__29/O
                         net (fo=2, routed)           0.229    13.426    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_7__29/I3
    SLICE_X182Y916       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.120    13.546 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_7__29/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001    13.547    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_i_7__29_n_3
    SLICE_X182Y916       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123    13.670 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172/COUTH
                         net (fo=3, routed)           0.001    13.671    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___172_n_3
    SLICE_X182Y917       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052    13.723 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___173/COUTB
                         net (fo=2, routed)           0.011    13.734    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___173_i_3__29/I4
    SLICE_X182Y917       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059    13.793 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/i___173_i_3__29/LUTCY1_INST/O
                         net (fo=1, routed)           0.278    14.071    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_4__119_0
    SLICE_X181Y918       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.128    14.199 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_11__59/O
                         net (fo=1, routed)           0.308    14.507    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_11__59_n_0
    SLICE_X180Y918       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.119    14.626 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_4__119/O
                         net (fo=1, routed)           0.284    14.910    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_4__119_n_0
    SLICE_X179Y919       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.134    15.044 r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q[26]_i_1__179/O
                         net (fo=1, routed)           0.059    15.103    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/d_0[26]
    SLICE_X179Y919       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.989    11.297    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X179Y919       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]/C
                         clock pessimism              0.946    12.243    
                         clock uncertainty           -0.146    12.097    
    SLICE_X179Y919       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.007    12.104    design_1_i/emax6_2/inst/EMAX6_UNIT[30].unit/stage2_inst/exe1h/ex2d_r/q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23/ADDRARDADDRL[11]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 1.002ns (14.471%)  route 5.922ns (85.529%))
  Logic Levels:           11  (LOOKAHEAD8=2 LUT4=2 LUT5=2 LUT6=4 LUTCY1=1)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.242ns = ( 11.243 - 5.000 ) 
    Source Clock Delay      (SCD):    7.778ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.189ns (routing 1.772ns, distribution 4.417ns)
  Clock Net Delay (Destination): 4.934ns (routing 1.523ns, distribution 3.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.189     7.778    design_1_i/emax6_3/inst/EMAX6_UNIT[12].mux_top_buf/ACLK
    SLR Crossing[0->1]   
    SLICE_X341Y394       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X341Y394       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     7.869 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].mux_top_buf/queue_reg[0][4]/Q
                         net (fo=65, routed)          0.592     8.461    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/D[4]
    SLICE_X339Y395       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.029     8.490 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3_i_19__11/O
                         net (fo=4, routed)           0.505     8.996    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3_i_6__11/I3
    SLICE_X340Y396       LUTCY1 (Prop_G5LUT_SLICEL_I3_PROP)
                                                      0.112     9.108 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3_i_6__11/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     9.109    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3_i_6__11_n_3
    SLICE_X340Y396       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     9.232 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3/COUTH
                         net (fo=3, routed)           0.002     9.234    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___3_n_3
    SLICE_X340Y397       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     9.287 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/i___4/COUTF
                         net (fo=27, routed)          0.755    10.042    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/ranger_ok4
    SLICE_X327Y403       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.121    10.163 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_936__11/O
                         net (fo=50, routed)          0.683    10.846    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/fpga_bram128_i_936__11_n_0
    SLICE_X316Y411       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.128    10.974 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_11__2/O
                         net (fo=1, routed)           0.441    11.415    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_11__2_n_0
    SLICE_X315Y410       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.028    11.443 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_ful1_i_5__2/O
                         net (fo=2, routed)           0.312    11.755    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/lmring_ful1_reg_rep__1_0
    SLICE_X307Y414       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.075    11.830 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram128_i_317__12/O
                         net (fo=331, routed)         0.741    12.571    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X298Y417       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.074    12.645 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram128_i_915__11/O
                         net (fo=19, routed)          0.641    13.286    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/conf1_reg[176]
    SLICE_X295Y421       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.119    13.405 f  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram128_i_910__11/O
                         net (fo=1, routed)           0.471    13.876    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram128_i_910__11_n_0
    SLICE_X293Y424       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.049    13.925 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/lmring/lmring_br/fpga_bram128_i_303__11/O
                         net (fo=64, routed)          0.778    14.703    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addrb[11]
    RAMB36_X11Y103       RAMB36E5_INT                                 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23/ADDRARDADDRL[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.934    11.243    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->1]   
    RAMB36_X11Y103       RAMB36E5_INT                                 r  design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23/CLKARDCLKL
                         clock pessimism              0.865    12.108    
                         clock uncertainty           -0.146    11.962    
    RAMB36_X11Y103       RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[11])
                                                     -0.257    11.705    design_1_i/emax6_3/inst/EMAX6_UNIT[12].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_23
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/regv_ear1_reg[134]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12/ADDRARDADDRU[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 1.085ns (15.388%)  route 5.966ns (84.612%))
  Logic Levels:           13  (LOOKAHEAD8=4 LUT4=2 LUT5=3 LUT6=3 LUTCY1=1)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.037ns = ( 11.038 - 5.000 ) 
    Source Clock Delay      (SCD):    7.326ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.737ns (routing 1.772ns, distribution 3.965ns)
  Clock Net Delay (Destination): 4.729ns (routing 1.523ns, distribution 3.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.737     7.326    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/ACLK
    SLICE_X242Y125       FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/regv_ear1_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y125       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     7.417 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/regv_ear1_reg[134]/Q
                         net (fo=1, routed)           0.575     7.992    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___0_i_2__50_3[1]
    SLICE_X242Y125       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.128     8.120 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___5_i_8__15/O
                         net (fo=4, routed)           0.399     8.519    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___7_i_2/I2
    SLICE_X245Y122       LUTCY1 (Prop_B5LUT_SLICEM_I2_PROP)
                                                      0.086     8.605 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___7_i_2/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     8.607    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___7_i_2_n_3
    SLICE_X245Y122       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.177     8.784 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___7/COUTH
                         net (fo=3, routed)           0.002     8.786    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___7_n_3
    SLICE_X245Y123       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     8.826 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___8/COUTH
                         net (fo=3, routed)           0.002     8.828    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___8_n_3
    SLICE_X245Y124       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     8.868 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___9/COUTH
                         net (fo=3, routed)           0.002     8.870    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___9_n_3
    SLICE_X245Y125       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     8.921 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/i___10/COUTB
                         net (fo=54, routed)          0.414     9.335    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/ranger_ok2
    SLICE_X244Y127       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     9.468 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/tr[349]_i_2__15/O
                         net (fo=16, routed)          0.467     9.935    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/tr[349]_i_2__15_n_0
    SLICE_X244Y129       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.119    10.054 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_ful1_i_6__3/O
                         net (fo=2, routed)           0.221    10.275    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmranger_ok[4]
    SLICE_X244Y130       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085    10.360 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_ful1_i_3__3/O
                         net (fo=2, routed)           0.441    10.801    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/lmring_ful1_reg_rep__1
    SLICE_X242Y132       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.028    10.829 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram128_i_317__16/O
                         net (fo=331, routed)         0.623    11.452    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X234Y152       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    11.502 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram128_i_915__15/O
                         net (fo=19, routed)          0.539    12.041    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/conf1_reg[176]
    SLICE_X230Y158       LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.028    12.069 f  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram128_i_913__15/O
                         net (fo=1, routed)           0.508    12.577    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram128_i_913__15_n_0
    SLICE_X226Y184       LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.029    12.606 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/lmring/lmring_br/fpga_bram128_i_304__15/O
                         net (fo=64, routed)          1.771    14.377    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addrb[10]
    RAMB36_X9Y75         RAMB36E5_INT                                 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12/ADDRARDADDRU[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.729    11.038    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    RAMB36_X9Y75         RAMB36E5_INT                                 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12/CLKARDCLKU
                         clock pessimism              0.747    11.785    
                         clock uncertainty           -0.146    11.639    
    RAMB36_X9Y75         RAMB36E5_INT (Setup_RAMB36_CLKARDCLKU_ADDRARDADDRU[10])
                                                     -0.260    11.379    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                         11.379    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                 -2.998    

Slack (VIOLATED) :        -2.998ns  (required time - arrival time)
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10/ADDRARDADDRL[10]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 1.296ns (18.864%)  route 5.574ns (81.136%))
  Logic Levels:           12  (LOOKAHEAD8=3 LUT4=2 LUT5=3 LUT6=3 LUTCY1=1)
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.859 - 5.000 ) 
    Source Clock Delay      (SCD):    7.401ns
    Clock Pessimism Removal (CPR):    0.829ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      5.812ns (routing 1.772ns, distribution 4.040ns)
  Clock Net Delay (Destination): 4.550ns (routing 1.523ns, distribution 3.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.812     7.401    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->2]   
    SLICE_X48Y874        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y874        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.092     7.493 r  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/queue_reg[0][5]/Q
                         net (fo=64, routed)          0.567     8.060    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr_reg[341]_4[5]
    SLICE_X48Y873        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.131     8.191 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___4_i_5__22/O
                         net (fo=4, routed)           0.342     8.533    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___12_i_8/I3
    SLICE_X51Y874        LUTCY1 (Prop_H5LUT_SLICEM_I3_PROP)
                                                      0.082     8.615 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___12_i_8/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     8.616    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___12_i_8_n_3
    SLICE_X51Y874        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPH_COUTH)
                                                      0.129     8.745 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___12/COUTH
                         net (fo=3, routed)           0.001     8.746    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___12_n_3
    SLICE_X51Y875        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     8.786 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___13/COUTH
                         net (fo=3, routed)           0.001     8.787    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___13_n_3
    SLICE_X51Y876        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     8.838 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___14/COUTB
                         net (fo=61, routed)          0.646     9.484    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/ranger_ok23_in
    SLICE_X60Y874        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.128     9.612 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr[349]_i_2__22/O
                         net (fo=16, routed)          0.434    10.046    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/tr[349]_i_2__22_n_0
    SLICE_X63Y875        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.128    10.174 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/i___15_i_18__16/O
                         net (fo=2, routed)           0.338    10.512    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/lmranger_ok[3]
    SLICE_X71Y872        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.120    10.632 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/i___15_i_4__41/O
                         net (fo=9, routed)           0.692    11.323    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/i___15_i_4__41_n_0
    SLICE_X84Y869        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.028    11.351 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/queue[0][341]_i_3__16/O
                         net (fo=78, routed)          0.791    12.142    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/stage4_exec_reg
    SLICE_X89Y864        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.129    12.271 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/fpga_bram128_i_913__22/O
                         net (fo=19, routed)          0.332    12.603    design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/fpga_bram128_i_303__22
    SLICE_X92Y861        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    12.722 f  design_1_i/emax6_0/inst/EMAX6_UNIT[22].unit/lmring/lmring_br/fpga_bram128_i_912__22/O
                         net (fo=1, routed)           0.289    13.011    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/RAMB36E5_INT_INST_46
    SLICE_X95Y859        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.119    13.130 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/lmring/lmring_br/fpga_bram128_i_304__22/O
                         net (fo=64, routed)          1.141    14.271    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/addrb[10]
    RAMB36_X4Y213        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10/ADDRARDADDRL[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.550    10.859    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/clka
    SLR Crossing[0->2]   
    RAMB36_X4Y213        RAMB36E5_INT                                 r  design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10/CLKARDCLKL
                         clock pessimism              0.829    11.688    
                         clock uncertainty           -0.146    11.542    
    RAMB36_X4Y213        RAMB36E5_INT (Setup_RAMB36_CLKARDCLKL_ADDRARDADDRL[10])
                                                     -0.269    11.273    design_1_i/emax6_0/inst/EMAX6_UNIT[23].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                 -2.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/conf3_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[813]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.069ns (22.647%)  route 0.236ns (77.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.590ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    0.853ns
  Clock Net Delay (Source):      3.618ns (routing 1.010ns, distribution 2.608ns)
  Clock Net Delay (Destination): 4.438ns (routing 1.270ns, distribution 3.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.618     4.477    design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/ACLK
    SLICE_X348Y240       FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/conf3_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y240       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     4.526 r  design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/conf3_reg[45]/Q
                         net (fo=3, routed)           0.212     4.737    design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/i___75/I4
    SLICE_X352Y240       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.020     4.757 r  design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/i___75/LUT6/O
                         net (fo=1, routed)           0.024     4.781    design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/i___75_n_1
    SLICE_X352Y240       FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[813]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.438     5.590    design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/ACLK
    SLICE_X352Y240       FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[813]/C
                         clock pessimism             -0.853     4.736    
    SLICE_X352Y240       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     4.771    design_1_i/emax6_1/inst/EMAX6_UNIT[8].unit/stage5_inst/fb_reg[813]
  -------------------------------------------------------------------
                         required time                         -4.771    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/bb_reg[696]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.173ns (28.756%)  route 0.429ns (71.244%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.773ns
    Source Clock Delay      (SCD):    6.363ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Net Delay (Source):      5.055ns (routing 1.523ns, distribution 3.532ns)
  Clock Net Delay (Destination): 6.184ns (routing 1.772ns, distribution 4.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.055     6.363    design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X274Y589       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/bb_reg[696]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X274Y589       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     6.433 r  design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/bb_reg[696]/Q
                         net (fo=1, routed)           0.130     6.563    design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/bb_reg_n_0_[696]
    SLICE_X274Y589       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.060     6.623 r  design_1_i/emax6_3/inst/EMAX6_UNIT[4].unit/stage5_inst/i___1110/O
                         net (fo=13, routed)          0.269     6.891    design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/exring_b[4]_36[696]
    SLICE_X288Y590       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.012     6.903 f  design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1[56]_i_4/O
                         net (fo=1, routed)           0.003     6.906    design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1[56]_i_4_n_0
    SLICE_X288Y590       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.031     6.937 r  design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1[56]_i_1/O
                         net (fo=1, routed)           0.027     6.964    design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1[56]_i_1_n_0
    SLICE_X288Y590       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.184     7.773    design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X288Y590       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1_reg[56]/C
                         clock pessimism             -0.858     6.915    
    SLICE_X288Y590       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.039     6.954    design_1_i/emax6_3/inst/EMAX6_UNIT[5].unit/stage1_inst/tx1_reg[56]
  -------------------------------------------------------------------
                         required time                         -6.954    
                         arrival time                           6.964    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.086ns (40.187%)  route 0.128ns (59.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.215ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Net Delay (Source):      3.366ns (routing 1.010ns, distribution 2.356ns)
  Clock Net Delay (Destination): 4.063ns (routing 1.270ns, distribution 2.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.366     4.225    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/ACLK
    SLICE_X237Y91        FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y91        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     4.274 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold3_reg[0]/Q
                         net (fo=1, routed)           0.104     4.378    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold3_reg_n_0_[0]
    SLICE_X237Y92        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     4.415 r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4[0]_i_1__15/O
                         net (fo=1, routed)           0.024     4.439    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4[0]
    SLICE_X237Y92        FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.063     5.215    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/ACLK
    SLICE_X237Y92        FDCE                                         r  design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4_reg[0]/C
                         clock pessimism             -0.821     4.394    
    SLICE_X237Y92        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     4.429    design_1_i/emax6_1/inst/EMAX6_UNIT[16].unit/unit1_forstat_fold4_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.439    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[228]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/regv_ear3_reg[142]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.069ns (11.123%)  route 0.551ns (88.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.354ns
    Source Clock Delay      (SCD):    5.994ns
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Net Delay (Source):      4.686ns (routing 1.523ns, distribution 3.163ns)
  Clock Net Delay (Destination): 5.765ns (routing 1.772ns, distribution 3.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.686     5.994    design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/ACLK
    SLR Crossing[0->1]   
    SLICE_X202Y413       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[228]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y413       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     6.063 r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/lmring/tr_reg[228]/Q
                         net (fo=14, routed)          0.551     6.614    design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/tr_d[142]
    SLICE_X234Y430       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/regv_ear3_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.765     7.354    design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/ACLK
    SLR Crossing[0->1]   
    SLICE_X234Y430       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/regv_ear3_reg[142]/C
                         clock pessimism             -0.788     6.566    
    SLICE_X234Y430       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.038     6.604    design_1_i/emax6_3/inst/EMAX6_UNIT[24].unit/regv_ear3_reg[142]
  -------------------------------------------------------------------
                         required time                         -6.604    
                         arrival time                           6.614    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[224]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/fb_reg[138]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.082ns (14.990%)  route 0.465ns (85.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.303ns
    Source Clock Delay      (SCD):    5.977ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Net Delay (Source):      4.669ns (routing 1.523ns, distribution 3.146ns)
  Clock Net Delay (Destination): 5.714ns (routing 1.772ns, distribution 3.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.669     5.977    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/ACLK
    SLR Crossing[0->1]   
    SLICE_X199Y610       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y610       FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.069     6.046 r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[224]/Q
                         net (fo=14, routed)          0.448     6.494    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/Q[158]
    SLICE_X210Y574       LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.013     6.507 r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/i___397/O
                         net (fo=1, routed)           0.017     6.524    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/i___397_n_0
    SLICE_X210Y574       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/fb_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.714     7.303    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X210Y574       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/fb_reg[138]/C
                         clock pessimism             -0.828     6.475    
    SLICE_X210Y574       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.038     6.513    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/stage5_inst/fb_reg[138]
  -------------------------------------------------------------------
                         required time                         -6.513    
                         arrival time                           6.524    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[41]/C
                            (rising edge-triggered cell FDPE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.081ns (27.481%)  route 0.214ns (72.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.620ns
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.870ns
  Clock Net Delay (Source):      3.642ns (routing 1.010ns, distribution 2.632ns)
  Clock Net Delay (Destination): 4.468ns (routing 1.270ns, distribution 3.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.642     4.501    design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X30Y1156       FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1156       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     4.551 r  design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[41]/Q
                         net (fo=5, routed)           0.190     4.741    design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1_n_106
    SLICE_X24Y1156       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.031     4.772 r  design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/i___535/O
                         net (fo=1, routed)           0.024     4.796    design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[63]_1[14]
    SLICE_X24Y1156       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.468     5.620    design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X24Y1156       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[51]/C
                         clock pessimism             -0.870     4.750    
    SLICE_X24Y1156       FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     4.785    design_1_i/emax6_2/inst/EMAX6_UNIT[24].unit/stage2_inst/spu1/ur1_reg[51]
  -------------------------------------------------------------------
                         required time                         -4.785    
                         arrival time                           4.796    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/conf1_reg[235]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb_reg[491]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.079ns (40.419%)  route 0.116ns (59.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Net Delay (Source):      3.374ns (routing 1.010ns, distribution 2.364ns)
  Clock Net Delay (Destination): 4.058ns (routing 1.270ns, distribution 2.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.374     4.233    design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/ACLK
    SLR Crossing[0->1]   
    SLICE_X84Y427        FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/conf1_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y427        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     4.282 r  design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/conf1_reg[235]/Q
                         net (fo=2, routed)           0.101     4.383    design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb_reg[511]_0[235]
    SLICE_X84Y429        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.030     4.413 r  design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[491]_i_1/O
                         net (fo=1, routed)           0.015     4.428    design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb[491]_i_1_n_0
    SLICE_X84Y429        FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb_reg[491]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.058     5.210    design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/ACLK
    SLR Crossing[0->1]   
    SLICE_X84Y429        FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb_reg[491]/C
                         clock pessimism             -0.828     4.382    
    SLICE_X84Y429        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     4.417    design_1_i/emax6_3/inst/EMAX6_UNIT[30].unit/stage5_inst/fb_reg[491]
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           4.428    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_3/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][222]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[222]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.069ns (11.550%)  route 0.528ns (88.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.360ns
    Source Clock Delay      (SCD):    5.986ns
    Clock Pessimism Removal (CPR):    0.828ns
  Clock Net Delay (Source):      4.678ns (routing 1.523ns, distribution 3.155ns)
  Clock Net Delay (Destination): 5.771ns (routing 1.772ns, distribution 3.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.678     5.986    design_1_i/emax6_3/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/ACLK
    SLR Crossing[0->1]   
    SLICE_X194Y608       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y608       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.069     6.055 r  design_1_i/emax6_3/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue_reg[0][222]/Q
                         net (fo=2, routed)           0.528     6.584    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[341]_4[201]
    SLICE_X204Y606       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.771     7.360    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/ACLK
    SLR Crossing[0->1]   
    SLICE_X204Y606       FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[222]/C
                         clock pessimism             -0.828     6.533    
    SLICE_X204Y606       FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.040     6.573    design_1_i/emax6_3/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[222]
  -------------------------------------------------------------------
                         required time                         -6.573    
                         arrival time                           6.584    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.060ns (20.166%)  route 0.238ns (79.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.886ns
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    0.898ns
  Clock Net Delay (Source):      3.877ns (routing 1.010ns, distribution 2.867ns)
  Clock Net Delay (Destination): 4.734ns (routing 1.270ns, distribution 3.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.877     4.736    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X350Y1165      FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y1165      FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     4.786 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[13]/Q
                         net (fo=7, routed)           0.214     4.999    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1_n_70
    SLICE_X352Y1165      LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.010     5.009 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/i___561/O
                         net (fo=1, routed)           0.024     5.033    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[63]_0[13]
    SLICE_X352Y1165      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.734     5.886    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X352Y1165      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[50]/C
                         clock pessimism             -0.898     4.988    
    SLICE_X352Y1165      FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.034     5.022    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/spu1/ur0_reg[50]
  -------------------------------------------------------------------
                         required time                         -5.022    
                         arrival time                           5.033    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage4_inst/tx3_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/fb_reg[716]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2_primitive
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.121ns (20.364%)  route 0.473ns (79.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.105ns
    Source Clock Delay      (SCD):    6.644ns
    Clock Pessimism Removal (CPR):    0.918ns
  Clock Net Delay (Source):      5.336ns (routing 1.523ns, distribution 3.813ns)
  Clock Net Delay (Destination): 6.516ns (routing 1.772ns, distribution 4.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.336     6.644    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage4_inst/ACLK
    SLR Crossing[0->3]   
    SLICE_X280Y1109      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage4_inst/tx3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X280Y1109      FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.070     6.714 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage4_inst/tx3_reg[12]/Q
                         net (fo=1, routed)           0.134     6.848    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/fb_reg[1023]_1[12]
    SLICE_X280Y1109      LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.039     6.887 f  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/i___658_i_1/O
                         net (fo=5, routed)           0.321     7.208    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/i___658_i_1_n_0
    SLICE_X294Y1113      LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.012     7.220 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/i___659/O
                         net (fo=1, routed)           0.018     7.238    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/i___659_n_0
    SLICE_X294Y1113      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/fb_reg[716]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.516     8.105    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/ACLK
    SLR Crossing[0->3]   
    SLICE_X294Y1113      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/fb_reg[716]/C
                         clock pessimism             -0.918     7.187    
    SLICE_X294Y1113      FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     7.227    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage5_inst/fb_reg[716]
  -------------------------------------------------------------------
                         required time                         -7.227    
                         arrival time                           7.238    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2_primitive
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     NOC_NSU512/CLK           n/a            2.000         5.000       3.000      NOC_NSU512_X1Y15  design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK           n/a            2.000         5.000       3.000      NOC_NSU512_X1Y1   design_1_i/axi_noc_0/inst/M01_AXI_nsu/bd_8be5_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK           n/a            2.000         5.000       3.000      NOC_NSU512_X2Y21  design_1_i/axi_noc_0/inst/M02_AXI_nsu/bd_8be5_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK           n/a            2.000         5.000       3.000      NOC_NSU512_X0Y10  design_1_i/axi_noc_0/inst/M03_AXI_nsu/bd_8be5_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a            1.213         5.000       3.787      SLICE_X203Y330    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.176         5.000       3.824      RAMB36_X7Y169     design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.176         5.000       3.824      RAMB36_X7Y169     design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.176         5.000       3.824      RAMB36_X7Y169     design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.176         5.000       3.824      RAMB36_X7Y169     design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_0/CLKBWRCLKU
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.176         5.000       3.824      RAMB36_X8Y172     design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage4_inst/lmm/fpga_bram128/inst/gen_xpm.gen_base.xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_bram_1/CLKARDCLKL
Low Pulse Width   Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y15  design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y15  design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y1   design_1_i/axi_noc_0/inst/M01_AXI_nsu/bd_8be5_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y1   design_1_i/axi_noc_0/inst/M01_AXI_nsu/bd_8be5_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X2Y21  design_1_i/axi_noc_0/inst/M02_AXI_nsu/bd_8be5_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X2Y21  design_1_i/axi_noc_0/inst/M02_AXI_nsu/bd_8be5_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X0Y10  design_1_i/axi_noc_0/inst/M03_AXI_nsu/bd_8be5_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X0Y10  design_1_i/axi_noc_0/inst/M03_AXI_nsu/bd_8be5_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.606         2.500       1.894      SLICE_X203Y330    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.606         2.500       1.894      SLICE_X203Y330    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y15  design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y15  design_1_i/axi_noc_0/inst/M00_AXI_nsu/bd_8be5_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y1   design_1_i/axi_noc_0/inst/M01_AXI_nsu/bd_8be5_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X1Y1   design_1_i/axi_noc_0/inst/M01_AXI_nsu/bd_8be5_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X2Y21  design_1_i/axi_noc_0/inst/M02_AXI_nsu/bd_8be5_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X2Y21  design_1_i/axi_noc_0/inst/M02_AXI_nsu/bd_8be5_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X0Y10  design_1_i/axi_noc_0/inst/M03_AXI_nsu/bd_8be5_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK           n/a            1.000         2.500       1.500      NOC_NSU512_X0Y10  design_1_i/axi_noc_0/inst/M03_AXI_nsu/bd_8be5_M03_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.606         2.500       1.894      SLICE_X203Y330    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.606         2.500       1.894      SLICE_X203Y330    design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_clk1_clk_p
  To Clock:  lpddr4_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_clk1_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lpddr4_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         5.000       3.983      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.250       0.233      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.250       0.233      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.250       0.233      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X18Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X19Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X18Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X19Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.250       0.233      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.250       0.233      XPLL_X2Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2_primitive
  To Clock:  clkout2_primitive

Setup :        73263  Failing Endpoints,  Worst Slack       -1.195ns,  Total Violation   -26085.736ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 design_1_i/emax6_3/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[27]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 0.307ns (5.926%)  route 4.873ns (94.074%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.254ns = ( 11.254 - 5.000 ) 
    Source Clock Delay      (SCD):    6.955ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Inter-SLR Compensation: 0.513ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.254ns
    Common Clock Delay      (CCD):    2.831ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      5.366ns (routing 1.772ns, distribution 3.594ns)
  Clock Net Delay (Destination): 4.946ns (routing 1.523ns, distribution 3.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.366     6.955    design_1_i/emax6_3/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X182Y476       FDCE                                         r  design_1_i/emax6_3/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y476       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     7.046 r  design_1_i/emax6_3/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=550, routed)         2.888     9.934    design_1_i/emax6_3/inst/fsm/ctrl_cmd[1]
    SLICE_X86Y602        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.086    10.020 r  design_1_i/emax6_3/inst/fsm/q[31]_i_8__6_replica/O
                         net (fo=1, routed)           0.215    10.235    design_1_i/emax6_3/inst/fsm/cycle_reg[1]_58_repN
    SLICE_X87Y597        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.130    10.365 f  design_1_i/emax6_3/inst/fsm/ex3d_r/q[31]_i_2__0/O
                         net (fo=156, routed)         1.770    12.136    design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[0]_0
    SLR Crossing[1->2]   
    SLICE_X97Y620        FDCE                                         f  design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.946    11.254    design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/ACLK
    SLR Crossing[0->2]   
    SLICE_X97Y620        FDCE                                         r  design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[27]/C
                         clock pessimism              0.454    11.708    
                         inter-SLR compensation      -0.513    11.195    
                         clock uncertainty           -0.146    11.049    
    SLICE_X97Y620        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108    10.941    design_1_i/emax6_3/inst/EMAX6_UNIT[1].unit/stage3_inst/exe2h/ex3d_r/q_reg[27]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[14]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.194ns (3.272%)  route 5.735ns (96.728%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.701ns = ( 11.701 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.393ns (routing 1.523ns, distribution 3.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.015    13.529    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[0]_31
    SLICE_X5Y1050        FDCE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.393    11.701    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X5Y1050        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[14]/C
                         clock pessimism              0.889    12.590    
                         clock uncertainty           -0.146    12.444    
    SLICE_X5Y1050        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108    12.336    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[14]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.193ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.194ns (3.272%)  route 5.735ns (96.728%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.701ns = ( 11.701 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.393ns (routing 1.523ns, distribution 3.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.015    13.529    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_74
    SLICE_X5Y1050        FDCE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.393    11.701    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X5Y1050        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]/C
                         clock pessimism              0.889    12.590    
                         clock uncertainty           -0.146    12.444    
    SLICE_X5Y1050        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.108    12.336    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.336    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                 -1.193    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[19]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.194ns (3.257%)  route 5.762ns (96.743%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.730ns = ( 11.730 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.422ns (routing 1.523ns, distribution 3.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.043    13.557    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X1Y1008        FDCE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.422    11.730    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X1Y1008        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[19]/C
                         clock pessimism              0.889    12.619    
                         clock uncertainty           -0.146    12.473    
    SLICE_X1Y1008        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.108    12.365    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[19]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[21]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 0.194ns (3.257%)  route 5.762ns (96.743%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.730ns = ( 11.730 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.422ns (routing 1.523ns, distribution 3.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.043    13.557    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X1Y1008        FDCE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.422    11.730    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X1Y1008        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[21]/C
                         clock pessimism              0.889    12.619    
                         clock uncertainty           -0.146    12.473    
    SLICE_X1Y1008        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.108    12.365    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur5_reg[21]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[10]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.194ns (3.258%)  route 5.761ns (96.742%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.728ns = ( 11.729 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.420ns (routing 1.523ns, distribution 3.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.042    13.556    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X3Y1008        FDPE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.420    11.729    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X3Y1008        FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[10]/C
                         clock pessimism              0.889    12.618    
                         clock uncertainty           -0.146    12.472    
    SLICE_X3Y1008        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.108    12.364    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[10]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[11]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.194ns (3.258%)  route 5.761ns (96.742%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.728ns = ( 11.729 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.420ns (routing 1.523ns, distribution 3.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.042    13.556    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X3Y1008        FDPE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.420    11.729    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X3Y1008        FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[11]/C
                         clock pessimism              0.889    12.618    
                         clock uncertainty           -0.146    12.472    
    SLICE_X3Y1008        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.108    12.364    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[11]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[12]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.194ns (3.258%)  route 5.761ns (96.742%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.728ns = ( 11.729 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.420ns (routing 1.523ns, distribution 3.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.042    13.556    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X3Y1008        FDPE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[12]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.420    11.729    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X3Y1008        FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[12]/C
                         clock pessimism              0.889    12.618    
                         clock uncertainty           -0.146    12.472    
    SLICE_X3Y1008        FDPE (Recov_BFF_SLICEM_C_PRE)
                                                     -0.108    12.364    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[12]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.192ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[13]/PRE
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.194ns (3.258%)  route 5.761ns (96.742%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.728ns = ( 11.729 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.420ns (routing 1.523ns, distribution 3.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.042    13.556    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/q_reg[0]_10
    SLICE_X3Y1008        FDPE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.420    11.729    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ACLK
    SLR Crossing[0->3]   
    SLICE_X3Y1008        FDPE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[13]/C
                         clock pessimism              0.889    12.618    
                         clock uncertainty           -0.146    12.472    
    SLICE_X3Y1008        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.108    12.364    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/spu1/ur6_reg[13]
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                 -1.192    

Slack (VIOLATED) :        -1.190ns  (required time - arrival time)
  Source:                 design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[9]/CLR
                            (recovery check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2_primitive rise@5.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 0.194ns (3.265%)  route 5.747ns (96.735%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.717ns = ( 11.717 - 5.000 ) 
    Source Clock Delay      (SCD):    7.601ns
    Clock Pessimism Removal (CPR):    0.889ns
  Clock Uncertainty:      0.146ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.292ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      6.012ns (routing 1.772ns, distribution 4.240ns)
  Clock Net Delay (Destination): 5.409ns (routing 1.523ns, distribution 3.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.134     1.134    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.008     1.142 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.369     1.511    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.589 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     6.012     7.601    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X225Y1047      FDCE                                         r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y1047      FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     7.692 r  design_1_i/emax6_2/inst/fsm/reg_ctrl_cmd_reg[1]/Q
                         net (fo=546, routed)         4.235    11.927    design_1_i/emax6_2/inst/fsm/ctrl_cmd[1]
    SLICE_X27Y1030       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.029    11.956 r  design_1_i/emax6_2/inst/fsm/i__i_2__81/O
                         net (fo=127, routed)         0.484    12.440    design_1_i/emax6_2/inst/fsm/cycle_reg[1]_27
    SLICE_X28Y1019       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.074    12.514 f  design_1_i/emax6_2/inst/fsm/ex2d_r/q[31]_i_2__26/O
                         net (fo=842, routed)         1.028    13.542    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[0]_28
    SLICE_X1Y1037        FDCE                                         f  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     5.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     5.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     5.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     6.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     6.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.409    11.717    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X1Y1037        FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[9]/C
                         clock pessimism              0.889    12.606    
                         clock uncertainty           -0.146    12.460    
    SLICE_X1Y1037        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.108    12.352    design_1_i/emax6_2/inst/EMAX6_UNIT[27].unit/stage2_inst/fpu1l/ex1_d_csa_c_r/q_reg[9]
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -13.542    
  -------------------------------------------------------------------
                         slack                                 -1.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/ex3_reg[3]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.050ns (10.934%)  route 0.407ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.370ns (routing 1.270ns, distribution 3.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.407     4.766    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/peripheral_aresetn[0]_repN_213_alias
    SLICE_X303Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/ex3_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.370     5.522    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X303Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/ex3_reg[3]/C
                         clock pessimism             -0.811     4.711    
    SLICE_X303Y846       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.006     4.717    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage1_inst/ex3_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[3]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.050ns (10.934%)  route 0.407ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.370ns (routing 1.270ns, distribution 3.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.407     4.766    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/peripheral_aresetn[0]_repN_213_alias
    SLICE_X303Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.370     5.522    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X303Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[3]/C
                         clock pessimism             -0.811     4.711    
    SLICE_X303Y846       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.006     4.717    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[4]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.050ns (10.934%)  route 0.407ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.370ns (routing 1.270ns, distribution 3.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.407     4.766    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/peripheral_aresetn[0]_repN_213_alias
    SLICE_X303Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.370     5.522    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X303Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[4]/C
                         clock pessimism             -0.811     4.711    
    SLICE_X303Y846       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.006     4.717    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage2_inst/tx0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[3]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.050ns (10.934%)  route 0.407ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.370ns (routing 1.270ns, distribution 3.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.407     4.766    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/peripheral_aresetn[0]_repN_214_alias
    SLICE_X303Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.370     5.522    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X303Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[3]/C
                         clock pessimism             -0.811     4.711    
    SLICE_X303Y846       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     4.717    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[4]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.050ns (10.934%)  route 0.407ns (89.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.370ns (routing 1.270ns, distribution 3.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.407     4.766    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/peripheral_aresetn[0]_repN_214_alias
    SLICE_X303Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.370     5.522    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X303Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[4]/C
                         clock pessimism             -0.811     4.711    
    SLICE_X303Y846       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     4.717    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage3_inst/tx0_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.766    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf1_reg[201]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.050ns (10.958%)  route 0.406ns (89.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.369ns (routing 1.270ns, distribution 3.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.406     4.765    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/peripheral_aresetn[0]_repN_212_alias
    SLICE_X301Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf1_reg[201]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.369     5.521    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/ACLK
    SLR Crossing[0->2]   
    SLICE_X301Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf1_reg[201]/C
                         clock pessimism             -0.811     4.710    
    SLICE_X301Y846       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.006     4.716    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf1_reg[201]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[192]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.050ns (10.958%)  route 0.406ns (89.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.369ns (routing 1.270ns, distribution 3.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.406     4.765    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/peripheral_aresetn[0]_repN_212_alias
    SLICE_X301Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[192]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.369     5.521    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/ACLK
    SLR Crossing[0->2]   
    SLICE_X301Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[192]/C
                         clock pessimism             -0.811     4.710    
    SLICE_X301Y846       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.006     4.716    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[192]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[201]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.050ns (10.958%)  route 0.406ns (89.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.369ns (routing 1.270ns, distribution 3.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.406     4.765    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/peripheral_aresetn[0]_repN_212_alias
    SLICE_X301Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[201]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.369     5.521    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/ACLK
    SLR Crossing[0->2]   
    SLICE_X301Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[201]/C
                         clock pessimism             -0.811     4.710    
    SLICE_X301Y846       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.006     4.716    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/conf2_reg[201]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[704]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.050ns (10.958%)  route 0.406ns (89.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.369ns (routing 1.270ns, distribution 3.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.406     4.765    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/peripheral_aresetn[0]_repN_214_alias
    SLICE_X301Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[704]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.369     5.521    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X301Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[704]/C
                         clock pessimism             -0.811     4.710    
    SLICE_X301Y846       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.006     4.716    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[704]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[713]/CLR
                            (removal check against rising-edge clock clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2_primitive rise@0.000ns - clkout2_primitive rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.050ns (10.958%)  route 0.406ns (89.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    4.309ns
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Net Delay (Source):      3.450ns (routing 1.010ns, distribution 2.440ns)
  Clock Net Delay (Destination): 4.369ns (routing 1.270ns, distribution 3.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.667     0.667    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.065     0.602 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.212     0.814    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.859 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.450     4.309    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLR Crossing[0->2]   
    SLICE_X272Y839       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/C
  -------------------------------------------------------------------    -------------------
    SLICE_X272Y839       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     4.359 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_31/Q
                         net (fo=14578, routed)       0.406     4.765    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/peripheral_aresetn[0]_repN_214_alias
    SLICE_X301Y846       FDCE                                         f  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[713]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.369     5.521    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/ACLK
    SLR Crossing[0->2]   
    SLICE_X301Y846       FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[713]/C
                         clock pessimism             -0.811     4.710    
    SLICE_X301Y846       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.006     4.716    design_1_i/emax6_0/inst/EMAX6_UNIT[15].unit/stage5_inst/bb_reg[713]
  -------------------------------------------------------------------
                         required time                         -4.716    
                         arrival time                           4.765    
  -------------------------------------------------------------------
                         slack                                  0.050    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.402ns  (logic 0.071ns (1.613%)  route 4.331ns (98.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.574ns (routing 1.523ns, distribution 3.051ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           4.008     4.008    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X200Y324       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     4.079 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.323     4.402    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X202Y328       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.574     5.882    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X202Y328       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.712ns  (logic 0.030ns (1.106%)  route 2.682ns (98.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 3.755ns (routing 1.270ns, distribution 2.485ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  design_1_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=1, routed)           2.492     2.492    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X200Y324       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.030     2.522 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.190     2.712    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X202Y328       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.755     4.907    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X202Y328       FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.256    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.256    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.256    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.033     1.255    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.253    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.253    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.253    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.222 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.030     1.252    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.514    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.515    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.515    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.515    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.516    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.516    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.516    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.498 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.516    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.033     2.074    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.072    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.072    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.072    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.406     2.087    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.041 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.030     2.071    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.016     1.073    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.074    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.074    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.074    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.202    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.057 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.075    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.089    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.089    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.089    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.033     2.088    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.086    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X18Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.086    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X19Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.086    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.156    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.688 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.268    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.681 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.420     2.101    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     2.055 f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.030     2.085    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         f  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.016     1.080    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.081    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X18Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.081    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X19Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.081    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.082    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.082    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.082    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.328     0.328 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.643    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.987 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.209    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.064 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.082    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.136     1.457    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.136     1.457    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.136     1.457    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.135     1.456    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.137     1.458    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.138     1.459    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.138     1.459    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.138     1.459    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.133     1.454    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.388     0.388 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.511     0.899    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.321 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.133     1.454    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.167     1.706    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.166     1.705    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.166     1.705    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.165     1.704    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.169     1.708    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.709    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.709    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.709    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.162     1.701    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  lpddr4_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.531     0.531 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.580     1.111    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.539 r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.162     1.701    design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  design_1_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout2_primitive

Max Delay         97505 Endpoints
Min Delay         97505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 1.494ns (21.408%)  route 5.485ns (78.592%))
  Logic Levels:           18  (LOOKAHEAD8=5 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 LUTCY1=2 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.833ns (routing 1.523ns, distribution 4.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y964       LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.015    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/q_reg[0]_119
    SLICE_X355Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.053     0.068 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.442     0.510    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/I1
    SLICE_X356Y964       LUTCY2 (Prop_D6LUT_SLICEL_I1_GE)
                                                      0.126     0.636 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.012     0.648    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___438_5
    SLICE_X356Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTF)
                                                      0.116     0.764 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.009     0.773    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/I4
    SLICE_X356Y964       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.827 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.844    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/I4
    SLICE_X356Y964       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.908 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/LUTCY1_INST/O
                         net (fo=9, routed)           0.506     1.413    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X360Y964       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     1.550 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__6/O
                         net (fo=11, routed)          0.339     1.890    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X362Y964       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     1.978 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__6/O
                         net (fo=70, routed)          0.874     2.852    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_4__14_0
    SLICE_X364Y965       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     2.989 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6/O
                         net (fo=4, routed)           0.600     3.590    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6_n_0
    SLICE_X362Y966       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.640 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6/O
                         net (fo=2, routed)           0.379     4.019    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6_n_0
    SLICE_X357Y966       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     4.069 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3__6/O
                         net (fo=8, routed)           0.584     4.653    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2__6_0
    SLICE_X358Y969       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     4.772 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15__6/O
                         net (fo=2, routed)           0.213     4.985    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/I1
    SLICE_X357Y970       LUTCY2 (Prop_C6LUT_SLICEM_I1_GE)
                                                      0.119     5.104 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.138    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_1__6_9
    SLICE_X357Y970       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEC_COUTH)
                                                      0.127     5.265 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.267    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431_i_8__6_2
    SLICE_X357Y971       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.307 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.309    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_8__6_2
    SLICE_X357Y972       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     5.360 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.013     5.373    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/I4
    SLICE_X357Y972       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     5.434 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/LUTCY1_INST/O
                         net (fo=28, routed)          0.486     5.920    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/p_0_in
    SLICE_X350Y973       LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     5.948 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___25/O
                         net (fo=1, routed)           0.900     6.848    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_70
    SLICE_X300Y995       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.074     6.922 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[0]_i_1__270/O
                         net (fo=1, routed)           0.057     6.979    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[0]
    SLICE_X300Y995       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.833     7.141    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X300Y995       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.523ns (21.987%)  route 5.404ns (78.013%))
  Logic Levels:           17  (LOOKAHEAD8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 LUTCY1=2 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.782ns (routing 1.523ns, distribution 4.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y964       LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.015    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/q_reg[0]_119
    SLICE_X355Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.053     0.068 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.442     0.510    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/I1
    SLICE_X356Y964       LUTCY2 (Prop_D6LUT_SLICEL_I1_GE)
                                                      0.126     0.636 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.012     0.648    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___438_5
    SLICE_X356Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTF)
                                                      0.116     0.764 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.009     0.773    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/I4
    SLICE_X356Y964       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.827 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.844    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/I4
    SLICE_X356Y964       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.908 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/LUTCY1_INST/O
                         net (fo=9, routed)           0.506     1.413    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X360Y964       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     1.550 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__6/O
                         net (fo=11, routed)          0.339     1.890    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X362Y964       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     1.978 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__6/O
                         net (fo=70, routed)          0.874     2.852    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_4__14_0
    SLICE_X364Y965       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     2.989 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6/O
                         net (fo=4, routed)           0.600     3.590    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6_n_0
    SLICE_X362Y966       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.640 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6/O
                         net (fo=2, routed)           0.379     4.019    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6_n_0
    SLICE_X357Y966       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     4.069 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3__6/O
                         net (fo=8, routed)           0.584     4.653    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2__6_0
    SLICE_X358Y969       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     4.772 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15__6/O
                         net (fo=2, routed)           0.213     4.985    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/I1
    SLICE_X357Y970       LUTCY2 (Prop_C6LUT_SLICEM_I1_GE)
                                                      0.119     5.104 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.138    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_1__6_9
    SLICE_X357Y970       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEC_COUTH)
                                                      0.127     5.265 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.267    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431_i_8__6_2
    SLICE_X357Y971       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.307 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.309    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_8__6_2
    SLICE_X357Y972       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     5.360 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.013     5.373    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/I4
    SLICE_X357Y972       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     5.434 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/LUTCY1_INST/O
                         net (fo=28, routed)          1.308     6.742    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/q_reg[0]_8
    SLICE_X321Y986       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     6.873 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[21]_i_1__92/O
                         net (fo=1, routed)           0.054     6.927    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[21]
    SLICE_X321Y986       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.782     7.090    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X321Y986       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.912ns  (logic 1.525ns (22.063%)  route 5.387ns (77.937%))
  Logic Levels:           17  (LOOKAHEAD8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 LUTCY1=2 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.796ns (routing 1.523ns, distribution 4.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y964       LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.015    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/q_reg[0]_119
    SLICE_X355Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.053     0.068 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.442     0.510    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/I1
    SLICE_X356Y964       LUTCY2 (Prop_D6LUT_SLICEL_I1_GE)
                                                      0.126     0.636 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.012     0.648    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___438_5
    SLICE_X356Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTF)
                                                      0.116     0.764 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.009     0.773    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/I4
    SLICE_X356Y964       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.827 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.844    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/I4
    SLICE_X356Y964       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.908 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/LUTCY1_INST/O
                         net (fo=9, routed)           0.506     1.413    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X360Y964       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     1.550 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__6/O
                         net (fo=11, routed)          0.339     1.890    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X362Y964       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     1.978 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__6/O
                         net (fo=70, routed)          0.874     2.852    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_4__14_0
    SLICE_X364Y965       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     2.989 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6/O
                         net (fo=4, routed)           0.600     3.590    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6_n_0
    SLICE_X362Y966       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.640 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6/O
                         net (fo=2, routed)           0.379     4.019    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6_n_0
    SLICE_X357Y966       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     4.069 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3__6/O
                         net (fo=8, routed)           0.584     4.653    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2__6_0
    SLICE_X358Y969       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     4.772 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15__6/O
                         net (fo=2, routed)           0.213     4.985    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/I1
    SLICE_X357Y970       LUTCY2 (Prop_C6LUT_SLICEM_I1_GE)
                                                      0.119     5.104 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.138    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_1__6_9
    SLICE_X357Y970       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEC_COUTH)
                                                      0.127     5.265 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.267    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431_i_8__6_2
    SLICE_X357Y971       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.307 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.309    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_8__6_2
    SLICE_X357Y972       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     5.360 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.013     5.373    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/I4
    SLICE_X357Y972       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     5.434 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/LUTCY1_INST/O
                         net (fo=28, routed)          1.288     6.722    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[1]_1
    SLICE_X311Y989       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.133     6.855 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[20]_i_1__92/O
                         net (fo=1, routed)           0.057     6.912    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[20]
    SLICE_X311Y989       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.796     7.104    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X311Y989       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.899ns  (logic 1.686ns (24.438%)  route 5.213ns (75.562%))
  Logic Levels:           16  (LOOKAHEAD8=5 LUT4=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=2)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.005ns (routing 1.523ns, distribution 3.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y728        LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/q_reg[0]_119
    SLICE_X28Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.660     0.727    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/I1
    SLICE_X26Y728        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.844 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.883    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___438_3
    SLICE_X26Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     1.125 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___437/COUTH
                         net (fo=3, routed)           0.001     1.126    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/I4
    SLICE_X26Y729        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.056     1.182 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/LUTCY1_INST/O
                         net (fo=3, routed)           0.224     1.406    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[8]
    SLICE_X24Y729        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     1.525 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_2/O
                         net (fo=18, routed)          0.317     1.842    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52_0
    SLICE_X20Y729        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.131     1.973 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3/O
                         net (fo=70, routed)          0.740     2.713    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/I1
    SLICE_X14Y731        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.138     2.851 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/LUT5/O
                         net (fo=2, routed)           0.564     3.415    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1_n_0
    SLICE_X16Y729        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.121     3.536 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5/O
                         net (fo=2, routed)           0.491     4.028    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5_n_0
    SLICE_X15Y728        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.088     4.116 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3/O
                         net (fo=8, routed)           0.288     4.403    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2_0
    SLICE_X14Y727        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     4.532 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15/O
                         net (fo=2, routed)           0.628     5.160    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/I1
    SLICE_X16Y725        LUTCY2 (Prop_C6LUT_SLICEL_I1_GE)
                                                      0.127     5.287 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.321    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_1_9
    SLICE_X16Y725        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127     5.448 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.450    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431_i_8_2
    SLICE_X16Y726        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.489 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.491    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_8_2
    SLICE_X16Y727        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     5.543 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.011     5.554    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/I4
    SLICE_X16Y727        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     5.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/LUTCY1_INST/O
                         net (fo=28, routed)          1.141     6.754    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_1
    SLICE_X50Y709        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.088     6.842 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[10]_i_1__9/O
                         net (fo=1, routed)           0.057     6.899    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[10]
    SLICE_X50Y709        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.005     6.313    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->2]   
    SLICE_X50Y709        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.889ns  (logic 1.526ns (22.151%)  route 5.363ns (77.849%))
  Logic Levels:           17  (LOOKAHEAD8=5 LUT2=1 LUT4=2 LUT5=1 LUT6=3 LUTCY1=2 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.817ns (routing 1.523ns, distribution 4.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y964       LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.015    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/q_reg[0]_119
    SLICE_X355Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.053     0.068 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.442     0.510    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/I1
    SLICE_X356Y964       LUTCY2 (Prop_D6LUT_SLICEL_I1_GE)
                                                      0.126     0.636 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.012     0.648    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___438_5
    SLICE_X356Y964       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GED_COUTF)
                                                      0.116     0.764 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.009     0.773    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/I4
    SLICE_X356Y964       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.827 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__6/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.844    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/I4
    SLICE_X356Y964       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.908 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__6/LUTCY1_INST/O
                         net (fo=9, routed)           0.506     1.413    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X360Y964       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     1.550 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__6/O
                         net (fo=11, routed)          0.339     1.890    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X362Y964       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     1.978 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__6/O
                         net (fo=70, routed)          0.874     2.852    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_4__14_0
    SLICE_X364Y965       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     2.989 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6/O
                         net (fo=4, routed)           0.600     3.590    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___27_i_7__6_n_0
    SLICE_X362Y966       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     3.640 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6/O
                         net (fo=2, routed)           0.379     4.019    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___31_i_5__6_n_0
    SLICE_X357Y966       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     4.069 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3__6/O
                         net (fo=8, routed)           0.584     4.653    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2__6_0
    SLICE_X358Y969       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.119     4.772 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15__6/O
                         net (fo=2, routed)           0.213     4.985    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/I1
    SLICE_X357Y970       LUTCY2 (Prop_C6LUT_SLICEM_I1_GE)
                                                      0.119     5.104 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3__6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.138    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_1__6_9
    SLICE_X357Y970       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEC_COUTH)
                                                      0.127     5.265 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.267    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___431_i_8__6_2
    SLICE_X357Y971       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.307 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.309    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___432_i_8__6_2
    SLICE_X357Y972       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     5.360 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.013     5.373    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/I4
    SLICE_X357Y972       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     5.434 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__6/LUTCY1_INST/O
                         net (fo=28, routed)          1.262     6.696    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_1
    SLICE_X303Y991       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.134     6.830 r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[7]_i_1__131/O
                         net (fo=1, routed)           0.059     6.889    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[7]
    SLICE_X303Y991       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.817     7.125    design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X303Y991       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[7].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 1.672ns (24.337%)  route 5.198ns (75.663%))
  Logic Levels:           16  (LOOKAHEAD8=5 LUT4=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=2)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.005ns (routing 1.523ns, distribution 3.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y728        LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/q_reg[0]_119
    SLICE_X28Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.660     0.727    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/I1
    SLICE_X26Y728        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.844 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.883    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___438_3
    SLICE_X26Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     1.125 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___437/COUTH
                         net (fo=3, routed)           0.001     1.126    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/I4
    SLICE_X26Y729        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.056     1.182 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/LUTCY1_INST/O
                         net (fo=3, routed)           0.224     1.406    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[8]
    SLICE_X24Y729        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     1.525 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_2/O
                         net (fo=18, routed)          0.317     1.842    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52_0
    SLICE_X20Y729        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.131     1.973 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3/O
                         net (fo=70, routed)          0.740     2.713    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/I1
    SLICE_X14Y731        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.138     2.851 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/LUT5/O
                         net (fo=2, routed)           0.564     3.415    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1_n_0
    SLICE_X16Y729        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.121     3.536 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5/O
                         net (fo=2, routed)           0.491     4.028    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5_n_0
    SLICE_X15Y728        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.088     4.116 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3/O
                         net (fo=8, routed)           0.288     4.403    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2_0
    SLICE_X14Y727        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     4.532 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15/O
                         net (fo=2, routed)           0.628     5.160    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/I1
    SLICE_X16Y725        LUTCY2 (Prop_C6LUT_SLICEL_I1_GE)
                                                      0.127     5.287 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.321    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_1_9
    SLICE_X16Y725        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127     5.448 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.450    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431_i_8_2
    SLICE_X16Y726        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.489 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.491    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_8_2
    SLICE_X16Y727        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     5.543 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.011     5.554    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/I4
    SLICE_X16Y727        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     5.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/LUTCY1_INST/O
                         net (fo=28, routed)          1.130     6.743    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[1]_1
    SLICE_X50Y709        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.074     6.817 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[12]_i_1__7/O
                         net (fo=1, routed)           0.053     6.870    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[12]
    SLICE_X50Y709        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.005     6.313    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->2]   
    SLICE_X50Y709        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__14/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.841ns  (logic 1.455ns (21.270%)  route 5.386ns (78.730%))
  Logic Levels:           17  (LOOKAHEAD8=5 LUT4=2 LUT5=1 LUT6=4 LUTCY1=2 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.794ns (routing 1.523ns, distribution 4.271ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y1153      LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.015    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/q_reg[0]_119
    SLICE_X355Y1153      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEF_COUTF)
                                                      0.053     0.068 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.326     0.394    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_2__14/I1
    SLICE_X354Y1153      LUTCY2 (Prop_B6LUT_SLICEL_I1_GE)
                                                      0.131     0.525 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_2__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.015     0.540    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___438_4
    SLICE_X354Y1153      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEB_COUTB)
                                                      0.054     0.594 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___437/COUTB
                         net (fo=2, routed)           0.011     0.605    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___53_i_3__14/I4
    SLICE_X354Y1153      LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     0.658 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___53_i_3__14/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.678    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__30/I4
    SLICE_X354Y1153      LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     0.743 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___53_i_1__30/LUTCY1_INST/O
                         net (fo=6, routed)           0.465     1.208    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i__i_4__14[2]
    SLICE_X359Y1157      LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.075     1.283 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_2__14/O
                         net (fo=18, routed)          0.462     1.745    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52_0
    SLICE_X360Y1158      LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     1.866 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__14/O
                         net (fo=70, routed)          0.978     2.844    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___34_i_4__14_0
    SLICE_X364Y1165      LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.137     2.981 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___28_i_6__14/O
                         net (fo=4, routed)           0.525     3.506    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___28_i_6__14_n_0
    SLICE_X363Y1164      LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.087     3.593 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___30_i_4__14/O
                         net (fo=2, routed)           0.671     4.263    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___30_i_4__14_n_0
    SLICE_X364Y1162      LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.080     4.343 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___30_i_1__14/O
                         net (fo=8, routed)           0.363     4.706    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___430_i_8__30_1
    SLICE_X365Y1161      LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.119     4.825 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_9__14/O
                         net (fo=2, routed)           0.567     5.392    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_1__14/I1
    SLICE_X363Y1161      LUTCY2 (Prop_A6LUT_SLICEM_I1_GE)
                                                      0.132     5.524 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_1__14/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     5.560    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___432_i_1__14_7
    SLICE_X363Y1161      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.148     5.708 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.001     5.709    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___431_i_8__14_2
    SLICE_X363Y1162      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.749 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.001     5.750    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___432_i_8__14_2
    SLICE_X363Y1163      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTB)
                                                      0.051     5.801 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.013     5.814    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__14/I4
    SLICE_X363Y1163      LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.061     5.875 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__14/LUTCY1_INST/O
                         net (fo=28, routed)          0.864     6.740    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[1]_1
    SLICE_X356Y1149      LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.048     6.788 r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q[20]_i_1__188/O
                         net (fo=1, routed)           0.053     6.841    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[20]
    SLICE_X356Y1149      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.794     7.102    design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X356Y1149      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[15].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__12/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.836ns  (logic 1.834ns (26.829%)  route 5.002ns (73.171%))
  Logic Levels:           20  (LOOKAHEAD8=6 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 LUTCY1=3 LUTCY2=3)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.838ns (routing 1.523ns, distribution 4.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X348Y1114      LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__12/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/q_reg[0]_119
    SLICE_X348Y1114      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.466     0.533    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1__12/I1
    SLICE_X349Y1115      LUTCY2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.088     0.621 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1__12/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     0.642    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_2__12/I4
    SLICE_X349Y1115      LUTCY2 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.062     0.704 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_2__12/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.704    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___438_1
    SLICE_X349Y1115      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTF)
                                                      0.136     0.840 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.013     0.853    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__12/I4
    SLICE_X349Y1115      LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.053     0.906 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__12/LUTCY2_INST/O
                         net (fo=3, routed)           0.022     0.928    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__12/I4
    SLICE_X349Y1115      LUTCY1 (Prop_H5LUT_SLICEM_I4_O)
                                                      0.066     0.994 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__12/LUTCY1_INST/O
                         net (fo=9, routed)           0.782     1.775    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X355Y1111      LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.125     1.900 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__12/O
                         net (fo=11, routed)          0.253     2.153    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X354Y1111      LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.119     2.272 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__12/O
                         net (fo=70, routed)          0.931     3.204    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_4__26_0
    SLICE_X365Y1108      LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.074     3.278 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_16__12/O
                         net (fo=4, routed)           0.304     3.582    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___24_i_16__12_n_0
    SLICE_X364Y1108      LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.128     3.710 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___26_i_7__12/O
                         net (fo=2, routed)           0.505     4.215    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___26_i_7__12_n_0
    SLICE_X363Y1108      LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.120     4.335 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___26_i_3__12/O
                         net (fo=8, routed)           0.542     4.877    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___434_i_3__12_1
    SLICE_X357Y1108      LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.139     5.016 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___430_i_14__12/O
                         net (fo=2, routed)           0.403     5.419    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___430_i_4__26/I2
    SLICE_X360Y1108      LUTCY1 (Prop_D5LUT_SLICEL_I2_PROP)
                                                      0.107     5.526 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___430_i_4__26/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.000     5.526    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___431_i_1__12_18
    SLICE_X360Y1108      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPD_COUTH)
                                                      0.162     5.688 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___430/COUTH
                         net (fo=3, routed)           0.002     5.690    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___430_i_8__26_2
    SLICE_X360Y1109      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.729 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.731    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___431_i_8__12_2
    SLICE_X360Y1110      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.770 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.772    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___432_i_8__12_2
    SLICE_X360Y1111      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     5.824 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.011     5.835    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__12/I4
    SLICE_X360Y1111      LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     5.894 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1__12/LUTCY1_INST/O
                         net (fo=28, routed)          0.509     6.403    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/p_0_in
    SLICE_X358Y1106      LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.128     6.531 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/i___25/O
                         net (fo=1, routed)           0.149     6.680    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[0]_70
    SLICE_X358Y1108      LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.085     6.765 r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[0]_i_1__480/O
                         net (fo=1, routed)           0.071     6.836    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[0]
    SLICE_X358Y1108      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.838     7.146    design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X358Y1108      FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[13].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.798ns  (logic 1.648ns (24.244%)  route 5.150ns (75.756%))
  Logic Levels:           16  (LOOKAHEAD8=5 LUT4=1 LUT5=2 LUT6=4 LUTCY1=2 LUTCY2=2)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.970ns (routing 1.523ns, distribution 3.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y728        LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/q_reg[0]_119
    SLICE_X28Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.660     0.727    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/I1
    SLICE_X26Y728        LUTCY2 (Prop_A6LUT_SLICEL_I1_GE)
                                                      0.117     0.844 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___437_i_1/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     0.883    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___438_3
    SLICE_X26Y728        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     1.125 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___437/COUTH
                         net (fo=3, routed)           0.001     1.126    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/I4
    SLICE_X26Y729        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.056     1.182 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___438_i_1/LUTCY1_INST/O
                         net (fo=3, routed)           0.224     1.406    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[8]
    SLICE_X24Y729        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.119     1.525 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_2/O
                         net (fo=18, routed)          0.317     1.842    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52_0
    SLICE_X20Y729        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.131     1.973 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3/O
                         net (fo=70, routed)          0.740     2.713    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/I1
    SLICE_X14Y731        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.138     2.851 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1/LUT5/O
                         net (fo=2, routed)           0.564     3.415    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___529_i_1_n_0
    SLICE_X16Y729        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.121     3.536 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5/O
                         net (fo=2, routed)           0.491     4.028    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_5_n_0
    SLICE_X15Y728        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.088     4.116 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___32_i_3/O
                         net (fo=8, routed)           0.288     4.403    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_2_0
    SLICE_X14Y727        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.129     4.532 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/fadd_s1_frac_r/i___431_i_15/O
                         net (fo=2, routed)           0.628     5.160    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/I1
    SLICE_X16Y725        LUTCY2 (Prop_C6LUT_SLICEL_I1_GE)
                                                      0.127     5.287 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___431_i_3/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     5.321    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_1_9
    SLICE_X16Y725        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTH)
                                                      0.127     5.448 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431/COUTH
                         net (fo=3, routed)           0.002     5.450    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___431_i_8_2
    SLICE_X16Y726        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.489 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432/COUTH
                         net (fo=3, routed)           0.002     5.491    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___432_i_8_2
    SLICE_X16Y727        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     5.543 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___433/COUTB
                         net (fo=2, routed)           0.011     5.554    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/I4
    SLICE_X16Y727        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     5.613 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___25_i_1/LUTCY1_INST/O
                         net (fo=28, routed)          1.076     6.690    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q_reg[23]_1
    SLICE_X56Y701        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     6.740 r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/q[22]_i_1__8/O
                         net (fo=1, routed)           0.058     6.798    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[22]
    SLICE_X56Y701        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.970     6.278    design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->2]   
    SLICE_X56Y701        FDCE                                         r  design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__22/LUTCY2_INST/GE
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 1.587ns (23.350%)  route 5.210ns (76.650%))
  Logic Levels:           17  (LOOKAHEAD8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 LUTCY1=2 LUTCY2=4)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 5.447ns (routing 1.523ns, distribution 3.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1171       LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_exp_r/i___429_i_6__22/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/q_reg[0]_119
    SLICE_X34Y1171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.053     0.067 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___429/COUTF
                         net (fo=48, routed)          0.504     0.571    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___53_i_3__22/I1
    SLICE_X48Y1171       LUTCY2 (Prop_C6LUT_SLICEL_I1_GE)
                                                      0.127     0.698 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___53_i_3__22/LUTCY2_INST/GE
                         net (fo=1, routed)           0.034     0.732    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h_n_241
    SLICE_X48Y1171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEC_COUTF)
                                                      0.125     0.857 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___437/COUTF
                         net (fo=2, routed)           0.009     0.866    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__22/I4
    SLICE_X48Y1171       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.920 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_3__22/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.937    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__22/I4
    SLICE_X48Y1171       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     1.001 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___437_i_4__22/LUTCY1_INST/O
                         net (fo=9, routed)           0.824     1.825    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/fadd_w_exp_diff0[7]
    SLICE_X27Y1179       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.081     1.906 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/i___56_i_1__22/O
                         net (fo=11, routed)          0.327     2.233    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___52
    SLICE_X23Y1183       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.088     2.321 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___41_i_3__22/O
                         net (fo=70, routed)          0.656     2.977    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___527_i_1__22/I1
    SLICE_X19Y1187       LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.139     3.116 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___527_i_1__22/LUT5/O
                         net (fo=2, routed)           0.580     3.695    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___527_i_1__22_n_0
    SLICE_X14Y1188       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.075     3.770 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___34_i_5__22/O
                         net (fo=2, routed)           0.352     4.122    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___34_i_5__22_n_0
    SLICE_X14Y1187       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.121     4.243 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___34_i_3__22/O
                         net (fo=8, routed)           0.684     4.928    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___435_i_1__22_0
    SLICE_X16Y1185       LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.128     5.056 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___34/O
                         net (fo=2, routed)           0.503     5.559    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___435_i_1__22/I3
    SLICE_X14Y1185       LUTCY2 (Prop_A6LUT_SLICEL_I3_GE)
                                                      0.085     5.644 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_s_r/i___435_i_1__22/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     5.683    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___436_i_1__22_7
    SLICE_X14Y1185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.148     5.831 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___435/COUTH
                         net (fo=3, routed)           0.001     5.832    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___435_i_8__22_2
    SLICE_X14Y1186       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.052     5.884 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/i___436/COUTB
                         net (fo=2, routed)           0.011     5.895    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___436_i_3__22/I4
    SLICE_X14Y1186       LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     5.948 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/i___436_i_3__22/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     5.968    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___436_i_4__22/I4
    SLICE_X14Y1186       LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     6.033 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/i___436_i_4__22/LUTCY1_INST/O
                         net (fo=1, routed)           0.561     6.594    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/stage3_inst/fpu2h/ex2_d_frac1[21]
    SLICE_X17Y1182       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.129     6.723 r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage2_inst/fpu1h/ex1_d_zero_r/q[21]_i_1__284/O
                         net (fo=1, routed)           0.074     6.797    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_4[21]
    SLICE_X17Y1182       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.046     0.927 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.318     1.245    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.308 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     5.447     6.755    design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLR Crossing[0->3]   
    SLICE_X17Y1182       FDCE                                         r  design_1_i/emax6_2/inst/EMAX6_UNIT[23].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.276ns (routing 1.270ns, distribution 3.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y1043      LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X240Y1043      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X240Y1043      LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]_i_1_n_1
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.276     5.428    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.112ns (routing 1.270ns, distribution 2.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y474        LUTCY2                       0.000     0.000 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X80Y474        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X80Y474        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]_i_1_n_1
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.112     5.264    design_1_i/emax6_3/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 3.812ns (routing 1.270ns, distribution 2.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y757       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X189Y757       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X189Y757       LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.074    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]_i_1_n_1
    SLICE_X189Y757       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.812     4.964    design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X189Y757       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.048ns (64.865%)  route 0.026ns (35.135%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 3.817ns (routing 1.270ns, distribution 2.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y78        LUTCY2                       0.000     0.000 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X161Y78        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X161Y78        LUTCY1 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.030     0.051 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.074    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]_i_1_n_1
    SLICE_X161Y78        FDCE                                         r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.817     4.969    design_1_i/emax6_1/inst/fsm/ACLK
    SLICE_X161Y78        FDCE                                         r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.069ns (73.404%)  route 0.025ns (26.596%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.276ns (routing 1.270ns, distribution 3.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y1043      LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X240Y1043      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]_i_1/I4
    SLICE_X240Y1043      LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.072 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.094    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]_i_1_n_1
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.276     5.428    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.069ns (73.404%)  route 0.025ns (26.596%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.112ns (routing 1.270ns, distribution 2.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y474        LUTCY2                       0.000     0.000 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X80Y474        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]_i_1/I4
    SLICE_X80Y474        LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.072 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.094    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]_i_1_n_1
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.112     5.264    design_1_i/emax6_3/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.070ns (72.917%)  route 0.026ns (27.083%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 3.812ns (routing 1.270ns, distribution 2.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y757       LUTCY2                       0.000     0.000 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X189Y757       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]_i_1/I4
    SLICE_X189Y757       LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.030     0.073 r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.096    design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]_i_1_n_1
    SLICE_X189Y757       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.812     4.964    design_1_i/emax6_0/inst/fsm/ACLK
    SLR Crossing[0->2]   
    SLICE_X189Y757       FDCE                                         r  design_1_i/emax6_0/inst/fsm/axiif_dmrp_top_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.070ns (72.917%)  route 0.026ns (27.083%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 3.817ns (routing 1.270ns, distribution 2.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y78        LUTCY2                       0.000     0.000 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X161Y78        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CYB_COUTD)
                                                      0.040     0.040 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTD
                         net (fo=2, routed)           0.003     0.043    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]_i_1/I4
    SLICE_X161Y78        LUTCY1 (Prop_E5LUT_SLICEM_I4_O)
                                                      0.030     0.073 r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.096    design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]_i_1_n_1
    SLICE_X161Y78        FDCE                                         r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     3.817     4.969    design_1_i/emax6_1/inst/fsm/ACLK
    SLICE_X161Y78        FDCE                                         r  design_1_i/emax6_1/inst/fsm/axiif_dmrp_top_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.072ns (67.925%)  route 0.034ns (32.075%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.276ns (routing 1.270ns, distribution 3.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y1043      LUTCY2                       0.000     0.000 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X240Y1043      LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X240Y1043      LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.044 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.052    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]_i_1/I4
    SLICE_X240Y1043      LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.083 r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.106    design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]_i_1_n_1
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.276     5.428    design_1_i/emax6_2/inst/fsm/ACLK
    SLR Crossing[0->3]   
    SLICE_X240Y1043      FDCE                                         r  design_1_i/emax6_2/inst/fsm/axiif_dmrp_top_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout2_primitive  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.072ns (67.925%)  route 0.034ns (32.075%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      1.868ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.667ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    1.414ns
  Clock Net Delay (Destination): 4.112ns (routing 1.270ns, distribution 2.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y474        LUTCY2                       0.000     0.000 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[5]_i_1_n_2
    SLICE_X80Y474        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[12]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.021    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]_i_1/I4
    SLICE_X80Y474        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.044 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[6]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.052    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]_i_1/I4
    SLICE_X80Y474        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.083 r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.023     0.106    design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]_i_1_n_1
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2_primitive rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y6         BUFG_PS                      0.000     0.000 r  design_1_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.826     0.826    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X4Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.006     0.820 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT1
                         net (fo=1, routed)           0.271     1.091    design_1_i/clk_wizard_0/inst/clock_primitive_inst/clkout2_primitive
    BUFGCE_X4Y3          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     1.152 r  design_1_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout2_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1034915, routed)     4.112     5.264    design_1_i/emax6_3/inst/fsm/ACLK
    SLR Crossing[0->1]   
    SLICE_X80Y474        FDCE                                         r  design_1_i/emax6_3/inst/fsm/axiif_dmrp_top_reg[7]/C





