$date
	Wed Apr  8 11:01:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in1 [3:0] $end
$var reg 4 # in2 [3:0] $end
$var reg 1 $ sel $end
$scope module myTest $end
$var wire 4 % in1 [3:0] $end
$var wire 4 & in2 [3:0] $end
$var wire 1 $ sel $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 '
b1 &
b11 %
0$
b1 #
b11 "
b100 !
$end
#10
b10 !
b10 '
1$
#20
