CAPI=1
[main]
name = freecores.github.io:t80:ROM80
description = ROM for Z80 debug
simulators = isim

[fileset inout]
files =
 syn/xilinx/coregen/ROM80.vhd
 syn/xilinx/coregen/ROM80.mif[file_type=user]
file_type = vhdlSource

[provider]
name = coregen
script_file = syn/xilinx/coregen/ROM80.xco
project_file = syn/xilinx/coregen/Atlys.cgp
extra_files = bench/asm/TestBench.coe
