Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 02 Dec 2018 19:25:10 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from mta-temp.ostc.intel.com (mta-temp.ostc.intel.com [10.54.63.100])
	(using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id C066C580B19
	for <like.xu@linux.intel.com>; Sat,  1 Dec 2018 18:20:37 -0800 (PST)
Received: from fmsmga005.fm.intel.com (fmsmga005.fm.intel.com [10.253.24.32])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by mta-temp.ostc.intel.com (Postfix) with ESMTPS id E96DF62C3C
	for <like.xu@linux.intel.com>; Sat,  1 Dec 2018 12:56:43 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by fmsmga005-1.fm.intel.com with ESMTP; 01 Dec 2018 12:55:43 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AyjWyZhekDLYGKuLs/7ghI5hBlGMj4u6mDksu8pMi?=
 =?us-ascii?q?zoh2WeGdxc26ZhaN2/xhgRfzUJnB7Loc0qyK6/CmATRIyK3CmUhKSIZLWR4BhJ?=
 =?us-ascii?q?detC0bK+nBN3fGKuX3ZTcxBsVIWQwt1Xi6NU9IBJS2PAWK8TW94jEIBxrwKxd+?=
 =?us-ascii?q?KPjrFY7OlcS30P2594HObwlSizexfbB/IA+qoQnNq8IbnZZsJqEtxxXTv3BGYf?=
 =?us-ascii?q?5WxWRmJVKSmxbz+MK994N9/ipTpvws6ddOXb31cKokQ7NYCi8mM30u683wqRbD?=
 =?us-ascii?q?VwqP6WACXWgQjxFFHhLK7BD+Xpf2ryv6qu9w0zSUMMHqUbw5Xymp4rx1QxH0li?=
 =?us-ascii?q?gIKz858HnWisNuiqJbvAmhrAF7z4LNfY2ZKOZycqbbcNgHR2ROQ9xRWjRODYOy?=
 =?us-ascii?q?bYQBD+QPM+VGoYbhqFUAsAO+CAuuCu7g1zNFiGP60rMh0+k6DQHGxRYtE84SvH?=
 =?us-ascii?q?jIrtj4MroZX+CvzKnPyDXOd/RY1i3n6IfUaxwsvfeMUq9qcc3L1EIhER7Fjk+O?=
 =?us-ascii?q?poP/IjOey+MAs22B4Op6Se2gkWgnpBxrojex3MssjpTJhpgLxV/e6CV024k1Jd?=
 =?us-ascii?q?iiR056Zd6oCodftyafN4ZvRM4pXmJmuD4ix7EYpZK2fzIGxIk6yxPccfCLbYaF?=
 =?us-ascii?q?7xL5WOqMIzp0nGxpd6ijixqu9EWs1+LxW8mo3FtPoSdIkdjBu38I2hDN9sSKT/?=
 =?us-ascii?q?5w80mu1DuB0Q3Y9/tKLloulaXBLp4s2r4wmYQXsUTEBiL2nET2jLSKdkU/4OSo?=
 =?us-ascii?q?5OLnYqj8qp+bLY90hRnyMqUomsOhHeQ1KhYCU3SY9OimybHv4E70TK9UgvA4kq?=
 =?us-ascii?q?TVqo3WKMYDqq68GQBV04Ij6xilDzeh1dQVhWAHI0xAeBKaloTmJk/BIO7mAve7?=
 =?us-ascii?q?mlijizBrx+3APrL9HJrNNX/PkLPgfbZ+9UFQ0gUyzc1H6pJQC7EBJu/zW0DruN?=
 =?us-ascii?q?zZCB85LxK7w+L9BNph0YMeXHmCAqmeMKPUvl+I4P8vL/OLZI8PtzbxM+Il6OL2?=
 =?us-ascii?q?jX8lhV8derGk3Z8WaHC7APtqOUqYYWf3j9cFEGcKuBc+TePwhF2DVz5Te2i9X6?=
 =?us-ascii?q?Ym6j4nD4KmCNSLe4a2nbbU3DunBoYEISdCC0uQCjHucIOLXepKbzidZcpokzgB?=
 =?us-ascii?q?XL7mTJc91Baor0jjxr96a+bZ5CAc5q/lz8V/sujalBUu8m5tAsGAlm2AUWxw23?=
 =?us-ascii?q?kFXiI7x7xXp0t7xVGel69ijKtDCNZR6vhVBxo8LoPW1OdgCtr/CT7GK/aGT0zu?=
 =?us-ascii?q?Z9yjBDw9Scx5l94LakN4FtmlpgrO0yqjH/kekLndV7Iu9aeJ+nHrLINUzXrcVe?=
 =?us-ascii?q?EFkkMrS9YHYWivnKV28QTJCsjNjl+UnruCeqEV3SqL/2CGmznd9HpEWRJ9BP2W?=
 =?us-ascii?q?FUsUYVHb+JGgvhvP?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ATAABl9AJchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUQcBAQsBgTCBOYEpg3mIGF+LKoINigcJiD+EeYFzFBgDEYRAgzYiNAkNAQM?=
 =?us-ascii?q?BAQEBAQECARMBAQEKCwkIGw4jDII2BQIDGgEGglsBAQEBAgEBAiAEGQEFCgwdA?=
 =?us-ascii?q?QIBAQEBAgYBAQUFCwMKAgIiBAICAwEeAREBBQEcBhMFA4MZAYFoAQMNCAEEmTc?=
 =?us-ascii?q?8iw18FgUBF4J3BYQwChknDV0xgQYCBhJ5ixGCFoNuNYUBgwSCVwKJDIYieYRQi?=
 =?us-ascii?q?0kHAocAijwYkSYsmDIPIYElgg0zGiOBAYI7CYISDBeDSopYPDGBB4tEgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0ATAABl9AJchxHrdtBkHAEBAQQBAQcEAQGBUQcBAQsBgTC?=
 =?us-ascii?q?BOYEpg3mIGF+LKoINigcJiD+EeYFzFBgDEYRAgzYiNAkNAQMBAQEBAQECARMBA?=
 =?us-ascii?q?QEKCwkIGw4jDII2BQIDGgEGglsBAQEBAgEBAiAEGQEFCgwdAQIBAQEBAgYBAQU?=
 =?us-ascii?q?FCwMKAgIiBAICAwEeAREBBQEcBhMFA4MZAYFoAQMNCAEEmTc8iw18FgUBF4J3B?=
 =?us-ascii?q?YQwChknDV0xgQYCBhJ5ixGCFoNuNYUBgwSCVwKJDIYieYRQi0kHAocAijwYkSY?=
 =?us-ascii?q?smDIPIYElgg0zGiOBAYI7CYISDBeDSopYPDGBB4tEgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,303,1539673200"; 
   d="scan'208";a="42379116"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 01 Dec 2018 12:55:42 -0800
Received: from localhost ([::1]:42518 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gTCIg-000443-0w
	for like.xu@linux.intel.com; Sat, 01 Dec 2018 15:55:42 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:44256)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <marcandre.lureau@gmail.com>) id 1gTCIQ-0003zf-P9
	for qemu-devel@nongnu.org; Sat, 01 Dec 2018 15:55:27 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <marcandre.lureau@gmail.com>) id 1gTCIP-0006Wo-0r
	for qemu-devel@nongnu.org; Sat, 01 Dec 2018 15:55:26 -0500
Received: from mail-wm1-x343.google.com ([2a00:1450:4864:20::343]:50519)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <marcandre.lureau@gmail.com>)
	id 1gTCIJ-0006Qt-Vv; Sat, 01 Dec 2018 15:55:21 -0500
Received: by mail-wm1-x343.google.com with SMTP id 125so2187637wmh.0;
	Sat, 01 Dec 2018 12:55:18 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc:content-transfer-encoding;
	bh=S3m6ymC10SOBgDu6te+UJ9YAUctyb3N4XZMJRc5sjW0=;
	b=aSvQeaCR5/fd7vyB3Z+NxxO9l+SzHrA3wald0pqVmkJOFmAUz87duWwrGqoRfpiAtH
	UXm3oH2VlhDLx/npCDpgo1j+PsdT3fteVMOYLbIAbD0kPrt6gOxrIlazGDrfek0NWjqK
	06qThQUIRtNC+NwNk2sfjmX+BfdqnWbEpyeSrmfSt4cTEjcOh47CeC526TPtNIV5rncP
	dLOSH4flET62e+Q7DOKAYYePZFzb9BqvVndU9xJfgUelqrSzY+A0w8NRXeqluztBV/0Y
	OrjMzhI/IA7zhgU5F+3RdKqVZDXaIujjJtGGoUiQ81tN7i5OyzLYVrH2T2TLssqr4Tm9
	tBtA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc:content-transfer-encoding;
	bh=S3m6ymC10SOBgDu6te+UJ9YAUctyb3N4XZMJRc5sjW0=;
	b=XAM2GITgcpPBS0g6mHbexxwXD9Ufi8J0NWcWQEhh+nyKEwRM8h/Y6bCkyTpS2eVEGt
	cbxIRfX8PWHC/2MunMpopqtqPUbQ+z389DI3SPYInJTtJsE2hZcg31cktxgAi9LRLnZB
	NsxMUBBZF/c/px7t/vDo847bHdigTr2u2U7q4apxFw1pjEgOPlaQ8OJR4qkKMHQYO7eq
	ztwKsZlhc5iySno3qrLYUBMEqoLAYZOwM56Umj71C049022kV1GJKt4AujvLMX/uJSAx
	fgRg7UQ8Uxj4bzUuXARP2eQiJlJmoQyyzBaxlDsNBvseAdk4d4FF3QeUuhc2sv1FFi9w
	G3jA==
X-Gm-Message-State: AA+aEWaOpAoPlFeyqOPQSgsduwiAb67TbhSpV8jTbVpMDGJ/ydyaVHsi
	V19eo8y/Gsecxo+ZA/6dscAnQe/KiBdWo8Eqdy4=
X-Google-Smtp-Source: AFSGD/UCIootovg9wd2AIz30oGu0TxUbC6e1KVyVGEhheM6sAGJKIe+hFu/DJYl1cN7a/oPuOzZVb9XlmtopYLA6LE8=
X-Received: by 2002:a1c:a3c3:: with SMTP id m186mr3226364wme.16.1543697717248; 
	Sat, 01 Dec 2018 12:55:17 -0800 (PST)
MIME-Version: 1.0
References: <20181127092801.21777-1-marcandre.lureau@redhat.com>
	<20181127092801.21777-25-marcandre.lureau@redhat.com>
	<20181130124821.292bd5c9@redhat.com>
In-Reply-To: <20181130124821.292bd5c9@redhat.com>
From: =?UTF-8?B?TWFyYy1BbmRyw6kgTHVyZWF1?= <marcandre.lureau@gmail.com>
Date: Sun, 2 Dec 2018 00:55:05 +0400
Message-ID: <CAJ+F1C+FRkVv-wHUpr5iFbZ84410dp1QH7m9bDqnf39QBXO1Zw@mail.gmail.com>
To: Igor Mammedov <imammedo@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2a00:1450:4864:20::343
Subject: Re: [Qemu-devel] [PATCH for-3.2 v4 24/28] arm: replace
 instance_post_init()
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>,
	"open list:ARM" <qemu-arm@nongnu.org>, QEMU <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Hi
On Fri, Nov 30, 2018 at 3:48 PM Igor Mammedov <imammedo@redhat.com> wrote:
>
> On Tue, 27 Nov 2018 13:27:57 +0400
> Marc-Andr=C3=A9 Lureau <marcandre.lureau@redhat.com> wrote:
>
> > Replace arm_cpu_post_init() instance callback by calling it from leaf
> > classes, to avoid potential the ordering issue with interfaces
> > post-init.
> >
> > Signed-off-by: Marc-Andr=C3=A9 Lureau <marcandre.lureau@redhat.com>
> > Suggested-by: Igor Mammedov <imammedo@redhat.com>
> > ---
> >  target/arm/cpu.h   |  2 ++
> >  target/arm/cpu.c   | 15 ++++++++++++---
> >  target/arm/cpu64.c | 11 ++++++++++-
> >  3 files changed, 24 insertions(+), 4 deletions(-)
> >
> > diff --git a/target/arm/cpu.h b/target/arm/cpu.h
> > index 2a73fed9a0..84fba2b24b 100644
> > --- a/target/arm/cpu.h
> > +++ b/target/arm/cpu.h
> > @@ -884,6 +884,8 @@ static inline ARMCPU *arm_env_get_cpu(CPUARMState *=
env)
> >      return container_of(env, ARMCPU, env);
> >  }
> >
> > +void arm_cpu_post_init(Object *obj);
> > +
> >  uint64_t arm_cpu_mp_affinity(int idx, uint8_t clustersz);
> >
> >  #define ENV_GET_CPU(e) CPU(arm_env_get_cpu(e))
> > diff --git a/target/arm/cpu.c b/target/arm/cpu.c
> > index 60411f6bfe..8a4aae7438 100644
> > --- a/target/arm/cpu.c
> > +++ b/target/arm/cpu.c
> > @@ -734,7 +734,7 @@ static Property arm_cpu_pmsav7_dregion_property =3D
> >  static Property arm_cpu_initsvtor_property =3D
> >              DEFINE_PROP_UINT32("init-svtor", ARMCPU, init_svtor, 0);
> >
> > -static void arm_cpu_post_init(Object *obj)
> > +void arm_cpu_post_init(Object *obj)
> >  {
> >      ARMCPU *cpu =3D ARM_CPU(obj);
> >
> > @@ -2094,6 +2094,7 @@ static void arm_host_initfn(Object *obj)
> >      ARMCPU *cpu =3D ARM_CPU(obj);
> >
> >      kvm_arm_set_cpu_features_from_host(cpu);
> > +    arm_cpu_post_init(ARM_CPU(obj));
> >  }
> >
> >  static const TypeInfo host_arm_cpu_type_info =3D {
> > @@ -2108,14 +2109,23 @@ static const TypeInfo host_arm_cpu_type_info =
=3D {
> >
> >  #endif
> >
> > +static void arm_cpu_instance_init(Object *obj)
> > +{
> > +    const ARMCPUInfo *info =3D object_class_get_class_data(object_get_=
class(obj));
> > +
> > +    info->initfn(obj);
> > +    arm_cpu_post_init(obj);
> > +}
> now imagine leaf cpu class call chain:
> before patch:
>    arm-cpu::initfn()
>    cortex-a8::initfn()
>       set feature AAA
>    device_post_init()
>      -> arm_cpu_post_init()
>           if (AAA)
>              do something
>
> after patch:
>    arm-cpu::initfn()
>       -> arm_cpu_post_init()
>             if (AAA)
>                do something  <--- won't happen anymore
>    cortex-a8::initfn()
>

Hmm? No, after the patch cortex-a8::initfn() is called before
arm_cpu_post_init().

> arm_cpu_post_init() helper has to go to leaf classes only

That's what the patch does, unless I am missing something.
arm_cpu_instance_init() is called on the leaf class, calling the
leaf-cpu init (cortex-8a::initfn() etc) before calling
arm_cpu_post_init()

>
> > +
> >  static void cpu_register(const ARMCPUInfo *info)
> >  {
> >      TypeInfo type_info =3D {
> >          .parent =3D TYPE_ARM_CPU,
> >          .instance_size =3D sizeof(ARMCPU),
> > -        .instance_init =3D info->initfn,
> > +        .instance_init =3D arm_cpu_instance_init,
> >          .class_size =3D sizeof(ARMCPUClass),
> >          .class_init =3D info->class_init,
> > +        .class_data =3D (void *)info,
> >      };
> >
> >      type_info.name =3D g_strdup_printf("%s-" TYPE_ARM_CPU, info->name)=
;
> > @@ -2128,7 +2138,6 @@ static const TypeInfo arm_cpu_type_info =3D {
> >      .parent =3D TYPE_CPU,
> >      .instance_size =3D sizeof(ARMCPU),
> >      .instance_init =3D arm_cpu_initfn,
> > -    .instance_post_init =3D arm_cpu_post_init,
> >      .instance_finalize =3D arm_cpu_finalizefn,
> >      .abstract =3D true,
> >      .class_size =3D sizeof(ARMCPUClass),
> > diff --git a/target/arm/cpu64.c b/target/arm/cpu64.c
> > index 873f059bf2..dbfc3ee490 100644
> > --- a/target/arm/cpu64.c
> > +++ b/target/arm/cpu64.c
> > @@ -447,14 +447,23 @@ static void aarch64_cpu_class_init(ObjectClass *o=
c, void *data)
> >      cc->gdb_arch_name =3D aarch64_gdb_arch_name;
> >  }
> >
> > +static void aarch64_cpu_instance_init(Object *obj)
> > +{
> > +    const ARMCPUInfo *info =3D object_class_get_class_data(object_get_=
class(obj));
> > +
> > +    info->initfn(obj);
> > +    arm_cpu_post_init(obj);
> > +}
> > +
> >  static void aarch64_cpu_register(const ARMCPUInfo *info)
> >  {
> >      TypeInfo type_info =3D {
> >          .parent =3D TYPE_AARCH64_CPU,
> >          .instance_size =3D sizeof(ARMCPU),
> > -        .instance_init =3D info->initfn,
> > +        .instance_init =3D aarch64_cpu_instance_init,
> >          .class_size =3D sizeof(ARMCPUClass),
> >          .class_init =3D info->class_init,
> > +        .class_data =3D (void *)info,
> >      };
> >
> >      type_info.name =3D g_strdup_printf("%s-" TYPE_ARM_CPU, info->name)=
;
>
>


--=20
Marc-Andr=C3=A9 Lureau

