module modularPowering
#(
P=7,
N=8)
(
input  	   	  	 rst,
input  			  	 clk,
input  			  	 ena,
input  			  	 start,
input [N-1:0] base,
input [N-1:0] exp,
output reg [N-1:0] res,
output reg rdy
);
localparam size = 3;
localparam [size-1:0] idle = 3'h0,
							 init = 3'h1,
							 check = 3'h2,
							 operations = 3'h3,
							 final_state = 3'h4;
reg [size-1:0] state_reg, state_next;
reg [N-1:0] base_reg,base_next;
reg [N-1:0] exp_reg, exp_next;
reg [N-1:0] res_next;
reg rdy_next;

	// State register
	always@(posedge clk, posedge rst) begin
		if (rst) begin
			state_reg <= idle;
			rdy		 <= 1'b0;
		end
		else if (ena) begin
			state_reg <= state_next;
			rdy		 <= rdy_next;
		end
	end
	
		// Registers
	always@(posedge clk, posedge rst) begin
		if (rst) begin
			base_reg <= {(N){1'b0}};
			exp_reg <= {(N){1'b0}};
			res	<= {(N){1'b0}};
			
		end
		else if (ena) begin
			base_reg	<= base_next;
			exp_reg <= exp_next;
			res 	<= res_next;
		end		
	end
	
		// Next state logic
	always@(*) 
		case(state_reg)
			idle 	 :	if (start) state_next = init;
					   else		  state_next = idle;
			init 	 : state_next = check;
			check  : if (base_reg == 0||exp_reg[N-1]==0)
							state_next = final_state;
						else state_next = operations;
			operations: state_next = check;
			final_state: state_next = idle;
						
			default: state_next = idle;
		endcase
		
// Microoperation logic
	always@(*) begin
		exp_next   = exp_reg;
		base_next   = base_reg;
		res_next	= res;
		rdy_next	= 1'b0;
	
		case(state_reg)
			init		:	begin
								base_next = base%P;
								res_next=1;
								exp_next = exp;
							end
			operations: begin
							if (exp_reg[0]!=0)
								res_next=(res*base_reg)%P;
							exp_next=exp_reg>>1;
							base_next = (base_reg*base_reg)%P;
							end
			final_state: begin
					rdy_next=1'b1;
					res = res;
					end
							
			default	: rdy_next	 = 1'b0;						
		endcase
	end
endmodule