V3 24
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/BCDcounter.vhd 2019/06/26.14:32:53 P.20131013
EN work/BCDcounter 1561575715 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/BCDcounter.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/BCDcounter/Behavioral 1561575716 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/BCDcounter.vhd \
      EN work/BCDcounter 1561575715
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clk1hz.vhd 2019/06/10.14:56:39 P.20131013
EN work/clk1hz 1561575711 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clk1hz.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/clk1hz/Behavioral 1561575712 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clk1hz.vhd \
      EN work/clk1hz 1561575711
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clkDivider.vhd 2019/06/10.15:03:19 P.20131013
EN work/clkDivider 1561575707 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clkDivider.vhd \
      PB ieee/std_logic_1164 1381692176
AR work/clkDivider/Behavioral 1561575708 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/clkDivider.vhd \
      EN work/clkDivider 1561575707
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/MuxConContSel_16a4.vhd 2019/06/17.15:05:10 P.20131013
EN work/MuxConContSel_16a4 1561575713 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/MuxConContSel_16a4.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/MuxConContSel_16a4/Behavioral 1561575714 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/MuxConContSel_16a4.vhd \
      EN work/MuxConContSel_16a4 1561575713
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/sevenSegDisp.vhd 2019/06/10.14:50:11 P.20131013
EN work/sevenSegDisp 1561575709 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/sevenSegDisp.vhd \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181
AR work/sevenSegDisp/Behavioral 1561575710 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/sevenSegDisp.vhd \
      EN work/sevenSegDisp 1561575709
FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/top.vhf 2019/06/26.15:01:43 P.20131013
EN work/top 1561575717 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/top.vhf \
      PB ieee/std_logic_1164 1381692176 PB ieee/NUMERIC_STD 1381692181 LB UNISIM \
      PH unisim/VCOMPONENTS 1381692182
AR work/top/BEHAVIORAL 1561575718 \
      FL /home/erid/Documents/GitHub/Xilinx-Projects/VisDynWcounter/top.vhf \
      EN work/top 1561575717 CP clkDivider CP sevenSegDisp CP clk1hz \
      CP MuxConContSel_16a4 CP BCDcounter
