
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003322                       # Number of seconds simulated
sim_ticks                                  3321603909                       # Number of ticks simulated
final_tick                               574824527028                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 393400                       # Simulator instruction rate (inst/s)
host_op_rate                                   506249                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304204                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917904                       # Number of bytes of host memory used
host_seconds                                 10919.01                       # Real time elapsed on the host
sim_insts                                  4295542212                       # Number of instructions simulated
sim_ops                                    5527740390                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       244352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       149248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       114816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       194688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               710528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       282752                       # Number of bytes written to this memory
system.physmem.bytes_written::total            282752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1909                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1521                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5551                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2209                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2209                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       578034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73564461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       539498                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44932510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       616570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     34566433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       500963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     58612648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               213911116                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       578034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       539498                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       616570                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       500963                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2235065                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85125141                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85125141                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85125141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       578034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73564461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       539498                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44932510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       616570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     34566433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       500963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     58612648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              299036257                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7965478                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871720                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508502                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185112                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1419620                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374931                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          206876                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5799                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3382236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15967131                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871720                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3289040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907693                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        406880                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1667606                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7799715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4510675     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164176      2.10%     59.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          299029      3.83%     63.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280475      3.60%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457296      5.86%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475779      6.10%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113725      1.46%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85547      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413013     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7799715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360521                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004541                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3492170                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       393425                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180533                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12748                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720829                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313473                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          723                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17867457                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720829                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3641489                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         143927                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44447                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3042885                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       206129                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17385804                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69160                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        85220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23090882                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79152230                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79152230                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8177832                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           551831                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2668343                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582658                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9788                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       233805                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16445191                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13840287                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18481                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5013785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13763208                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7799715                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.837463                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2729936     35.00%     35.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1440815     18.47%     53.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1279382     16.40%     69.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771662      9.89%     79.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       800749     10.27%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473422      6.07%     96.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       208925      2.68%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56526      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38298      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7799715                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54567     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17848     21.67%     87.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9952     12.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10860466     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109637      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2376107     17.17%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493077      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13840287                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737534                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82367                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005951                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35581136                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21461027                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13379845                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13922654                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34624                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       783389                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143717                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720829                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          80779                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6324                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16447195                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2668343                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582658                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3133                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207578                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13576744                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281254                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       263542                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762571                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048939                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481317                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704448                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13395487                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13379845                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217155                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20093663                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.679729                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408943                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075488                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185402                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7078886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.306982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3282857     46.38%     46.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493013     21.09%     67.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832818     11.76%     79.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283949      4.01%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       273388      3.86%     87.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115707      1.63%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       299505      4.23%     92.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89027      1.26%     94.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       408622      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7078886                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       408622                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23117530                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33615973                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 165763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.796548                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.796548                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.255418                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.255418                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62780178                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17547633                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18392667                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7965478                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2912853                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2375705                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196242                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1220032                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1132184                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          312762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8718                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2911185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16003728                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2912853                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1444946                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3548575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1039472                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        529316                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1436535                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        94804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7829983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.532570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4281408     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234015      2.99%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          434172      5.54%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          436896      5.58%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          270093      3.45%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217593      2.78%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135672      1.73%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          126506      1.62%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1693628     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7829983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365685                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.009136                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3036515                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       524180                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3407653                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21047                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840587                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       491878                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19188254                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840587                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3258601                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          94647                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       128009                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3202480                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       305655                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18493254                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        126876                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93915                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25989135                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86250457                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86250457                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15996204                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9992886                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3295                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1574                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           857000                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1709165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       869388                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11153                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       311248                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17418978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13853599                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27575                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5925311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18115133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7829983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769301                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.894909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2712687     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1688845     21.57%     56.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1125873     14.38%     70.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       730728      9.33%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771377      9.85%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370129      4.73%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       295595      3.78%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66891      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67858      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7829983                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86448     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16327     13.71%     86.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16340     13.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11588821     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       185985      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1340903      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       736316      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13853599                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739205                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008598                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35683870                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23347470                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13533619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13972714                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43983                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666549                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       208942                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840587                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49285                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8386                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17422133                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1709165                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       869388                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1574                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109338                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231296                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13668040                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1278891                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       185558                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1997952                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1937223                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            719061                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715910                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13538164                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13533619                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8621213                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24736413                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699034                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348523                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9315862                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11470254                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5951911                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198344                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6989396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.641094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.144350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2682402     38.38%     38.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1944949     27.83%     66.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       807695     11.56%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       402694      5.76%     83.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401885      5.75%     89.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       162922      2.33%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       163888      2.34%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87333      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       335628      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6989396                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9315862                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11470254                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1703059                       # Number of memory references committed
system.switch_cpus1.commit.loads              1042613                       # Number of loads committed
system.switch_cpus1.commit.membars               1574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1655500                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10333837                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236532                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       335628                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24075933                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35685531                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 135495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9315862                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11470254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9315862                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855045                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855045                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169530                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169530                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61394726                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18809199                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17631248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3148                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7965478                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2981319                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2434497                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       200571                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1245044                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1171963                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          306900                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8811                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3083011                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16183623                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2981319                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1478863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3506370                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1043060                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        500216                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1500834                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7930461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.522800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.334535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4424091     55.79%     55.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285598      3.60%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431733      5.44%     64.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297954      3.76%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          210775      2.66%     71.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204003      2.57%     73.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          123038      1.55%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263457      3.32%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1689812     21.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7930461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.374280                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.031720                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3171980                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       521990                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3347063                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48768                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        840647                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       499869                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19369564                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        840647                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3350800                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          48170                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       218323                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3213457                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259053                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18785740                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107131                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        89024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26359098                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87428756                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87428756                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16160166                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10198891                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3373                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1611                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           775357                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1721406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       877708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10399                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       205402                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17496367                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3215                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13958516                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27966                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5869583                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17933062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7930461                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760114                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920521                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2882628     36.35%     36.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1592427     20.08%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1103699     13.92%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       750576      9.46%     79.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       772824      9.75%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       364553      4.60%     94.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       327289      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62552      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73913      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7930461                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75656     70.56%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15001     13.99%     84.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16565     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11673641     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175967      1.26%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1605      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1371748      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       735555      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13958516                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.752376                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107222                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35982679                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23369202                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13568060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14065738                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43577                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       671300                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       209843                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        840647                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25577                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4768                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17499584                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1721406                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       877708                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1611                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       110308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231143                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13698948                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1281881                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259566                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1998953                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1946535                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717072                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719790                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13574254                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13568060                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8780655                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24946396                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.703358                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9395696                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11581681                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5917909                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201981                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7089814                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.633566                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171575                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2752254     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2014213     28.41%     67.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       762499     10.75%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       426411      6.01%     84.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       355524      5.01%     89.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       160002      2.26%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       152422      2.15%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105313      1.49%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361176      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7089814                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9395696                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11581681                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1717971                       # Number of memory references committed
system.switch_cpus2.commit.loads              1050106                       # Number of loads committed
system.switch_cpus2.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1680309                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10426584                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239564                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361176                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24228228                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35840410                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1733                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  35017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9395696                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11581681                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9395696                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847779                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847779                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179552                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179552                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61525438                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18871747                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17811920                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7965478                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2873777                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2339093                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193374                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1216361                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1128339                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          294312                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8609                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3174990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15703593                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2873777                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1422651                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3296364                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         990946                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        528529                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1550882                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76478                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7794268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.482086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4497904     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177728      2.28%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          229936      2.95%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          348496      4.47%     67.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338066      4.34%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          257653      3.31%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151710      1.95%     77.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230033      2.95%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1562742     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7794268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360779                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.971456                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3281330                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       518340                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3175280                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25137                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        794179                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       485868                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18776474                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        794179                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3455696                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         102010                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       161813                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3022052                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       258516                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18223917                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111869                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81153                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          125                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25398685                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     84856542                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     84856542                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15742006                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9656662                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3795                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2118                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           736414                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1688509                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       892485                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17581                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       309594                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16933591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3611                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13618441                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25813                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5536110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16836913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          535                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7794268                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747238                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894838                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2730966     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1706450     21.89%     56.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1105958     14.19%     71.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       749254      9.61%     80.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       701670      9.00%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       373547      4.79%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       275761      3.54%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        81964      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68698      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7794268                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66703     69.36%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13651     14.19%     83.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15818     16.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11334027     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192518      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1537      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1344373      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       745986      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13618441                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.709683                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96172                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007062                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35153132                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22473392                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13233482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13714613                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46758                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       649753                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226757                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        794179                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          61169                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9282                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16937202                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1688509                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       892485                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2073                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7099                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           83                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227059                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13355490                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1265487                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       262948                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1994855                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1870588                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            729368                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676672                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13237183                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13233482                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8497689                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23857817                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.661354                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356180                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9219401                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11331178                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5606054                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3076                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196284                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7000089                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.618719                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147945                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2721200     38.87%     38.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2004113     28.63%     67.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       735750     10.51%     78.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       421219      6.02%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       351683      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176087      2.52%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       170918      2.44%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        73719      1.05%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       345400      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7000089                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9219401                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11331178                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1704481                       # Number of memory references committed
system.switch_cpus3.commit.loads              1038753                       # Number of loads committed
system.switch_cpus3.commit.membars               1538                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1625272                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10213416                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231220                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       345400                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23591921                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34669144                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3381                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 171210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9219401                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11331178                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9219401                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.863991                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.863991                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.157420                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.157420                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60097932                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18280430                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17345419                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3076                       # number of misc regfile writes
system.l2.replacements                           5552                       # number of replacements
system.l2.tagsinuse                       8191.959455                       # Cycle average of tags in use
system.l2.total_refs                           371773                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13744                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.049840                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            75.816334                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.847359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    933.243632                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.572398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    575.419076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.176645                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    426.466760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.161500                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    756.326726                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1581.181294                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1225.881226                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            974.475469                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1591.391036                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001690                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.113921                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001413                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.070242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001731                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.052059                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.092325                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.193015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.149644                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.118955                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.194262                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999995                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2521                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2218                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3282                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11173                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4053                       # number of Writeback hits
system.l2.Writeback_hits::total                  4053                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2521                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3282                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11173                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3152                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2521                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2218                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3282                       # number of overall hits
system.l2.overall_hits::total                   11173                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1909                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1521                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5551                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1521                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5551                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1909                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1166                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          897                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1521                       # number of overall misses
system.l2.overall_misses::total                  5551                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       988066                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    117668398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       708731                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     74737307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       891334                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     57588410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       803417                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     94365165                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       347750828                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       988066                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    117668398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       708731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     74737307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       891334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     57588410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       803417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     94365165                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        347750828                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       988066                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    117668398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       708731                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     74737307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       891334                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     57588410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       803417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     94365165                       # number of overall miss cycles
system.l2.overall_miss_latency::total       347750828                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5061                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16724                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4053                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4053                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5061                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3687                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3115                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16724                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5061                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3687                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3115                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16724                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.377198                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.316246                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.287961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.316677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.331918                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.377198                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.316246                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.287961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.316677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.331918                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.377198                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.316246                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.287961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.316677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.331918                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61638.762703                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64097.175815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 55708.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64201.125975                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62041.528600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62646.519186                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61638.762703                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64097.175815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 55708.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64201.125975                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62041.528600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62646.519186                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 65871.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61638.762703                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50623.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64097.175815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 55708.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64201.125975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 61801.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62041.528600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62646.519186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2209                       # number of writebacks
system.l2.writebacks::total                      2209                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5551                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5551                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5551                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       902272                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    106606662                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       628072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     67996899                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       799365                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     52407586                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       727885                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     85519483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    315588224                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       902272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    106606662                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       628072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     67996899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       799365                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     52407586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       727885                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     85519483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    315588224                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       902272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    106606662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       628072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     67996899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       799365                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     52407586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       727885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     85519483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    315588224                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.377198                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.316246                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.287961                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.316677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.331918                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.377198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.316246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.287961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.316677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.331918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.377198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.316246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.287961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.316677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.331918                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55844.244107                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58316.379931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49960.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58425.402453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 56225.827087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56852.499369                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55844.244107                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58316.379931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 49960.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58425.402453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 56225.827087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56852.499369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 60151.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55844.244107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44862.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58316.379931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 49960.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58425.402453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55991.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 56225.827087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56852.499369                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.914833                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001699701                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848154.429889                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.914833                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868453                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1667587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1667587                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1667587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1667587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1667587                       # number of overall hits
system.cpu0.icache.overall_hits::total        1667587                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1190871                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1190871                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1190871                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1190871                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1190871                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1190871                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1667606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1667606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1667606                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1667606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1667606                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1667606                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62677.421053                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62677.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62677.421053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62677.421053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1005934                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1005934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1005934                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1005934                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67062.266667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67062.266667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5061                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936161                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5317                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42117.013541                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.022009                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.977991                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777430                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222570                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067804                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067804                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504744                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504744                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504744                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504744                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17041                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17041                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17041                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17041                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17041                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17041                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    839630667                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    839630667                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    839630667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    839630667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    839630667                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    839630667                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084845                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521785                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521785                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008174                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008174                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006758                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49271.208673                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49271.208673                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49271.208673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49271.208673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49271.208673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49271.208673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          738                       # number of writebacks
system.cpu0.dcache.writebacks::total              738                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11980                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11980                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11980                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11980                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11980                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5061                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5061                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5061                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5061                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5061                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    146073931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    146073931                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    146073931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    146073931                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    146073931                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    146073931                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002428                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28862.661727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28862.661727                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 28862.661727                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28862.661727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 28862.661727                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28862.661727                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958448                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086076203                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345736.939525                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958448                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1436519                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1436519                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1436519                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1436519                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1436519                       # number of overall hits
system.cpu1.icache.overall_hits::total        1436519                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       889037                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       889037                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       889037                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       889037                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       889037                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       889037                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1436535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1436535                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1436535                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1436535                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1436535                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1436535                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55564.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55564.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55564.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55564.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       726388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       726388                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       726388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       726388                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       726388                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       726388                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51884.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51884.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3687                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166192139                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3943                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42148.653056                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.964421                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.035579                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855330                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144670                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       975204                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         975204                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       657345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        657345                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1574                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1574                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1574                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1574                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1632549                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1632549                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1632549                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1632549                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9742                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9742                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9742                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9742                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9742                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9742                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    408437356                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    408437356                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    408437356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    408437356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    408437356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    408437356                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       984946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       984946                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       657345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       657345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1574                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1642291                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1642291                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1642291                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1642291                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009891                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009891                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005932                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005932                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005932                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41925.411209                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41925.411209                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41925.411209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41925.411209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41925.411209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41925.411209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          800                       # number of writebacks
system.cpu1.dcache.writebacks::total              800                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6055                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6055                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6055                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6055                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6055                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3687                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3687                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3687                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3687                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3687                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     94858208                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     94858208                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     94858208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     94858208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     94858208                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     94858208                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25727.748305                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25727.748305                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25727.748305                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25727.748305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25727.748305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25727.748305                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.724610                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089442102                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358099.787879                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.724610                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025200                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739943                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1500815                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1500815                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1500815                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1500815                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1500815                       # number of overall hits
system.cpu2.icache.overall_hits::total        1500815                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1168262                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1168262                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1168262                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1168262                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1168262                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1168262                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1500834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1500834                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1500834                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1500834                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1500834                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1500834                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61487.473684                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61487.473684                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61487.473684                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61487.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61487.473684                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61487.473684                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       910493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       910493                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       910493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       910493                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       910493                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       910493                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 56905.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56905.812500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 56905.812500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56905.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 56905.812500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56905.812500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3115                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161229814                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3371                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47828.482349                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.717149                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.282851                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830926                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169074                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       976276                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         976276                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       664655                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        664655                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1610                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1640931                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1640931                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1640931                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1640931                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6421                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6421                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6421                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6421                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6421                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6421                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    225869025                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    225869025                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    225869025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    225869025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    225869025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    225869025                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       982697                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       982697                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       664655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       664655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1647352                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1647352                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1647352                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1647352                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003898                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003898                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003898                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003898                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35176.611898                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35176.611898                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35176.611898                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35176.611898                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35176.611898                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35176.611898                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          709                       # number of writebacks
system.cpu2.dcache.writebacks::total              709                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3306                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3306                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3306                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3306                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3306                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3115                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3115                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3115                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3115                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3115                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3115                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     77322094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     77322094                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     77322094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     77322094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     77322094                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77322094                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001891                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001891                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001891                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001891                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 24822.502087                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24822.502087                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24822.502087                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24822.502087                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24822.502087                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24822.502087                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970443                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086604057                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190733.985887                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970443                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1550862                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1550862                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1550862                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1550862                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1550862                       # number of overall hits
system.cpu3.icache.overall_hits::total        1550862                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1220678                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1220678                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1220678                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1220678                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1220678                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1220678                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1550882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1550882                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1550882                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1550882                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1550882                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1550882                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61033.900000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61033.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61033.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61033.900000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       817757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       817757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       817757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       817757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       817757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       817757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62904.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62904.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4803                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170709127                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5059                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33743.650326                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.328511                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.671489                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884096                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115904                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       962456                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         962456                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       662331                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        662331                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1623                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1623                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1538                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1538                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1624787                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1624787                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1624787                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1624787                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12270                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12270                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          237                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          237                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12507                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12507                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12507                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12507                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    542421543                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    542421543                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     15168672                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15168672                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    557590215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    557590215                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    557590215                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    557590215                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       974726                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       974726                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       662568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       662568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1538                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1637294                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1637294                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1637294                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1637294                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012588                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000358                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000358                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007639                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007639                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007639                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007639                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 44207.134719                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44207.134719                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64002.835443                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64002.835443                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 44582.251139                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 44582.251139                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 44582.251139                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 44582.251139                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        28973                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        28973                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1806                       # number of writebacks
system.cpu3.dcache.writebacks::total             1806                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7467                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7467                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          237                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7704                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7704                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7704                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4803                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4803                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4803                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4803                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4803                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4803                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    125732320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    125732320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    125732320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    125732320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    125732320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    125732320                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004928                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002933                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002933                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26177.872163                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26177.872163                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26177.872163                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26177.872163                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26177.872163                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26177.872163                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
