Analysis & Synthesis report for DE1_SoC
Wed Mar 10 23:31:55 2021
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 10 23:31:55 2021           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; top                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Mar 10 23:31:39 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/mollyle/EE469/Lab2/alu.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file branch_adder.sv
    Info (12023): Found entity 1: branch_adder File: C:/Users/mollyle/EE469/Lab2/branch_adder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file control_signal.sv
    Info (12023): Found entity 1: control_signal File: C:/Users/mollyle/EE469/Lab2/control_signal.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.sv
    Info (12023): Found entity 1: data_memory File: C:/Users/mollyle/EE469/Lab2/data_memory.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/Users/mollyle/EE469/Lab2/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.sv
    Info (12023): Found entity 1: instruction_memory File: C:/Users/mollyle/EE469/Lab2/instruction_memory.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file instruction_type.sv
    Info (12023): Found entity 1: instruction_type File: C:/Users/mollyle/EE469/Lab2/instruction_type.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file jalr_adder.sv
    Info (12023): Found entity 1: jalr_adder File: C:/Users/mollyle/EE469/Lab2/jalr_adder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc File: C:/Users/mollyle/EE469/Lab2/pc.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_adder.sv
    Info (12023): Found entity 1: pc_adder File: C:/Users/mollyle/EE469/Lab2/pc_adder.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pc_in_out.sv
    Info (12023): Found entity 1: pc_in_out File: C:/Users/mollyle/EE469/Lab2/pc_in_out.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc_mux.sv
    Info (12023): Found entity 1: pc_mux File: C:/Users/mollyle/EE469/Lab2/pc_mux.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pc_top_level.sv
    Info (12023): Found entity 1: pc_top_level File: C:/Users/mollyle/EE469/Lab2/pc_top_level.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file pc_top_level_tb.sv
    Info (12023): Found entity 1: pc_top_level_tb File: C:/Users/mollyle/EE469/Lab2/pc_top_level_tb.sv Line: 1
Warning (10274): Verilog HDL macro warning at register_file.sv(4): overriding existing definition for macro "INPUT_FILE", which was defined in "instruction_memory.sv", line 9 File: C:/Users/mollyle/EE469/Lab2/register_file.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file register_file.sv
    Info (12023): Found entity 1: register_file File: C:/Users/mollyle/EE469/Lab2/register_file.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file serial_transmitter.sv
    Info (12023): Found entity 1: serial_transmitter File: C:/Users/mollyle/EE469/Lab2/serial_transmitter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 5
Warning (10229): Verilog HDL Expression warning at display.sv(58): truncated literal to match 7 bits File: C:/Users/mollyle/EE469/Lab2/display.sv Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/mollyle/EE469/Lab2/display.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/mollyle/EE469/Lab2/clock_divider.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: fsm File: C:/Users/mollyle/EE469/Lab2/fsm.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file forwarding.sv
    Info (12023): Found entity 1: forwarding File: C:/Users/mollyle/EE469/Lab2/forwarding.sv Line: 6
    Info (12023): Found entity 2: forwarding_tb File: C:/Users/mollyle/EE469/Lab2/forwarding.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.sv
    Info (12023): Found entity 1: ex_mem File: C:/Users/mollyle/EE469/Lab2/ex_mem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.sv
    Info (12023): Found entity 1: id_ex File: C:/Users/mollyle/EE469/Lab2/id_ex.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file if_id.sv
    Info (12023): Found entity 1: if_id File: C:/Users/mollyle/EE469/Lab2/if_id.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.sv
    Info (12023): Found entity 1: mem_wb File: C:/Users/mollyle/EE469/Lab2/mem_wb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wb.sv
    Info (12023): Found entity 1: wb File: C:/Users/mollyle/EE469/Lab2/wb.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.sv(16): created implicit net for "reset" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at top.sv(91): created implicit net for "control_branch" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 91
Warning (10236): Verilog HDL Implicit Net warning at top.sv(91): created implicit net for "jalr_branch" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 91
Warning (10236): Verilog HDL Implicit Net warning at top.sv(106): created implicit net for "intruction" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 106
Warning (10236): Verilog HDL Implicit Net warning at top.sv(119): created implicit net for "WB_data" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 119
Warning (10236): Verilog HDL Implicit Net warning at top.sv(130): created implicit net for "MEM_control_outputs_reg_write" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 130
Warning (10236): Verilog HDL Implicit Net warning at top.sv(132): created implicit net for "MEM_control_outputs_rd" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 132
Warning (10236): Verilog HDL Implicit Net warning at top.sv(144): created implicit net for "data_mem_output_final" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 144
Warning (10236): Verilog HDL Implicit Net warning at top.sv(144): created implicit net for "wb_data_out" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 144
Warning (10236): Verilog HDL Implicit Net warning at top.sv(154): created implicit net for "EX_imm_en" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 154
Warning (10236): Verilog HDL Implicit Net warning at top.sv(155): created implicit net for "take_branch" File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 155
Info (12127): Elaborating entity "top" for the top level hierarchy
Error (10928): SystemVerilog error at top.sv(111): struct type cannot be assigned to struct type - types do not match File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 111
Error (10715): SystemVerilog error at top.sv(111): can't pass value from formal output dec_control_outputs to actual with incompatible type File: C:/Users/mollyle/EE469/Lab2/top.sv Line: 111
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings
    Error: Peak virtual memory: 4779 megabytes
    Error: Processing ended: Wed Mar 10 23:31:55 2021
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mollyle/EE469/Lab2/output_files/DE1_SoC.map.smsg.


