/***************************************************************************
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Feb 13 19:01:21 2014
 *                 MD5 Checksum         80c9b488d015cbc31e3f4b0aa72c338d
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Spec Versions:  an_x1_control        1
 *                 an_x1_timers         1
 *                 an_x4_abilities      1
 *                 an_x4_hw_lp_pages    1
 *                 an_x4_sw_management  1
 *                 cl72_user            1
 *                 cl82                 1
 *                 cl82_am              1
 *                 cl82_am_tsc_12       1
 *                 cl82_shared          1
 *                 digital              1
 *                 generic              1
 *                 ieee0_cl22           1
 *                 ilkn_control0        1
 *                 ilkn_status0         1
 *                 main0                1
 *                 mem_dbg              1
 *                 mem_ecc              1
 *                 misc                 1
 *                 pmd_x1               1
 *                 pmd_x4               1
 *                 rx_x1_control0       1
 *                 rx_x1_control1       1
 *                 rx_x2_control0       1
 *                 rx_x2_status0        1
 *                 rx_x4_control0       1
 *                 rx_x4_control0_tsc_121
 *                 rx_x4_status0        1
 *                 rx_x4_status0_tsc_12 1
 *                 rx_x4_status1        1
 *                 sc_x1_control        1
 *                 sc_x1_speed_override01
 *                 sc_x1_speed_override11
 *                 sc_x1_speed_override21
 *                 sc_x1_speed_override31
 *                 sc_x4_control        1
 *                 sc_x4_field_override_enable1
 *                 sc_x4_final_config_status1
 *                 test1                1
 *                 testshared0          1
 *                 testshared1          1
 *                 tx_x1_control0       1
 *                 tx_x1_status0        1
 *                 tx_x2_control0       1
 *                 tx_x2_status0        1
 *                 tx_x4_control0       1
 *                 tx_x4_credit_gen0    1
 *                 tx_x4_status0        1
 *
 * RDB Files:  /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/WC4_TSC_ALL.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/ieee0_cl22_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/pmd_x1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/testshared0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/testshared1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/mem_ecc_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/mem_dbg_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/misc_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/an_x1_timers_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/cl82_shared_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/cl82_am_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/cl82_am_tsc_12_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/cl82_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/main0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x1_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x1_control1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x1_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x1_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/an_x1_control_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x2_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x2_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x2_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x2_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/gen_per_lane_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/pmd_x4_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/test1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x4_credit_gen0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x4_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/tx_x4_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x4_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x4_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x4_status1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x4_control0_tsc_12_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/rx_x4_status0_tsc_12_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/an_x4_abilities_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/an_x4_hw_lp_pages_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/an_x4_sw_management_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/digital_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/cl72_user_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_control_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x4_control_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override1_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override2_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override3_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x4_final_config_status_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x1_speed_override_common.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/enum_inc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/sc_x4_field_override_enable_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/ilkn_control0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/ilkn_status0_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/WC4_ieeeBlockCL22.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/WC4_userBlocks1.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/WC4_userBlocks2.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/rtl/rdb/WC4_userBlocks4.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 */

#ifndef TEPCSREGENUMS_TMP__
#define TEPCSREGENUMS_TMP__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * Enums: an_x4_sw_management_cl36TxEEEStates_l
 */
#define an_x4_sw_management_cl36TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl36TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl36TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl36TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl36TxEEEStates_c
 */
#define an_x4_sw_management_cl36TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl36TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl36TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl36TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl49TxEEEStates_l
 */
#define an_x4_sw_management_cl49TxEEEStates_l_SCR_RESET_2  64
#define an_x4_sw_management_cl49TxEEEStates_l_SCR_RESET_1  32
#define an_x4_sw_management_cl49TxEEEStates_l_TX_WAKE      16
#define an_x4_sw_management_cl49TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl49TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl49TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl49TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl49TxEEEStates_c
 */
#define an_x4_sw_management_cl49TxEEEStates_c_SCR_RESET_2  6
#define an_x4_sw_management_cl49TxEEEStates_c_SCR_RESET_1  5
#define an_x4_sw_management_cl49TxEEEStates_c_TX_WAKE      4
#define an_x4_sw_management_cl49TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl49TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl49TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl49TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl36RxEEEStates_l
 */
#define an_x4_sw_management_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl36RxEEEStates_l_RX_WTF       16
#define an_x4_sw_management_cl36RxEEEStates_l_RX_WAKE      8
#define an_x4_sw_management_cl36RxEEEStates_l_RX_QUIET     4
#define an_x4_sw_management_cl36RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl36RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl36RxEEEStates_c
 */
#define an_x4_sw_management_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl36RxEEEStates_c_RX_WTF       4
#define an_x4_sw_management_cl36RxEEEStates_c_RX_WAKE      3
#define an_x4_sw_management_cl36RxEEEStates_c_RX_QUIET     2
#define an_x4_sw_management_cl36RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl36RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl49RxEEEStates_l
 */
#define an_x4_sw_management_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl49RxEEEStates_l_RX_WTF       16
#define an_x4_sw_management_cl49RxEEEStates_l_RX_WAKE      8
#define an_x4_sw_management_cl49RxEEEStates_l_RX_QUIET     4
#define an_x4_sw_management_cl49RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl49RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl49RxEEEStates_c
 */
#define an_x4_sw_management_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl49RxEEEStates_c_RX_WTF       4
#define an_x4_sw_management_cl49RxEEEStates_c_RX_WAKE      3
#define an_x4_sw_management_cl49RxEEEStates_c_RX_QUIET     2
#define an_x4_sw_management_cl49RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl49RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl48TxEEEStates_l
 */
#define an_x4_sw_management_cl48TxEEEStates_l_TX_REFRESH   8
#define an_x4_sw_management_cl48TxEEEStates_l_TX_QUIET     4
#define an_x4_sw_management_cl48TxEEEStates_l_TX_SLEEP     2
#define an_x4_sw_management_cl48TxEEEStates_l_TX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl48TxEEEStates_c
 */
#define an_x4_sw_management_cl48TxEEEStates_c_TX_REFRESH   3
#define an_x4_sw_management_cl48TxEEEStates_c_TX_QUIET     2
#define an_x4_sw_management_cl48TxEEEStates_c_TX_SLEEP     1
#define an_x4_sw_management_cl48TxEEEStates_c_TX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_cl48RxEEEStates_l
 */
#define an_x4_sw_management_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define an_x4_sw_management_cl48RxEEEStates_l_RX_WAKE      16
#define an_x4_sw_management_cl48RxEEEStates_l_RX_QUIET     8
#define an_x4_sw_management_cl48RxEEEStates_l_RX_DEACT     4
#define an_x4_sw_management_cl48RxEEEStates_l_RX_SLEEP     2
#define an_x4_sw_management_cl48RxEEEStates_l_RX_ACTIVE    1

/****************************************************************************
 * Enums: an_x4_sw_management_cl48RxEEEStates_c
 */
#define an_x4_sw_management_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define an_x4_sw_management_cl48RxEEEStates_c_RX_WAKE      4
#define an_x4_sw_management_cl48RxEEEStates_c_RX_QUIET     3
#define an_x4_sw_management_cl48RxEEEStates_c_RX_DEACT     2
#define an_x4_sw_management_cl48RxEEEStates_c_RX_SLEEP     1
#define an_x4_sw_management_cl48RxEEEStates_c_RX_ACTIVE    0

/****************************************************************************
 * Enums: an_x4_sw_management_IQP_Options
 */
#define an_x4_sw_management_IQP_Options_i50uA              0
#define an_x4_sw_management_IQP_Options_i100uA             1
#define an_x4_sw_management_IQP_Options_i150uA             2
#define an_x4_sw_management_IQP_Options_i200uA             3
#define an_x4_sw_management_IQP_Options_i250uA             4
#define an_x4_sw_management_IQP_Options_i300uA             5
#define an_x4_sw_management_IQP_Options_i350uA             6
#define an_x4_sw_management_IQP_Options_i400uA             7
#define an_x4_sw_management_IQP_Options_i450uA             8
#define an_x4_sw_management_IQP_Options_i500uA             9
#define an_x4_sw_management_IQP_Options_i550uA             10
#define an_x4_sw_management_IQP_Options_i600uA             11
#define an_x4_sw_management_IQP_Options_i650uA             12
#define an_x4_sw_management_IQP_Options_i700uA             13
#define an_x4_sw_management_IQP_Options_i750uA             14
#define an_x4_sw_management_IQP_Options_i800uA             15

/****************************************************************************
 * Enums: an_x4_sw_management_IDriver_Options
 */
#define an_x4_sw_management_IDriver_Options_v680mV         0
#define an_x4_sw_management_IDriver_Options_v730mV         1
#define an_x4_sw_management_IDriver_Options_v780mV         2
#define an_x4_sw_management_IDriver_Options_v830mV         3
#define an_x4_sw_management_IDriver_Options_v880mV         4
#define an_x4_sw_management_IDriver_Options_v930mV         5
#define an_x4_sw_management_IDriver_Options_v980mV         6
#define an_x4_sw_management_IDriver_Options_v1010mV        7
#define an_x4_sw_management_IDriver_Options_v1040mV        8
#define an_x4_sw_management_IDriver_Options_v1060mV        9
#define an_x4_sw_management_IDriver_Options_v1070mV        10
#define an_x4_sw_management_IDriver_Options_v1080mV        11
#define an_x4_sw_management_IDriver_Options_v1085mV        12
#define an_x4_sw_management_IDriver_Options_v1090mV        13
#define an_x4_sw_management_IDriver_Options_v1095mV        14
#define an_x4_sw_management_IDriver_Options_v1100mV        15

/****************************************************************************
 * Enums: an_x4_sw_management_operationModes
 */
#define an_x4_sw_management_operationModes_XGXS            0
#define an_x4_sw_management_operationModes_XGXG_nCC        1
#define an_x4_sw_management_operationModes_Indlane_OS8     4
#define an_x4_sw_management_operationModes_IndLane_OS5     5
#define an_x4_sw_management_operationModes_PCI             7
#define an_x4_sw_management_operationModes_XGXS_nLQ        8
#define an_x4_sw_management_operationModes_XGXS_nLQnCC     9
#define an_x4_sw_management_operationModes_PBypass         10
#define an_x4_sw_management_operationModes_PBypass_nDSK    11
#define an_x4_sw_management_operationModes_ComboCoreMode   12
#define an_x4_sw_management_operationModes_Clocks_off      15

/****************************************************************************
 * Enums: an_x4_sw_management_synce_enum
 */
#define an_x4_sw_management_synce_enum_SYNCE_NO_DIV        0
#define an_x4_sw_management_synce_enum_SYNCE_DIV_7         1
#define an_x4_sw_management_synce_enum_SYNCE_DIV_11        2

/****************************************************************************
 * Enums: an_x4_sw_management_operationSpeeds
 */
#define an_x4_sw_management_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define an_x4_sw_management_operationSpeeds_SPEED_1000M_10p3125 55
#define an_x4_sw_management_operationSpeeds_SPEED_100M_10p3125 54
#define an_x4_sw_management_operationSpeeds_SPEED_10M_10p3125 53
#define an_x4_sw_management_operationSpeeds_SPEED_10p5G_X4 50
#define an_x4_sw_management_operationSpeeds_SPEED_5G_KR1   49
#define an_x4_sw_management_operationSpeeds_SPEED_127G_X12 39
#define an_x4_sw_management_operationSpeeds_SPEED_120G_X12 38
#define an_x4_sw_management_operationSpeeds_SPEED_107G_X10 37
#define an_x4_sw_management_operationSpeeds_SPEED_100G_CR10 36
#define an_x4_sw_management_operationSpeeds_SPEED_42G_X4   35
#define an_x4_sw_management_operationSpeeds_SPEED_40G_CR4  34
#define an_x4_sw_management_operationSpeeds_SPEED_40G_KR4  33
#define an_x4_sw_management_operationSpeeds_SPEED_21G_X2   32
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CR2  31
#define an_x4_sw_management_operationSpeeds_SPEED_20G_KR2  30
#define an_x4_sw_management_operationSpeeds_SPEED_10p6_X1  29
#define an_x4_sw_management_operationSpeeds_SPEED_10G_KR1  28
#define an_x4_sw_management_operationSpeeds_SPEED_40G_X4   27
#define an_x4_sw_management_operationSpeeds_SPEED_20G_X2   26
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CX2  25
#define an_x4_sw_management_operationSpeeds_SPEED_31p5G_KR4 24
#define an_x4_sw_management_operationSpeeds_SPEED_31p5G_X4 23
#define an_x4_sw_management_operationSpeeds_SPEED_15p75G_X2 22
#define an_x4_sw_management_operationSpeeds_SPEED_25p45G_X4 21
#define an_x4_sw_management_operationSpeeds_SPEED_12p7G_X2 20
#define an_x4_sw_management_operationSpeeds_SPEED_21G_X4   19
#define an_x4_sw_management_operationSpeeds_SPEED_10p5G_X2 18
#define an_x4_sw_management_operationSpeeds_SPEED_20G_X4   17
#define an_x4_sw_management_operationSpeeds_SPEED_10G_X2   16
#define an_x4_sw_management_operationSpeeds_SPEED_10G_CX2  15
#define an_x4_sw_management_operationSpeeds_SPEED_20G_CX4  14
#define an_x4_sw_management_operationSpeeds_SPEED_16G_X4   13
#define an_x4_sw_management_operationSpeeds_SPEED_15G_X4   12
#define an_x4_sw_management_operationSpeeds_SPEED_13G_X4   11
#define an_x4_sw_management_operationSpeeds_SPEED_10G_X4   10
#define an_x4_sw_management_operationSpeeds_SPEED_10G_KX4  9
#define an_x4_sw_management_operationSpeeds_SPEED_10G_CX4  8
#define an_x4_sw_management_operationSpeeds_SPEED_5G_X1    7
#define an_x4_sw_management_operationSpeeds_SPEED_2p5G_X1  6
#define an_x4_sw_management_operationSpeeds_SPEED_1G_KX1   5
#define an_x4_sw_management_operationSpeeds_SPEED_1G_CX1   4
#define an_x4_sw_management_operationSpeeds_SPEED_1000M    3
#define an_x4_sw_management_operationSpeeds_SPEED_100M     2
#define an_x4_sw_management_operationSpeeds_SPEED_10M      1

/****************************************************************************
 * Enums: an_x4_sw_management_actualSpeeds
 */
#define an_x4_sw_management_actualSpeeds_dr_10M            0
#define an_x4_sw_management_actualSpeeds_dr_100M           1
#define an_x4_sw_management_actualSpeeds_dr_1G             2
#define an_x4_sw_management_actualSpeeds_dr_2p5G           3
#define an_x4_sw_management_actualSpeeds_dr_5G_X4          4
#define an_x4_sw_management_actualSpeeds_dr_6G_X4          5
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG        6
#define an_x4_sw_management_actualSpeeds_dr_10G_CX4        7
#define an_x4_sw_management_actualSpeeds_dr_12G_HiG        8
#define an_x4_sw_management_actualSpeeds_dr_12p5G_X4       9
#define an_x4_sw_management_actualSpeeds_dr_13G_X4         10
#define an_x4_sw_management_actualSpeeds_dr_15G_X4         11
#define an_x4_sw_management_actualSpeeds_dr_16G_X4         12
#define an_x4_sw_management_actualSpeeds_dr_1G_KX          13
#define an_x4_sw_management_actualSpeeds_dr_10G_KX4        14
#define an_x4_sw_management_actualSpeeds_dr_10G_KR         15
#define an_x4_sw_management_actualSpeeds_dr_5G             16
#define an_x4_sw_management_actualSpeeds_dr_6p4G           17
#define an_x4_sw_management_actualSpeeds_dr_20G_X4         18
#define an_x4_sw_management_actualSpeeds_dr_21G_X4         19
#define an_x4_sw_management_actualSpeeds_dr_25G_X4         20
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG_DXGXS  21
#define an_x4_sw_management_actualSpeeds_dr_10G_DXGXS      22
#define an_x4_sw_management_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define an_x4_sw_management_actualSpeeds_dr_10p5G_DXGXS    24
#define an_x4_sw_management_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define an_x4_sw_management_actualSpeeds_dr_12p773G_DXGXS  26
#define an_x4_sw_management_actualSpeeds_dr_10G_XFI        27
#define an_x4_sw_management_actualSpeeds_dr_40G            28
#define an_x4_sw_management_actualSpeeds_dr_20G_HiG_DXGXS  29
#define an_x4_sw_management_actualSpeeds_dr_20G_DXGXS      30
#define an_x4_sw_management_actualSpeeds_dr_10G_SFI        31
#define an_x4_sw_management_actualSpeeds_dr_31p5G          32
#define an_x4_sw_management_actualSpeeds_dr_32p7G          33
#define an_x4_sw_management_actualSpeeds_dr_20G_SCR        34
#define an_x4_sw_management_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define an_x4_sw_management_actualSpeeds_dr_10G_DXGXS_SCR  36
#define an_x4_sw_management_actualSpeeds_dr_12G_R2         37
#define an_x4_sw_management_actualSpeeds_dr_10G_X2         38
#define an_x4_sw_management_actualSpeeds_dr_40G_KR4        39
#define an_x4_sw_management_actualSpeeds_dr_40G_CR4        40
#define an_x4_sw_management_actualSpeeds_dr_100G_CR10      41
#define an_x4_sw_management_actualSpeeds_dr_15p75G_DXGXS   44
#define an_x4_sw_management_actualSpeeds_dr_20G_KR2        57
#define an_x4_sw_management_actualSpeeds_dr_20G_CR2        58

/****************************************************************************
 * Enums: an_x4_sw_management_actualSpeedsMisc1
 */
#define an_x4_sw_management_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define an_x4_sw_management_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define an_x4_sw_management_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define an_x4_sw_management_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define an_x4_sw_management_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define an_x4_sw_management_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define an_x4_sw_management_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define an_x4_sw_management_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define an_x4_sw_management_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define an_x4_sw_management_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define an_x4_sw_management_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define an_x4_sw_management_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define an_x4_sw_management_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define an_x4_sw_management_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define an_x4_sw_management_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define an_x4_sw_management_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: an_x4_sw_management_IndLaneModes
 */
#define an_x4_sw_management_IndLaneModes_SWSDR_div2        0
#define an_x4_sw_management_IndLaneModes_SWSDR_div1        1
#define an_x4_sw_management_IndLaneModes_DWSDR_div2        2
#define an_x4_sw_management_IndLaneModes_DWSDR_div1        3

/****************************************************************************
 * Enums: an_x4_sw_management_prbsSelect
 */
#define an_x4_sw_management_prbsSelect_prbs7               0
#define an_x4_sw_management_prbsSelect_prbs15              1
#define an_x4_sw_management_prbsSelect_prbs23              2
#define an_x4_sw_management_prbsSelect_prbs31              3

/****************************************************************************
 * Enums: an_x4_sw_management_vcoDivider
 */
#define an_x4_sw_management_vcoDivider_div32               0
#define an_x4_sw_management_vcoDivider_div36               1
#define an_x4_sw_management_vcoDivider_div40               2
#define an_x4_sw_management_vcoDivider_div42               3
#define an_x4_sw_management_vcoDivider_div48               4
#define an_x4_sw_management_vcoDivider_div50               5
#define an_x4_sw_management_vcoDivider_div52               6
#define an_x4_sw_management_vcoDivider_div54               7
#define an_x4_sw_management_vcoDivider_div60               8
#define an_x4_sw_management_vcoDivider_div64               9
#define an_x4_sw_management_vcoDivider_div66               10
#define an_x4_sw_management_vcoDivider_div68               11
#define an_x4_sw_management_vcoDivider_div70               12
#define an_x4_sw_management_vcoDivider_div80               13
#define an_x4_sw_management_vcoDivider_div92               14
#define an_x4_sw_management_vcoDivider_div100              15

/****************************************************************************
 * Enums: an_x4_sw_management_refClkSelect
 */
#define an_x4_sw_management_refClkSelect_clk_25MHz         0
#define an_x4_sw_management_refClkSelect_clk_100MHz        1
#define an_x4_sw_management_refClkSelect_clk_125MHz        2
#define an_x4_sw_management_refClkSelect_clk_156p25MHz     3
#define an_x4_sw_management_refClkSelect_clk_187p5MHz      4
#define an_x4_sw_management_refClkSelect_clk_161p25Mhz     5
#define an_x4_sw_management_refClkSelect_clk_50Mhz         6
#define an_x4_sw_management_refClkSelect_clk_106p25Mhz     7

/****************************************************************************
 * Enums: an_x4_sw_management_aerMMDdevTypeSelect
 */
#define an_x4_sw_management_aerMMDdevTypeSelect_combo_core 0
#define an_x4_sw_management_aerMMDdevTypeSelect_PMA_PMD    1
#define an_x4_sw_management_aerMMDdevTypeSelect_PCS        3
#define an_x4_sw_management_aerMMDdevTypeSelect_PHY        4
#define an_x4_sw_management_aerMMDdevTypeSelect_DTE        5
#define an_x4_sw_management_aerMMDdevTypeSelect_CL73_AN    7

/****************************************************************************
 * Enums: an_x4_sw_management_aerMMDportSelect
 */
#define an_x4_sw_management_aerMMDportSelect_ln0           0
#define an_x4_sw_management_aerMMDportSelect_ln1           1
#define an_x4_sw_management_aerMMDportSelect_ln2           2
#define an_x4_sw_management_aerMMDportSelect_ln3           3
#define an_x4_sw_management_aerMMDportSelect_BCST_ln0_1_2_3 511
#define an_x4_sw_management_aerMMDportSelect_BCST_ln0_1    512
#define an_x4_sw_management_aerMMDportSelect_BCST_ln2_3    513

/****************************************************************************
 * Enums: an_x4_sw_management_firmwareModeSelect
 */
#define an_x4_sw_management_firmwareModeSelect_DEFAULT     0
#define an_x4_sw_management_firmwareModeSelect_SFP_OPT_LR  1
#define an_x4_sw_management_firmwareModeSelect_SFP_DAC     2
#define an_x4_sw_management_firmwareModeSelect_XLAUI       3
#define an_x4_sw_management_firmwareModeSelect_LONG_CH_6G  4

/****************************************************************************
 * Enums: an_x4_sw_management_tempIdxSelect
 */
#define an_x4_sw_management_tempIdxSelect_LTE__22p9C       15
#define an_x4_sw_management_tempIdxSelect_LTE__12p6C       14
#define an_x4_sw_management_tempIdxSelect_LTE__3p0C        13
#define an_x4_sw_management_tempIdxSelect_LTE_6p7C         12
#define an_x4_sw_management_tempIdxSelect_LTE_16p4C        11
#define an_x4_sw_management_tempIdxSelect_LTE_26p6C        10
#define an_x4_sw_management_tempIdxSelect_LTE_36p3C        9
#define an_x4_sw_management_tempIdxSelect_LTE_46p0C        8
#define an_x4_sw_management_tempIdxSelect_LTE_56p2C        7
#define an_x4_sw_management_tempIdxSelect_LTE_65p9C        6
#define an_x4_sw_management_tempIdxSelect_LTE_75p6C        5
#define an_x4_sw_management_tempIdxSelect_LTE_85p3C        4
#define an_x4_sw_management_tempIdxSelect_LTE_95p5C        3
#define an_x4_sw_management_tempIdxSelect_LTE_105p2C       2
#define an_x4_sw_management_tempIdxSelect_LTE_114p9C       1
#define an_x4_sw_management_tempIdxSelect_LTE_125p1C       0

/****************************************************************************
 * Enums: an_x4_sw_management_tla_ln_seq_status
 */
#define an_x4_sw_management_tla_ln_seq_status_INIT         1
#define an_x4_sw_management_tla_ln_seq_status_SET_AN_SPEED 2
#define an_x4_sw_management_tla_ln_seq_status_WAIT_AN_SPEED 4
#define an_x4_sw_management_tla_ln_seq_status_WAIT_AN_DONE 8
#define an_x4_sw_management_tla_ln_seq_status_SET_RS_SPEED 16
#define an_x4_sw_management_tla_ln_seq_status_WAIT_RS_CL72EN 32
#define an_x4_sw_management_tla_ln_seq_status_WAIT_RS_SPEED 64
#define an_x4_sw_management_tla_ln_seq_status_AN_IGNORE_LINK 128
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD_CHECK 256
#define an_x4_sw_management_tla_ln_seq_status_AN_GOOD      512
#define an_x4_sw_management_tla_ln_seq_status_AN_FAIL      1024
#define an_x4_sw_management_tla_ln_seq_status_AN_DEAD      2048
#define an_x4_sw_management_tla_ln_seq_status_SET_PD_SPEED 4096
#define an_x4_sw_management_tla_ln_seq_status_WAIT_PD_SPEED 8192
#define an_x4_sw_management_tla_ln_seq_status_PD_IGNORE_LINK 16384
#define an_x4_sw_management_tla_ln_seq_status_PD_GOOD_CHECK 32768

/****************************************************************************
 * Enums: an_x4_sw_management_tla_ln_seq_status1
 */
#define an_x4_sw_management_tla_ln_seq_status1_SW_SPEED_CHANGE 64
#define an_x4_sw_management_tla_ln_seq_status1_RELEASE_SW  32
#define an_x4_sw_management_tla_ln_seq_status1_RELEASE_DISABLE 16
#define an_x4_sw_management_tla_ln_seq_status1_PD_WAIT_LINK 8
#define an_x4_sw_management_tla_ln_seq_status1_PD_START_CL37_AN 4
#define an_x4_sw_management_tla_ln_seq_status1_PD_WAIT_CL37_AN_DONE 2
#define an_x4_sw_management_tla_ln_seq_status1_PD_DONE_CL37 1

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_l
 */
#define digital_cl36TxEEEStates_l_TX_REFRESH               8
#define digital_cl36TxEEEStates_l_TX_QUIET                 4
#define digital_cl36TxEEEStates_l_TX_SLEEP                 2
#define digital_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36TxEEEStates_c
 */
#define digital_cl36TxEEEStates_c_TX_REFRESH               3
#define digital_cl36TxEEEStates_c_TX_QUIET                 2
#define digital_cl36TxEEEStates_c_TX_SLEEP                 1
#define digital_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_l
 */
#define digital_cl49TxEEEStates_l_SCR_RESET_2              64
#define digital_cl49TxEEEStates_l_SCR_RESET_1              32
#define digital_cl49TxEEEStates_l_TX_WAKE                  16
#define digital_cl49TxEEEStates_l_TX_REFRESH               8
#define digital_cl49TxEEEStates_l_TX_QUIET                 4
#define digital_cl49TxEEEStates_l_TX_SLEEP                 2
#define digital_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49TxEEEStates_c
 */
#define digital_cl49TxEEEStates_c_SCR_RESET_2              6
#define digital_cl49TxEEEStates_c_SCR_RESET_1              5
#define digital_cl49TxEEEStates_c_TX_WAKE                  4
#define digital_cl49TxEEEStates_c_TX_REFRESH               3
#define digital_cl49TxEEEStates_c_TX_QUIET                 2
#define digital_cl49TxEEEStates_c_TX_SLEEP                 1
#define digital_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_l
 */
#define digital_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl36RxEEEStates_l_RX_WTF                   16
#define digital_cl36RxEEEStates_l_RX_WAKE                  8
#define digital_cl36RxEEEStates_l_RX_QUIET                 4
#define digital_cl36RxEEEStates_l_RX_SLEEP                 2
#define digital_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl36RxEEEStates_c
 */
#define digital_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl36RxEEEStates_c_RX_WTF                   4
#define digital_cl36RxEEEStates_c_RX_WAKE                  3
#define digital_cl36RxEEEStates_c_RX_QUIET                 2
#define digital_cl36RxEEEStates_c_RX_SLEEP                 1
#define digital_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_l
 */
#define digital_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl49RxEEEStates_l_RX_WTF                   16
#define digital_cl49RxEEEStates_l_RX_WAKE                  8
#define digital_cl49RxEEEStates_l_RX_QUIET                 4
#define digital_cl49RxEEEStates_l_RX_SLEEP                 2
#define digital_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl49RxEEEStates_c
 */
#define digital_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl49RxEEEStates_c_RX_WTF                   4
#define digital_cl49RxEEEStates_c_RX_WAKE                  3
#define digital_cl49RxEEEStates_c_RX_QUIET                 2
#define digital_cl49RxEEEStates_c_RX_SLEEP                 1
#define digital_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_l
 */
#define digital_cl48TxEEEStates_l_TX_REFRESH               8
#define digital_cl48TxEEEStates_l_TX_QUIET                 4
#define digital_cl48TxEEEStates_l_TX_SLEEP                 2
#define digital_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48TxEEEStates_c
 */
#define digital_cl48TxEEEStates_c_TX_REFRESH               3
#define digital_cl48TxEEEStates_c_TX_QUIET                 2
#define digital_cl48TxEEEStates_c_TX_SLEEP                 1
#define digital_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_l
 */
#define digital_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define digital_cl48RxEEEStates_l_RX_WAKE                  16
#define digital_cl48RxEEEStates_l_RX_QUIET                 8
#define digital_cl48RxEEEStates_l_RX_DEACT                 4
#define digital_cl48RxEEEStates_l_RX_SLEEP                 2
#define digital_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: digital_cl48RxEEEStates_c
 */
#define digital_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define digital_cl48RxEEEStates_c_RX_WAKE                  4
#define digital_cl48RxEEEStates_c_RX_QUIET                 3
#define digital_cl48RxEEEStates_c_RX_DEACT                 2
#define digital_cl48RxEEEStates_c_RX_SLEEP                 1
#define digital_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: digital_IQP_Options
 */
#define digital_IQP_Options_i50uA                          0
#define digital_IQP_Options_i100uA                         1
#define digital_IQP_Options_i150uA                         2
#define digital_IQP_Options_i200uA                         3
#define digital_IQP_Options_i250uA                         4
#define digital_IQP_Options_i300uA                         5
#define digital_IQP_Options_i350uA                         6
#define digital_IQP_Options_i400uA                         7
#define digital_IQP_Options_i450uA                         8
#define digital_IQP_Options_i500uA                         9
#define digital_IQP_Options_i550uA                         10
#define digital_IQP_Options_i600uA                         11
#define digital_IQP_Options_i650uA                         12
#define digital_IQP_Options_i700uA                         13
#define digital_IQP_Options_i750uA                         14
#define digital_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: digital_IDriver_Options
 */
#define digital_IDriver_Options_v680mV                     0
#define digital_IDriver_Options_v730mV                     1
#define digital_IDriver_Options_v780mV                     2
#define digital_IDriver_Options_v830mV                     3
#define digital_IDriver_Options_v880mV                     4
#define digital_IDriver_Options_v930mV                     5
#define digital_IDriver_Options_v980mV                     6
#define digital_IDriver_Options_v1010mV                    7
#define digital_IDriver_Options_v1040mV                    8
#define digital_IDriver_Options_v1060mV                    9
#define digital_IDriver_Options_v1070mV                    10
#define digital_IDriver_Options_v1080mV                    11
#define digital_IDriver_Options_v1085mV                    12
#define digital_IDriver_Options_v1090mV                    13
#define digital_IDriver_Options_v1095mV                    14
#define digital_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: digital_operationModes
 */
#define digital_operationModes_XGXS                        0
#define digital_operationModes_XGXG_nCC                    1
#define digital_operationModes_Indlane_OS8                 4
#define digital_operationModes_IndLane_OS5                 5
#define digital_operationModes_PCI                         7
#define digital_operationModes_XGXS_nLQ                    8
#define digital_operationModes_XGXS_nLQnCC                 9
#define digital_operationModes_PBypass                     10
#define digital_operationModes_PBypass_nDSK                11
#define digital_operationModes_ComboCoreMode               12
#define digital_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: digital_synce_enum
 */
#define digital_synce_enum_SYNCE_NO_DIV                    0
#define digital_synce_enum_SYNCE_DIV_7                     1
#define digital_synce_enum_SYNCE_DIV_11                    2

/****************************************************************************
 * Enums: digital_operationSpeeds
 */
#define digital_operationSpeeds_SPEED_10G_X4_10p3          59
#define digital_operationSpeeds_SPEED_10G_CX4_10p3         58
#define digital_operationSpeeds_SPEED_10G_KX4_10p3         57
#define digital_operationSpeeds_SPEED_2p5G_X1_10p3125      56
#define digital_operationSpeeds_SPEED_1000M_10p3125        55
#define digital_operationSpeeds_SPEED_100M_10p3125         54
#define digital_operationSpeeds_SPEED_10M_10p3125          53
#define digital_operationSpeeds_SPEED_10p5G_X4             50
#define digital_operationSpeeds_SPEED_5G_KR1               49
#define digital_operationSpeeds_SPEED_48p48G_MLD           42
#define digital_operationSpeeds_SPEED_24p24G_MLD           41
#define digital_operationSpeeds_SPEED_12p12G_KR1           40
#define digital_operationSpeeds_SPEED_48p48G_MLD           42
#define digital_operationSpeeds_SPEED_127G_X12             39
#define digital_operationSpeeds_SPEED_120G_X12             38
#define digital_operationSpeeds_SPEED_107G_X10             37
#define digital_operationSpeeds_SPEED_100G_CR10            36
#define digital_operationSpeeds_SPEED_42G_X4               35
#define digital_operationSpeeds_SPEED_40G_CR4              34
#define digital_operationSpeeds_SPEED_40G_KR4              33
#define digital_operationSpeeds_SPEED_21G_X2               32
#define digital_operationSpeeds_SPEED_20G_CR2              31
#define digital_operationSpeeds_SPEED_20G_KR2              30
#define digital_operationSpeeds_SPEED_10p6_X1              29
#define digital_operationSpeeds_SPEED_10G_KR1              28
#define digital_operationSpeeds_SPEED_40G_X4               27
#define digital_operationSpeeds_SPEED_20G_X2               26
#define digital_operationSpeeds_SPEED_20G_CX2              25
#define digital_operationSpeeds_SPEED_31p5G_KR4            24
#define digital_operationSpeeds_SPEED_31p5G_X4             23
#define digital_operationSpeeds_SPEED_15p75G_X2            22
#define digital_operationSpeeds_SPEED_25p45G_X4            21
#define digital_operationSpeeds_SPEED_12p7G_X2             20
#define digital_operationSpeeds_SPEED_21G_X4               19
#define digital_operationSpeeds_SPEED_10p5G_X2             18
#define digital_operationSpeeds_SPEED_20G_X4               17
#define digital_operationSpeeds_SPEED_10G_X2               16
#define digital_operationSpeeds_SPEED_10G_CX2              15
#define digital_operationSpeeds_SPEED_20G_CX4              14
#define digital_operationSpeeds_SPEED_16G_X4               13
#define digital_operationSpeeds_SPEED_15G_X4               12
#define digital_operationSpeeds_SPEED_13G_X4               11
#define digital_operationSpeeds_SPEED_10G_X4               10
#define digital_operationSpeeds_SPEED_10G_KX4              9
#define digital_operationSpeeds_SPEED_10G_CX4              8
#define digital_operationSpeeds_SPEED_5G_X1                7
#define digital_operationSpeeds_SPEED_2p5G_X1              6
#define digital_operationSpeeds_SPEED_1G_KX1               5
#define digital_operationSpeeds_SPEED_1G_CX1               4
#define digital_operationSpeeds_SPEED_1000M                3
#define digital_operationSpeeds_SPEED_100M                 2
#define digital_operationSpeeds_SPEED_10M                  1

/****************************************************************************
 * Enums: digital_actualSpeeds
 */
#define digital_actualSpeeds_dr_10M                        0
#define digital_actualSpeeds_dr_100M                       1
#define digital_actualSpeeds_dr_1G                         2
#define digital_actualSpeeds_dr_2p5G                       3
#define digital_actualSpeeds_dr_5G_X4                      4
#define digital_actualSpeeds_dr_6G_X4                      5
#define digital_actualSpeeds_dr_10G_HiG                    6
#define digital_actualSpeeds_dr_10G_CX4                    7
#define digital_actualSpeeds_dr_12G_HiG                    8
#define digital_actualSpeeds_dr_12p5G_X4                   9
#define digital_actualSpeeds_dr_13G_X4                     10
#define digital_actualSpeeds_dr_15G_X4                     11
#define digital_actualSpeeds_dr_16G_X4                     12
#define digital_actualSpeeds_dr_1G_KX                      13
#define digital_actualSpeeds_dr_10G_KX4                    14
#define digital_actualSpeeds_dr_10G_KR                     15
#define digital_actualSpeeds_dr_5G                         16
#define digital_actualSpeeds_dr_6p4G                       17
#define digital_actualSpeeds_dr_20G_X4                     18
#define digital_actualSpeeds_dr_21G_X4                     19
#define digital_actualSpeeds_dr_25G_X4                     20
#define digital_actualSpeeds_dr_10G_HiG_DXGXS              21
#define digital_actualSpeeds_dr_10G_DXGXS                  22
#define digital_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define digital_actualSpeeds_dr_10p5G_DXGXS                24
#define digital_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define digital_actualSpeeds_dr_12p773G_DXGXS              26
#define digital_actualSpeeds_dr_10G_XFI                    27
#define digital_actualSpeeds_dr_40G                        28
#define digital_actualSpeeds_dr_20G_HiG_DXGXS              29
#define digital_actualSpeeds_dr_20G_DXGXS                  30
#define digital_actualSpeeds_dr_10G_SFI                    31
#define digital_actualSpeeds_dr_31p5G                      32
#define digital_actualSpeeds_dr_32p7G                      33
#define digital_actualSpeeds_dr_20G_SCR                    34
#define digital_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define digital_actualSpeeds_dr_10G_DXGXS_SCR              36
#define digital_actualSpeeds_dr_12G_R2                     37
#define digital_actualSpeeds_dr_10G_X2                     38
#define digital_actualSpeeds_dr_40G_KR4                    39
#define digital_actualSpeeds_dr_40G_CR4                    40
#define digital_actualSpeeds_dr_100G_CR10                  41
#define digital_actualSpeeds_dr_15p75G_DXGXS               44
#define digital_actualSpeeds_dr_20G_KR2                    57
#define digital_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: digital_actualSpeedsMisc1
 */
#define digital_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define digital_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define digital_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define digital_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define digital_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define digital_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define digital_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define digital_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define digital_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define digital_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define digital_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define digital_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define digital_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define digital_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define digital_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define digital_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: digital_IndLaneModes
 */
#define digital_IndLaneModes_SWSDR_div2                    0
#define digital_IndLaneModes_SWSDR_div1                    1
#define digital_IndLaneModes_DWSDR_div2                    2
#define digital_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: digital_prbsSelect
 */
#define digital_prbsSelect_prbs7                           0
#define digital_prbsSelect_prbs15                          1
#define digital_prbsSelect_prbs23                          2
#define digital_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: digital_vcoDivider
 */
#define digital_vcoDivider_div32                           0
#define digital_vcoDivider_div36                           1
#define digital_vcoDivider_div40                           2
#define digital_vcoDivider_div42                           3
#define digital_vcoDivider_div48                           4
#define digital_vcoDivider_div50                           5
#define digital_vcoDivider_div52                           6
#define digital_vcoDivider_div54                           7
#define digital_vcoDivider_div60                           8
#define digital_vcoDivider_div64                           9
#define digital_vcoDivider_div66                           10
#define digital_vcoDivider_div68                           11
#define digital_vcoDivider_div70                           12
#define digital_vcoDivider_div80                           13
#define digital_vcoDivider_div92                           14
#define digital_vcoDivider_div100                          15

/****************************************************************************
 * Enums: digital_refClkSelect
 */
#define digital_refClkSelect_clk_25MHz                     0
#define digital_refClkSelect_clk_100MHz                    1
#define digital_refClkSelect_clk_125MHz                    2
#define digital_refClkSelect_clk_156p25MHz                 3
#define digital_refClkSelect_clk_187p5MHz                  4
#define digital_refClkSelect_clk_161p25Mhz                 5
#define digital_refClkSelect_clk_50Mhz                     6
#define digital_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: digital_aerMMDdevTypeSelect
 */
#define digital_aerMMDdevTypeSelect_combo_core             0
#define digital_aerMMDdevTypeSelect_PMA_PMD                1
#define digital_aerMMDdevTypeSelect_PCS                    3
#define digital_aerMMDdevTypeSelect_PHY                    4
#define digital_aerMMDdevTypeSelect_DTE                    5
#define digital_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: digital_aerMMDportSelect
 */
#define digital_aerMMDportSelect_ln0                       0
#define digital_aerMMDportSelect_ln1                       1
#define digital_aerMMDportSelect_ln2                       2
#define digital_aerMMDportSelect_ln3                       3
#define digital_aerMMDportSelect_BCST_ln0_1_2_3            511
#define digital_aerMMDportSelect_BCST_ln0_1                512
#define digital_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: digital_firmwareModeSelect
 */
#define digital_firmwareModeSelect_DEFAULT                 0
#define digital_firmwareModeSelect_SFP_OPT_LR              1
#define digital_firmwareModeSelect_SFP_DAC                 2
#define digital_firmwareModeSelect_XLAUI                   3
#define digital_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: digital_tempIdxSelect
 */
#define digital_tempIdxSelect_LTE__22p9C                   15
#define digital_tempIdxSelect_LTE__12p6C                   14
#define digital_tempIdxSelect_LTE__3p0C                    13
#define digital_tempIdxSelect_LTE_6p7C                     12
#define digital_tempIdxSelect_LTE_16p4C                    11
#define digital_tempIdxSelect_LTE_26p6C                    10
#define digital_tempIdxSelect_LTE_36p3C                    9
#define digital_tempIdxSelect_LTE_46p0C                    8
#define digital_tempIdxSelect_LTE_56p2C                    7
#define digital_tempIdxSelect_LTE_65p9C                    6
#define digital_tempIdxSelect_LTE_75p6C                    5
#define digital_tempIdxSelect_LTE_85p3C                    4
#define digital_tempIdxSelect_LTE_95p5C                    3
#define digital_tempIdxSelect_LTE_105p2C                   2
#define digital_tempIdxSelect_LTE_114p9C                   1
#define digital_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_l
 */
#define generic_cl36TxEEEStates_l_TX_REFRESH               8
#define generic_cl36TxEEEStates_l_TX_QUIET                 4
#define generic_cl36TxEEEStates_l_TX_SLEEP                 2
#define generic_cl36TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36TxEEEStates_c
 */
#define generic_cl36TxEEEStates_c_TX_REFRESH               3
#define generic_cl36TxEEEStates_c_TX_QUIET                 2
#define generic_cl36TxEEEStates_c_TX_SLEEP                 1
#define generic_cl36TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_l
 */
#define generic_cl49TxEEEStates_l_SCR_RESET_2              64
#define generic_cl49TxEEEStates_l_SCR_RESET_1              32
#define generic_cl49TxEEEStates_l_TX_WAKE                  16
#define generic_cl49TxEEEStates_l_TX_REFRESH               8
#define generic_cl49TxEEEStates_l_TX_QUIET                 4
#define generic_cl49TxEEEStates_l_TX_SLEEP                 2
#define generic_cl49TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49TxEEEStates_c
 */
#define generic_cl49TxEEEStates_c_SCR_RESET_2              6
#define generic_cl49TxEEEStates_c_SCR_RESET_1              5
#define generic_cl49TxEEEStates_c_TX_WAKE                  4
#define generic_cl49TxEEEStates_c_TX_REFRESH               3
#define generic_cl49TxEEEStates_c_TX_QUIET                 2
#define generic_cl49TxEEEStates_c_TX_SLEEP                 1
#define generic_cl49TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_l
 */
#define generic_cl36RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl36RxEEEStates_l_RX_WTF                   16
#define generic_cl36RxEEEStates_l_RX_WAKE                  8
#define generic_cl36RxEEEStates_l_RX_QUIET                 4
#define generic_cl36RxEEEStates_l_RX_SLEEP                 2
#define generic_cl36RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl36RxEEEStates_c
 */
#define generic_cl36RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl36RxEEEStates_c_RX_WTF                   4
#define generic_cl36RxEEEStates_c_RX_WAKE                  3
#define generic_cl36RxEEEStates_c_RX_QUIET                 2
#define generic_cl36RxEEEStates_c_RX_SLEEP                 1
#define generic_cl36RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_l
 */
#define generic_cl49RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl49RxEEEStates_l_RX_WTF                   16
#define generic_cl49RxEEEStates_l_RX_WAKE                  8
#define generic_cl49RxEEEStates_l_RX_QUIET                 4
#define generic_cl49RxEEEStates_l_RX_SLEEP                 2
#define generic_cl49RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl49RxEEEStates_c
 */
#define generic_cl49RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl49RxEEEStates_c_RX_WTF                   4
#define generic_cl49RxEEEStates_c_RX_WAKE                  3
#define generic_cl49RxEEEStates_c_RX_QUIET                 2
#define generic_cl49RxEEEStates_c_RX_SLEEP                 1
#define generic_cl49RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_l
 */
#define generic_cl48TxEEEStates_l_TX_REFRESH               8
#define generic_cl48TxEEEStates_l_TX_QUIET                 4
#define generic_cl48TxEEEStates_l_TX_SLEEP                 2
#define generic_cl48TxEEEStates_l_TX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48TxEEEStates_c
 */
#define generic_cl48TxEEEStates_c_TX_REFRESH               3
#define generic_cl48TxEEEStates_c_TX_QUIET                 2
#define generic_cl48TxEEEStates_c_TX_SLEEP                 1
#define generic_cl48TxEEEStates_c_TX_ACTIVE                0

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_l
 */
#define generic_cl48RxEEEStates_l_RX_LINK_FAIL             32
#define generic_cl48RxEEEStates_l_RX_WAKE                  16
#define generic_cl48RxEEEStates_l_RX_QUIET                 8
#define generic_cl48RxEEEStates_l_RX_DEACT                 4
#define generic_cl48RxEEEStates_l_RX_SLEEP                 2
#define generic_cl48RxEEEStates_l_RX_ACTIVE                1

/****************************************************************************
 * Enums: generic_cl48RxEEEStates_c
 */
#define generic_cl48RxEEEStates_c_RX_LINK_FAIL             5
#define generic_cl48RxEEEStates_c_RX_WAKE                  4
#define generic_cl48RxEEEStates_c_RX_QUIET                 3
#define generic_cl48RxEEEStates_c_RX_DEACT                 2
#define generic_cl48RxEEEStates_c_RX_SLEEP                 1
#define generic_cl48RxEEEStates_c_RX_ACTIVE                0

/****************************************************************************
 * Enums: generic_IQP_Options
 */
#define generic_IQP_Options_i50uA                          0
#define generic_IQP_Options_i100uA                         1
#define generic_IQP_Options_i150uA                         2
#define generic_IQP_Options_i200uA                         3
#define generic_IQP_Options_i250uA                         4
#define generic_IQP_Options_i300uA                         5
#define generic_IQP_Options_i350uA                         6
#define generic_IQP_Options_i400uA                         7
#define generic_IQP_Options_i450uA                         8
#define generic_IQP_Options_i500uA                         9
#define generic_IQP_Options_i550uA                         10
#define generic_IQP_Options_i600uA                         11
#define generic_IQP_Options_i650uA                         12
#define generic_IQP_Options_i700uA                         13
#define generic_IQP_Options_i750uA                         14
#define generic_IQP_Options_i800uA                         15

/****************************************************************************
 * Enums: generic_IDriver_Options
 */
#define generic_IDriver_Options_v680mV                     0
#define generic_IDriver_Options_v730mV                     1
#define generic_IDriver_Options_v780mV                     2
#define generic_IDriver_Options_v830mV                     3
#define generic_IDriver_Options_v880mV                     4
#define generic_IDriver_Options_v930mV                     5
#define generic_IDriver_Options_v980mV                     6
#define generic_IDriver_Options_v1010mV                    7
#define generic_IDriver_Options_v1040mV                    8
#define generic_IDriver_Options_v1060mV                    9
#define generic_IDriver_Options_v1070mV                    10
#define generic_IDriver_Options_v1080mV                    11
#define generic_IDriver_Options_v1085mV                    12
#define generic_IDriver_Options_v1090mV                    13
#define generic_IDriver_Options_v1095mV                    14
#define generic_IDriver_Options_v1100mV                    15

/****************************************************************************
 * Enums: generic_operationModes
 */
#define generic_operationModes_XGXS                        0
#define generic_operationModes_XGXG_nCC                    1
#define generic_operationModes_Indlane_OS8                 4
#define generic_operationModes_IndLane_OS5                 5
#define generic_operationModes_PCI                         7
#define generic_operationModes_XGXS_nLQ                    8
#define generic_operationModes_XGXS_nLQnCC                 9
#define generic_operationModes_PBypass                     10
#define generic_operationModes_PBypass_nDSK                11
#define generic_operationModes_ComboCoreMode               12
#define generic_operationModes_Clocks_off                  15

/****************************************************************************
 * Enums: generic_synce_enum
 */
#define generic_synce_enum_SYNCE_NO_DIV                    0
#define generic_synce_enum_SYNCE_DIV_7                     1
#define generic_synce_enum_SYNCE_DIV_11                    2

/****************************************************************************
 * Enums: generic_operationSpeeds
 */
#define generic_operationSpeeds_SPEED_2p5G_X1_10p3125      56
#define generic_operationSpeeds_SPEED_1000M_10p3125        55
#define generic_operationSpeeds_SPEED_100M_10p3125         54
#define generic_operationSpeeds_SPEED_10M_10p3125          53
#define generic_operationSpeeds_SPEED_10p5G_X4             50
#define generic_operationSpeeds_SPEED_5G_KR1               49
#define generic_operationSpeeds_SPEED_127G_X12             39
#define generic_operationSpeeds_SPEED_120G_X12             38
#define generic_operationSpeeds_SPEED_107G_X10             37
#define generic_operationSpeeds_SPEED_100G_CR10            36
#define generic_operationSpeeds_SPEED_42G_X4               35
#define generic_operationSpeeds_SPEED_40G_CR4              34
#define generic_operationSpeeds_SPEED_40G_KR4              33
#define generic_operationSpeeds_SPEED_21G_X2               32
#define generic_operationSpeeds_SPEED_20G_CR2              31
#define generic_operationSpeeds_SPEED_20G_KR2              30
#define generic_operationSpeeds_SPEED_10p6_X1              29
#define generic_operationSpeeds_SPEED_10G_KR1              28
#define generic_operationSpeeds_SPEED_40G_X4               27
#define generic_operationSpeeds_SPEED_20G_X2               26
#define generic_operationSpeeds_SPEED_20G_CX2              25
#define generic_operationSpeeds_SPEED_31p5G_KR4            24
#define generic_operationSpeeds_SPEED_31p5G_X4             23
#define generic_operationSpeeds_SPEED_15p75G_X2            22
#define generic_operationSpeeds_SPEED_25p45G_X4            21
#define generic_operationSpeeds_SPEED_12p7G_X2             20
#define generic_operationSpeeds_SPEED_21G_X4               19
#define generic_operationSpeeds_SPEED_10p5G_X2             18
#define generic_operationSpeeds_SPEED_20G_X4               17
#define generic_operationSpeeds_SPEED_10G_X2               16
#define generic_operationSpeeds_SPEED_10G_CX2              15
#define generic_operationSpeeds_SPEED_20G_CX4              14
#define generic_operationSpeeds_SPEED_16G_X4               13
#define generic_operationSpeeds_SPEED_15G_X4               12
#define generic_operationSpeeds_SPEED_13G_X4               11
#define generic_operationSpeeds_SPEED_10G_X4               10
#define generic_operationSpeeds_SPEED_10G_KX4              9
#define generic_operationSpeeds_SPEED_10G_CX4              8
#define generic_operationSpeeds_SPEED_5G_X1                7
#define generic_operationSpeeds_SPEED_2p5G_X1              6
#define generic_operationSpeeds_SPEED_1G_KX1               5
#define generic_operationSpeeds_SPEED_1G_CX1               4
#define generic_operationSpeeds_SPEED_1000M                3
#define generic_operationSpeeds_SPEED_100M                 2
#define generic_operationSpeeds_SPEED_10M                  1

/****************************************************************************
 * Enums: generic_actualSpeeds
 */
#define generic_actualSpeeds_dr_10M                        0
#define generic_actualSpeeds_dr_100M                       1
#define generic_actualSpeeds_dr_1G                         2
#define generic_actualSpeeds_dr_2p5G                       3
#define generic_actualSpeeds_dr_5G_X4                      4
#define generic_actualSpeeds_dr_6G_X4                      5
#define generic_actualSpeeds_dr_10G_HiG                    6
#define generic_actualSpeeds_dr_10G_CX4                    7
#define generic_actualSpeeds_dr_12G_HiG                    8
#define generic_actualSpeeds_dr_12p5G_X4                   9
#define generic_actualSpeeds_dr_13G_X4                     10
#define generic_actualSpeeds_dr_15G_X4                     11
#define generic_actualSpeeds_dr_16G_X4                     12
#define generic_actualSpeeds_dr_1G_KX                      13
#define generic_actualSpeeds_dr_10G_KX4                    14
#define generic_actualSpeeds_dr_10G_KR                     15
#define generic_actualSpeeds_dr_5G                         16
#define generic_actualSpeeds_dr_6p4G                       17
#define generic_actualSpeeds_dr_20G_X4                     18
#define generic_actualSpeeds_dr_21G_X4                     19
#define generic_actualSpeeds_dr_25G_X4                     20
#define generic_actualSpeeds_dr_10G_HiG_DXGXS              21
#define generic_actualSpeeds_dr_10G_DXGXS                  22
#define generic_actualSpeeds_dr_10p5G_HiG_DXGXS            23
#define generic_actualSpeeds_dr_10p5G_DXGXS                24
#define generic_actualSpeeds_dr_12p773G_HiG_DXGXS          25
#define generic_actualSpeeds_dr_12p773G_DXGXS              26
#define generic_actualSpeeds_dr_10G_XFI                    27
#define generic_actualSpeeds_dr_40G                        28
#define generic_actualSpeeds_dr_20G_HiG_DXGXS              29
#define generic_actualSpeeds_dr_20G_DXGXS                  30
#define generic_actualSpeeds_dr_10G_SFI                    31
#define generic_actualSpeeds_dr_31p5G                      32
#define generic_actualSpeeds_dr_32p7G                      33
#define generic_actualSpeeds_dr_20G_SCR                    34
#define generic_actualSpeeds_dr_10G_HiG_DXGXS_SCR          35
#define generic_actualSpeeds_dr_10G_DXGXS_SCR              36
#define generic_actualSpeeds_dr_12G_R2                     37
#define generic_actualSpeeds_dr_10G_X2                     38
#define generic_actualSpeeds_dr_40G_KR4                    39
#define generic_actualSpeeds_dr_40G_CR4                    40
#define generic_actualSpeeds_dr_100G_CR10                  41
#define generic_actualSpeeds_dr_15p75G_DXGXS               44
#define generic_actualSpeeds_dr_20G_KR2                    57
#define generic_actualSpeeds_dr_20G_CR2                    58

/****************************************************************************
 * Enums: generic_actualSpeedsMisc1
 */
#define generic_actualSpeedsMisc1_dr_2500BRCM_X1           16
#define generic_actualSpeedsMisc1_dr_5000BRCM_X4           17
#define generic_actualSpeedsMisc1_dr_6000BRCM_X4           18
#define generic_actualSpeedsMisc1_dr_10GHiGig_X4           19
#define generic_actualSpeedsMisc1_dr_10GBASE_CX4           20
#define generic_actualSpeedsMisc1_dr_12GHiGig_X4           21
#define generic_actualSpeedsMisc1_dr_12p5GHiGig_X4         22
#define generic_actualSpeedsMisc1_dr_13GHiGig_X4           23
#define generic_actualSpeedsMisc1_dr_15GHiGig_X4           24
#define generic_actualSpeedsMisc1_dr_16GHiGig_X4           25
#define generic_actualSpeedsMisc1_dr_5000BRCM_X1           26
#define generic_actualSpeedsMisc1_dr_6363BRCM_X1           27
#define generic_actualSpeedsMisc1_dr_20GHiGig_X4           28
#define generic_actualSpeedsMisc1_dr_21GHiGig_X4           29
#define generic_actualSpeedsMisc1_dr_25p45GHiGig_X4        30
#define generic_actualSpeedsMisc1_dr_10G_HiG_DXGXS         31

/****************************************************************************
 * Enums: generic_IndLaneModes
 */
#define generic_IndLaneModes_SWSDR_div2                    0
#define generic_IndLaneModes_SWSDR_div1                    1
#define generic_IndLaneModes_DWSDR_div2                    2
#define generic_IndLaneModes_DWSDR_div1                    3

/****************************************************************************
 * Enums: generic_prbsSelect
 */
#define generic_prbsSelect_prbs7                           0
#define generic_prbsSelect_prbs15                          1
#define generic_prbsSelect_prbs23                          2
#define generic_prbsSelect_prbs31                          3

/****************************************************************************
 * Enums: generic_vcoDivider
 */
#define generic_vcoDivider_div32                           0
#define generic_vcoDivider_div36                           1
#define generic_vcoDivider_div40                           2
#define generic_vcoDivider_div42                           3
#define generic_vcoDivider_div48                           4
#define generic_vcoDivider_div50                           5
#define generic_vcoDivider_div52                           6
#define generic_vcoDivider_div54                           7
#define generic_vcoDivider_div60                           8
#define generic_vcoDivider_div64                           9
#define generic_vcoDivider_div66                           10
#define generic_vcoDivider_div68                           11
#define generic_vcoDivider_div70                           12
#define generic_vcoDivider_div80                           13
#define generic_vcoDivider_div92                           14
#define generic_vcoDivider_div100                          15

/****************************************************************************
 * Enums: generic_refClkSelect
 */
#define generic_refClkSelect_clk_25MHz                     0
#define generic_refClkSelect_clk_100MHz                    1
#define generic_refClkSelect_clk_125MHz                    2
#define generic_refClkSelect_clk_156p25MHz                 3
#define generic_refClkSelect_clk_187p5MHz                  4
#define generic_refClkSelect_clk_161p25Mhz                 5
#define generic_refClkSelect_clk_50Mhz                     6
#define generic_refClkSelect_clk_106p25Mhz                 7

/****************************************************************************
 * Enums: generic_aerMMDdevTypeSelect
 */
#define generic_aerMMDdevTypeSelect_combo_core             0
#define generic_aerMMDdevTypeSelect_PMA_PMD                1
#define generic_aerMMDdevTypeSelect_PCS                    3
#define generic_aerMMDdevTypeSelect_PHY                    4
#define generic_aerMMDdevTypeSelect_DTE                    5
#define generic_aerMMDdevTypeSelect_CL73_AN                7

/****************************************************************************
 * Enums: generic_aerMMDportSelect
 */
#define generic_aerMMDportSelect_ln0                       0
#define generic_aerMMDportSelect_ln1                       1
#define generic_aerMMDportSelect_ln2                       2
#define generic_aerMMDportSelect_ln3                       3
#define generic_aerMMDportSelect_BCST_ln0_1_2_3            511
#define generic_aerMMDportSelect_BCST_ln0_1                512
#define generic_aerMMDportSelect_BCST_ln2_3                513

/****************************************************************************
 * Enums: generic_firmwareModeSelect
 */
#define generic_firmwareModeSelect_DEFAULT                 0
#define generic_firmwareModeSelect_SFP_OPT_LR              1
#define generic_firmwareModeSelect_SFP_DAC                 2
#define generic_firmwareModeSelect_XLAUI                   3
#define generic_firmwareModeSelect_LONG_CH_6G              4

/****************************************************************************
 * Enums: generic_tempIdxSelect
 */
#define generic_tempIdxSelect_LTE__22p9C                   15
#define generic_tempIdxSelect_LTE__12p6C                   14
#define generic_tempIdxSelect_LTE__3p0C                    13
#define generic_tempIdxSelect_LTE_6p7C                     12
#define generic_tempIdxSelect_LTE_16p4C                    11
#define generic_tempIdxSelect_LTE_26p6C                    10
#define generic_tempIdxSelect_LTE_36p3C                    9
#define generic_tempIdxSelect_LTE_46p0C                    8
#define generic_tempIdxSelect_LTE_56p2C                    7
#define generic_tempIdxSelect_LTE_65p9C                    6
#define generic_tempIdxSelect_LTE_75p6C                    5
#define generic_tempIdxSelect_LTE_85p3C                    4
#define generic_tempIdxSelect_LTE_95p5C                    3
#define generic_tempIdxSelect_LTE_105p2C                   2
#define generic_tempIdxSelect_LTE_114p9C                   1
#define generic_tempIdxSelect_LTE_125p1C                   0

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_l
 */
#define main0_cl36TxEEEStates_l_TX_REFRESH                 8
#define main0_cl36TxEEEStates_l_TX_QUIET                   4
#define main0_cl36TxEEEStates_l_TX_SLEEP                   2
#define main0_cl36TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36TxEEEStates_c
 */
#define main0_cl36TxEEEStates_c_TX_REFRESH                 3
#define main0_cl36TxEEEStates_c_TX_QUIET                   2
#define main0_cl36TxEEEStates_c_TX_SLEEP                   1
#define main0_cl36TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_l
 */
#define main0_cl49TxEEEStates_l_SCR_RESET_2                64
#define main0_cl49TxEEEStates_l_SCR_RESET_1                32
#define main0_cl49TxEEEStates_l_TX_WAKE                    16
#define main0_cl49TxEEEStates_l_TX_REFRESH                 8
#define main0_cl49TxEEEStates_l_TX_QUIET                   4
#define main0_cl49TxEEEStates_l_TX_SLEEP                   2
#define main0_cl49TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49TxEEEStates_c
 */
#define main0_cl49TxEEEStates_c_SCR_RESET_2                6
#define main0_cl49TxEEEStates_c_SCR_RESET_1                5
#define main0_cl49TxEEEStates_c_TX_WAKE                    4
#define main0_cl49TxEEEStates_c_TX_REFRESH                 3
#define main0_cl49TxEEEStates_c_TX_QUIET                   2
#define main0_cl49TxEEEStates_c_TX_SLEEP                   1
#define main0_cl49TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_l
 */
#define main0_cl36RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl36RxEEEStates_l_RX_WTF                     16
#define main0_cl36RxEEEStates_l_RX_WAKE                    8
#define main0_cl36RxEEEStates_l_RX_QUIET                   4
#define main0_cl36RxEEEStates_l_RX_SLEEP                   2
#define main0_cl36RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl36RxEEEStates_c
 */
#define main0_cl36RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl36RxEEEStates_c_RX_WTF                     4
#define main0_cl36RxEEEStates_c_RX_WAKE                    3
#define main0_cl36RxEEEStates_c_RX_QUIET                   2
#define main0_cl36RxEEEStates_c_RX_SLEEP                   1
#define main0_cl36RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_l
 */
#define main0_cl49RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl49RxEEEStates_l_RX_WTF                     16
#define main0_cl49RxEEEStates_l_RX_WAKE                    8
#define main0_cl49RxEEEStates_l_RX_QUIET                   4
#define main0_cl49RxEEEStates_l_RX_SLEEP                   2
#define main0_cl49RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl49RxEEEStates_c
 */
#define main0_cl49RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl49RxEEEStates_c_RX_WTF                     4
#define main0_cl49RxEEEStates_c_RX_WAKE                    3
#define main0_cl49RxEEEStates_c_RX_QUIET                   2
#define main0_cl49RxEEEStates_c_RX_SLEEP                   1
#define main0_cl49RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_l
 */
#define main0_cl48TxEEEStates_l_TX_REFRESH                 8
#define main0_cl48TxEEEStates_l_TX_QUIET                   4
#define main0_cl48TxEEEStates_l_TX_SLEEP                   2
#define main0_cl48TxEEEStates_l_TX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48TxEEEStates_c
 */
#define main0_cl48TxEEEStates_c_TX_REFRESH                 3
#define main0_cl48TxEEEStates_c_TX_QUIET                   2
#define main0_cl48TxEEEStates_c_TX_SLEEP                   1
#define main0_cl48TxEEEStates_c_TX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_l
 */
#define main0_cl48RxEEEStates_l_RX_LINK_FAIL               32
#define main0_cl48RxEEEStates_l_RX_WAKE                    16
#define main0_cl48RxEEEStates_l_RX_QUIET                   8
#define main0_cl48RxEEEStates_l_RX_DEACT                   4
#define main0_cl48RxEEEStates_l_RX_SLEEP                   2
#define main0_cl48RxEEEStates_l_RX_ACTIVE                  1

/****************************************************************************
 * Enums: main0_cl48RxEEEStates_c
 */
#define main0_cl48RxEEEStates_c_RX_LINK_FAIL               5
#define main0_cl48RxEEEStates_c_RX_WAKE                    4
#define main0_cl48RxEEEStates_c_RX_QUIET                   3
#define main0_cl48RxEEEStates_c_RX_DEACT                   2
#define main0_cl48RxEEEStates_c_RX_SLEEP                   1
#define main0_cl48RxEEEStates_c_RX_ACTIVE                  0

/****************************************************************************
 * Enums: main0_IQP_Options
 */
#define main0_IQP_Options_i50uA                            0
#define main0_IQP_Options_i100uA                           1
#define main0_IQP_Options_i150uA                           2
#define main0_IQP_Options_i200uA                           3
#define main0_IQP_Options_i250uA                           4
#define main0_IQP_Options_i300uA                           5
#define main0_IQP_Options_i350uA                           6
#define main0_IQP_Options_i400uA                           7
#define main0_IQP_Options_i450uA                           8
#define main0_IQP_Options_i500uA                           9
#define main0_IQP_Options_i550uA                           10
#define main0_IQP_Options_i600uA                           11
#define main0_IQP_Options_i650uA                           12
#define main0_IQP_Options_i700uA                           13
#define main0_IQP_Options_i750uA                           14
#define main0_IQP_Options_i800uA                           15

/****************************************************************************
 * Enums: main0_IDriver_Options
 */
#define main0_IDriver_Options_v680mV                       0
#define main0_IDriver_Options_v730mV                       1
#define main0_IDriver_Options_v780mV                       2
#define main0_IDriver_Options_v830mV                       3
#define main0_IDriver_Options_v880mV                       4
#define main0_IDriver_Options_v930mV                       5
#define main0_IDriver_Options_v980mV                       6
#define main0_IDriver_Options_v1010mV                      7
#define main0_IDriver_Options_v1040mV                      8
#define main0_IDriver_Options_v1060mV                      9
#define main0_IDriver_Options_v1070mV                      10
#define main0_IDriver_Options_v1080mV                      11
#define main0_IDriver_Options_v1085mV                      12
#define main0_IDriver_Options_v1090mV                      13
#define main0_IDriver_Options_v1095mV                      14
#define main0_IDriver_Options_v1100mV                      15

/****************************************************************************
 * Enums: main0_operationModes
 */
#define main0_operationModes_XGXS                          0
#define main0_operationModes_XGXG_nCC                      1
#define main0_operationModes_Indlane_OS8                   4
#define main0_operationModes_IndLane_OS5                   5
#define main0_operationModes_PCI                           7
#define main0_operationModes_XGXS_nLQ                      8
#define main0_operationModes_XGXS_nLQnCC                   9
#define main0_operationModes_PBypass                       10
#define main0_operationModes_PBypass_nDSK                  11
#define main0_operationModes_ComboCoreMode                 12
#define main0_operationModes_Clocks_off                    15

/****************************************************************************
 * Enums: main0_synce_enum
 */
#define main0_synce_enum_SYNCE_NO_DIV                      0
#define main0_synce_enum_SYNCE_DIV_7                       1
#define main0_synce_enum_SYNCE_DIV_11                      2

/****************************************************************************
 * Enums: main0_operationSpeeds
 */
#define main0_operationSpeeds_SPEED_2p5G_X1_10p3125        56
#define main0_operationSpeeds_SPEED_1000M_10p3125          55
#define main0_operationSpeeds_SPEED_100M_10p3125           54
#define main0_operationSpeeds_SPEED_10M_10p3125            53
#define main0_operationSpeeds_SPEED_10p5G_X4               50
#define main0_operationSpeeds_SPEED_5G_KR1                 49
#define main0_operationSpeeds_SPEED_127G_X12               39
#define main0_operationSpeeds_SPEED_120G_X12               38
#define main0_operationSpeeds_SPEED_107G_X10               37
#define main0_operationSpeeds_SPEED_100G_CR10              36
#define main0_operationSpeeds_SPEED_42G_X4                 35
#define main0_operationSpeeds_SPEED_40G_CR4                34
#define main0_operationSpeeds_SPEED_40G_KR4                33
#define main0_operationSpeeds_SPEED_21G_X2                 32
#define main0_operationSpeeds_SPEED_20G_CR2                31
#define main0_operationSpeeds_SPEED_20G_KR2                30
#define main0_operationSpeeds_SPEED_10p6_X1                29
#define main0_operationSpeeds_SPEED_10G_KR1                28
#define main0_operationSpeeds_SPEED_40G_X4                 27
#define main0_operationSpeeds_SPEED_20G_X2                 26
#define main0_operationSpeeds_SPEED_20G_CX2                25
#define main0_operationSpeeds_SPEED_31p5G_KR4              24
#define main0_operationSpeeds_SPEED_31p5G_X4               23
#define main0_operationSpeeds_SPEED_15p75G_X2              22
#define main0_operationSpeeds_SPEED_25p45G_X4              21
#define main0_operationSpeeds_SPEED_12p7G_X2               20
#define main0_operationSpeeds_SPEED_21G_X4                 19
#define main0_operationSpeeds_SPEED_10p5G_X2               18
#define main0_operationSpeeds_SPEED_20G_X4                 17
#define main0_operationSpeeds_SPEED_10G_X2                 16
#define main0_operationSpeeds_SPEED_10G_CX2                15
#define main0_operationSpeeds_SPEED_20G_CX4                14
#define main0_operationSpeeds_SPEED_16G_X4                 13
#define main0_operationSpeeds_SPEED_15G_X4                 12
#define main0_operationSpeeds_SPEED_13G_X4                 11
#define main0_operationSpeeds_SPEED_10G_X4                 10
#define main0_operationSpeeds_SPEED_10G_KX4                9
#define main0_operationSpeeds_SPEED_10G_CX4                8
#define main0_operationSpeeds_SPEED_5G_X1                  7
#define main0_operationSpeeds_SPEED_2p5G_X1                6
#define main0_operationSpeeds_SPEED_1G_KX1                 5
#define main0_operationSpeeds_SPEED_1G_CX1                 4
#define main0_operationSpeeds_SPEED_1000M                  3
#define main0_operationSpeeds_SPEED_100M                   2
#define main0_operationSpeeds_SPEED_10M                    1

/****************************************************************************
 * Enums: main0_actualSpeeds
 */
#define main0_actualSpeeds_dr_10M                          0
#define main0_actualSpeeds_dr_100M                         1
#define main0_actualSpeeds_dr_1G                           2
#define main0_actualSpeeds_dr_2p5G                         3
#define main0_actualSpeeds_dr_5G_X4                        4
#define main0_actualSpeeds_dr_6G_X4                        5
#define main0_actualSpeeds_dr_10G_HiG                      6
#define main0_actualSpeeds_dr_10G_CX4                      7
#define main0_actualSpeeds_dr_12G_HiG                      8
#define main0_actualSpeeds_dr_12p5G_X4                     9
#define main0_actualSpeeds_dr_13G_X4                       10
#define main0_actualSpeeds_dr_15G_X4                       11
#define main0_actualSpeeds_dr_16G_X4                       12
#define main0_actualSpeeds_dr_1G_KX                        13
#define main0_actualSpeeds_dr_10G_KX4                      14
#define main0_actualSpeeds_dr_10G_KR                       15
#define main0_actualSpeeds_dr_5G                           16
#define main0_actualSpeeds_dr_6p4G                         17
#define main0_actualSpeeds_dr_20G_X4                       18
#define main0_actualSpeeds_dr_21G_X4                       19
#define main0_actualSpeeds_dr_25G_X4                       20
#define main0_actualSpeeds_dr_10G_HiG_DXGXS                21
#define main0_actualSpeeds_dr_10G_DXGXS                    22
#define main0_actualSpeeds_dr_10p5G_HiG_DXGXS              23
#define main0_actualSpeeds_dr_10p5G_DXGXS                  24
#define main0_actualSpeeds_dr_12p773G_HiG_DXGXS            25
#define main0_actualSpeeds_dr_12p773G_DXGXS                26
#define main0_actualSpeeds_dr_10G_XFI                      27
#define main0_actualSpeeds_dr_40G                          28
#define main0_actualSpeeds_dr_20G_HiG_DXGXS                29
#define main0_actualSpeeds_dr_20G_DXGXS                    30
#define main0_actualSpeeds_dr_10G_SFI                      31
#define main0_actualSpeeds_dr_31p5G                        32
#define main0_actualSpeeds_dr_32p7G                        33
#define main0_actualSpeeds_dr_20G_SCR                      34
#define main0_actualSpeeds_dr_10G_HiG_DXGXS_SCR            35
#define main0_actualSpeeds_dr_10G_DXGXS_SCR                36
#define main0_actualSpeeds_dr_12G_R2                       37
#define main0_actualSpeeds_dr_10G_X2                       38
#define main0_actualSpeeds_dr_40G_KR4                      39
#define main0_actualSpeeds_dr_40G_CR4                      40
#define main0_actualSpeeds_dr_100G_CR10                    41
#define main0_actualSpeeds_dr_15p75G_DXGXS                 44
#define main0_actualSpeeds_dr_20G_KR2                      57
#define main0_actualSpeeds_dr_20G_CR2                      58

/****************************************************************************
 * Enums: main0_actualSpeedsMisc1
 */
#define main0_actualSpeedsMisc1_dr_2500BRCM_X1             16
#define main0_actualSpeedsMisc1_dr_5000BRCM_X4             17
#define main0_actualSpeedsMisc1_dr_6000BRCM_X4             18
#define main0_actualSpeedsMisc1_dr_10GHiGig_X4             19
#define main0_actualSpeedsMisc1_dr_10GBASE_CX4             20
#define main0_actualSpeedsMisc1_dr_12GHiGig_X4             21
#define main0_actualSpeedsMisc1_dr_12p5GHiGig_X4           22
#define main0_actualSpeedsMisc1_dr_13GHiGig_X4             23
#define main0_actualSpeedsMisc1_dr_15GHiGig_X4             24
#define main0_actualSpeedsMisc1_dr_16GHiGig_X4             25
#define main0_actualSpeedsMisc1_dr_5000BRCM_X1             26
#define main0_actualSpeedsMisc1_dr_6363BRCM_X1             27
#define main0_actualSpeedsMisc1_dr_20GHiGig_X4             28
#define main0_actualSpeedsMisc1_dr_21GHiGig_X4             29
#define main0_actualSpeedsMisc1_dr_25p45GHiGig_X4          30
#define main0_actualSpeedsMisc1_dr_10G_HiG_DXGXS           31

/****************************************************************************
 * Enums: main0_IndLaneModes
 */
#define main0_IndLaneModes_SWSDR_div2                      0
#define main0_IndLaneModes_SWSDR_div1                      1
#define main0_IndLaneModes_DWSDR_div2                      2
#define main0_IndLaneModes_DWSDR_div1                      3

/****************************************************************************
 * Enums: main0_prbsSelect
 */
#define main0_prbsSelect_prbs7                             0
#define main0_prbsSelect_prbs15                            1
#define main0_prbsSelect_prbs23                            2
#define main0_prbsSelect_prbs31                            3

/****************************************************************************
 * Enums: main0_vcoDivider
 */
#define main0_vcoDivider_div32                             0
#define main0_vcoDivider_div36                             1
#define main0_vcoDivider_div40                             2
#define main0_vcoDivider_div42                             3
#define main0_vcoDivider_div48                             4
#define main0_vcoDivider_div50                             5
#define main0_vcoDivider_div52                             6
#define main0_vcoDivider_div54                             7
#define main0_vcoDivider_div60                             8
#define main0_vcoDivider_div64                             9
#define main0_vcoDivider_div66                             10
#define main0_vcoDivider_div68                             11
#define main0_vcoDivider_div70                             12
#define main0_vcoDivider_div80                             13
#define main0_vcoDivider_div92                             14
#define main0_vcoDivider_div100                            15

/****************************************************************************
 * Enums: main0_refClkSelect
 */
#define main0_refClkSelect_clk_25MHz                       0
#define main0_refClkSelect_clk_100MHz                      1
#define main0_refClkSelect_clk_125MHz                      2
#define main0_refClkSelect_clk_156p25MHz                   3
#define main0_refClkSelect_clk_187p5MHz                    4
#define main0_refClkSelect_clk_161p25Mhz                   5
#define main0_refClkSelect_clk_50Mhz                       6
#define main0_refClkSelect_clk_106p25Mhz                   7

/****************************************************************************
 * Enums: main0_aerMMDdevTypeSelect
 */
#define main0_aerMMDdevTypeSelect_combo_core               0
#define main0_aerMMDdevTypeSelect_PMA_PMD                  1
#define main0_aerMMDdevTypeSelect_PCS                      3
#define main0_aerMMDdevTypeSelect_PHY                      4
#define main0_aerMMDdevTypeSelect_DTE                      5
#define main0_aerMMDdevTypeSelect_CL73_AN                  7

/****************************************************************************
 * Enums: main0_aerMMDportSelect
 */
#define main0_aerMMDportSelect_ln0                         0
#define main0_aerMMDportSelect_ln1                         1
#define main0_aerMMDportSelect_ln2                         2
#define main0_aerMMDportSelect_ln3                         3
#define main0_aerMMDportSelect_BCST_ln0_1_2_3              511
#define main0_aerMMDportSelect_BCST_ln0_1                  512
#define main0_aerMMDportSelect_BCST_ln2_3                  513

/****************************************************************************
 * Enums: main0_firmwareModeSelect
 */
#define main0_firmwareModeSelect_DEFAULT                   0
#define main0_firmwareModeSelect_SFP_OPT_LR                1
#define main0_firmwareModeSelect_SFP_DAC                   2
#define main0_firmwareModeSelect_XLAUI                     3
#define main0_firmwareModeSelect_LONG_CH_6G                4

/****************************************************************************
 * Enums: main0_tempIdxSelect
 */
#define main0_tempIdxSelect_LTE__22p9C                     15
#define main0_tempIdxSelect_LTE__12p6C                     14
#define main0_tempIdxSelect_LTE__3p0C                      13
#define main0_tempIdxSelect_LTE_6p7C                       12
#define main0_tempIdxSelect_LTE_16p4C                      11
#define main0_tempIdxSelect_LTE_26p6C                      10
#define main0_tempIdxSelect_LTE_36p3C                      9
#define main0_tempIdxSelect_LTE_46p0C                      8
#define main0_tempIdxSelect_LTE_56p2C                      7
#define main0_tempIdxSelect_LTE_65p9C                      6
#define main0_tempIdxSelect_LTE_75p6C                      5
#define main0_tempIdxSelect_LTE_85p3C                      4
#define main0_tempIdxSelect_LTE_95p5C                      3
#define main0_tempIdxSelect_LTE_105p2C                     2
#define main0_tempIdxSelect_LTE_114p9C                     1
#define main0_tempIdxSelect_LTE_125p1C                     0

/****************************************************************************
 * Enums: misc_cl36TxEEEStates_l
 */
#define misc_cl36TxEEEStates_l_TX_REFRESH                  8
#define misc_cl36TxEEEStates_l_TX_QUIET                    4
#define misc_cl36TxEEEStates_l_TX_SLEEP                    2
#define misc_cl36TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl36TxEEEStates_c
 */
#define misc_cl36TxEEEStates_c_TX_REFRESH                  3
#define misc_cl36TxEEEStates_c_TX_QUIET                    2
#define misc_cl36TxEEEStates_c_TX_SLEEP                    1
#define misc_cl36TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_cl49TxEEEStates_l
 */
#define misc_cl49TxEEEStates_l_SCR_RESET_2                 64
#define misc_cl49TxEEEStates_l_SCR_RESET_1                 32
#define misc_cl49TxEEEStates_l_TX_WAKE                     16
#define misc_cl49TxEEEStates_l_TX_REFRESH                  8
#define misc_cl49TxEEEStates_l_TX_QUIET                    4
#define misc_cl49TxEEEStates_l_TX_SLEEP                    2
#define misc_cl49TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl49TxEEEStates_c
 */
#define misc_cl49TxEEEStates_c_SCR_RESET_2                 6
#define misc_cl49TxEEEStates_c_SCR_RESET_1                 5
#define misc_cl49TxEEEStates_c_TX_WAKE                     4
#define misc_cl49TxEEEStates_c_TX_REFRESH                  3
#define misc_cl49TxEEEStates_c_TX_QUIET                    2
#define misc_cl49TxEEEStates_c_TX_SLEEP                    1
#define misc_cl49TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_cl36RxEEEStates_l
 */
#define misc_cl36RxEEEStates_l_RX_LINK_FAIL                32
#define misc_cl36RxEEEStates_l_RX_WTF                      16
#define misc_cl36RxEEEStates_l_RX_WAKE                     8
#define misc_cl36RxEEEStates_l_RX_QUIET                    4
#define misc_cl36RxEEEStates_l_RX_SLEEP                    2
#define misc_cl36RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl36RxEEEStates_c
 */
#define misc_cl36RxEEEStates_c_RX_LINK_FAIL                5
#define misc_cl36RxEEEStates_c_RX_WTF                      4
#define misc_cl36RxEEEStates_c_RX_WAKE                     3
#define misc_cl36RxEEEStates_c_RX_QUIET                    2
#define misc_cl36RxEEEStates_c_RX_SLEEP                    1
#define misc_cl36RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_cl49RxEEEStates_l
 */
#define misc_cl49RxEEEStates_l_RX_LINK_FAIL                32
#define misc_cl49RxEEEStates_l_RX_WTF                      16
#define misc_cl49RxEEEStates_l_RX_WAKE                     8
#define misc_cl49RxEEEStates_l_RX_QUIET                    4
#define misc_cl49RxEEEStates_l_RX_SLEEP                    2
#define misc_cl49RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl49RxEEEStates_c
 */
#define misc_cl49RxEEEStates_c_RX_LINK_FAIL                5
#define misc_cl49RxEEEStates_c_RX_WTF                      4
#define misc_cl49RxEEEStates_c_RX_WAKE                     3
#define misc_cl49RxEEEStates_c_RX_QUIET                    2
#define misc_cl49RxEEEStates_c_RX_SLEEP                    1
#define misc_cl49RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_cl48TxEEEStates_l
 */
#define misc_cl48TxEEEStates_l_TX_REFRESH                  8
#define misc_cl48TxEEEStates_l_TX_QUIET                    4
#define misc_cl48TxEEEStates_l_TX_SLEEP                    2
#define misc_cl48TxEEEStates_l_TX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl48TxEEEStates_c
 */
#define misc_cl48TxEEEStates_c_TX_REFRESH                  3
#define misc_cl48TxEEEStates_c_TX_QUIET                    2
#define misc_cl48TxEEEStates_c_TX_SLEEP                    1
#define misc_cl48TxEEEStates_c_TX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_cl48RxEEEStates_l
 */
#define misc_cl48RxEEEStates_l_RX_LINK_FAIL                32
#define misc_cl48RxEEEStates_l_RX_WAKE                     16
#define misc_cl48RxEEEStates_l_RX_QUIET                    8
#define misc_cl48RxEEEStates_l_RX_DEACT                    4
#define misc_cl48RxEEEStates_l_RX_SLEEP                    2
#define misc_cl48RxEEEStates_l_RX_ACTIVE                   1

/****************************************************************************
 * Enums: misc_cl48RxEEEStates_c
 */
#define misc_cl48RxEEEStates_c_RX_LINK_FAIL                5
#define misc_cl48RxEEEStates_c_RX_WAKE                     4
#define misc_cl48RxEEEStates_c_RX_QUIET                    3
#define misc_cl48RxEEEStates_c_RX_DEACT                    2
#define misc_cl48RxEEEStates_c_RX_SLEEP                    1
#define misc_cl48RxEEEStates_c_RX_ACTIVE                   0

/****************************************************************************
 * Enums: misc_IQP_Options
 */
#define misc_IQP_Options_i50uA                             0
#define misc_IQP_Options_i100uA                            1
#define misc_IQP_Options_i150uA                            2
#define misc_IQP_Options_i200uA                            3
#define misc_IQP_Options_i250uA                            4
#define misc_IQP_Options_i300uA                            5
#define misc_IQP_Options_i350uA                            6
#define misc_IQP_Options_i400uA                            7
#define misc_IQP_Options_i450uA                            8
#define misc_IQP_Options_i500uA                            9
#define misc_IQP_Options_i550uA                            10
#define misc_IQP_Options_i600uA                            11
#define misc_IQP_Options_i650uA                            12
#define misc_IQP_Options_i700uA                            13
#define misc_IQP_Options_i750uA                            14
#define misc_IQP_Options_i800uA                            15

/****************************************************************************
 * Enums: misc_IDriver_Options
 */
#define misc_IDriver_Options_v680mV                        0
#define misc_IDriver_Options_v730mV                        1
#define misc_IDriver_Options_v780mV                        2
#define misc_IDriver_Options_v830mV                        3
#define misc_IDriver_Options_v880mV                        4
#define misc_IDriver_Options_v930mV                        5
#define misc_IDriver_Options_v980mV                        6
#define misc_IDriver_Options_v1010mV                       7
#define misc_IDriver_Options_v1040mV                       8
#define misc_IDriver_Options_v1060mV                       9
#define misc_IDriver_Options_v1070mV                       10
#define misc_IDriver_Options_v1080mV                       11
#define misc_IDriver_Options_v1085mV                       12
#define misc_IDriver_Options_v1090mV                       13
#define misc_IDriver_Options_v1095mV                       14
#define misc_IDriver_Options_v1100mV                       15

/****************************************************************************
 * Enums: misc_operationModes
 */
#define misc_operationModes_XGXS                           0
#define misc_operationModes_XGXG_nCC                       1
#define misc_operationModes_Indlane_OS8                    4
#define misc_operationModes_IndLane_OS5                    5
#define misc_operationModes_PCI                            7
#define misc_operationModes_XGXS_nLQ                       8
#define misc_operationModes_XGXS_nLQnCC                    9
#define misc_operationModes_PBypass                        10
#define misc_operationModes_PBypass_nDSK                   11
#define misc_operationModes_ComboCoreMode                  12
#define misc_operationModes_Clocks_off                     15

/****************************************************************************
 * Enums: misc_synce_enum
 */
#define misc_synce_enum_SYNCE_NO_DIV                       0
#define misc_synce_enum_SYNCE_DIV_7                        1
#define misc_synce_enum_SYNCE_DIV_11                       2

/****************************************************************************
 * Enums: misc_operationSpeeds
 */
#define misc_operationSpeeds_SPEED_2p5G_X1_10p3125         56
#define misc_operationSpeeds_SPEED_1000M_10p3125           55
#define misc_operationSpeeds_SPEED_100M_10p3125            54
#define misc_operationSpeeds_SPEED_10M_10p3125             53
#define misc_operationSpeeds_SPEED_10p5G_X4                50
#define misc_operationSpeeds_SPEED_5G_KR1                  49
#define misc_operationSpeeds_SPEED_127G_X12                39
#define misc_operationSpeeds_SPEED_120G_X12                38
#define misc_operationSpeeds_SPEED_107G_X10                37
#define misc_operationSpeeds_SPEED_100G_CR10               36
#define misc_operationSpeeds_SPEED_42G_X4                  35
#define misc_operationSpeeds_SPEED_40G_CR4                 34
#define misc_operationSpeeds_SPEED_40G_KR4                 33
#define misc_operationSpeeds_SPEED_21G_X2                  32
#define misc_operationSpeeds_SPEED_20G_CR2                 31
#define misc_operationSpeeds_SPEED_20G_KR2                 30
#define misc_operationSpeeds_SPEED_10p6_X1                 29
#define misc_operationSpeeds_SPEED_10G_KR1                 28
#define misc_operationSpeeds_SPEED_40G_X4                  27
#define misc_operationSpeeds_SPEED_20G_X2                  26
#define misc_operationSpeeds_SPEED_20G_CX2                 25
#define misc_operationSpeeds_SPEED_31p5G_KR4               24
#define misc_operationSpeeds_SPEED_31p5G_X4                23
#define misc_operationSpeeds_SPEED_15p75G_X2               22
#define misc_operationSpeeds_SPEED_25p45G_X4               21
#define misc_operationSpeeds_SPEED_12p7G_X2                20
#define misc_operationSpeeds_SPEED_21G_X4                  19
#define misc_operationSpeeds_SPEED_10p5G_X2                18
#define misc_operationSpeeds_SPEED_20G_X4                  17
#define misc_operationSpeeds_SPEED_10G_X2                  16
#define misc_operationSpeeds_SPEED_10G_CX2                 15
#define misc_operationSpeeds_SPEED_20G_CX4                 14
#define misc_operationSpeeds_SPEED_16G_X4                  13
#define misc_operationSpeeds_SPEED_15G_X4                  12
#define misc_operationSpeeds_SPEED_13G_X4                  11
#define misc_operationSpeeds_SPEED_10G_X4                  10
#define misc_operationSpeeds_SPEED_10G_KX4                 9
#define misc_operationSpeeds_SPEED_10G_CX4                 8
#define misc_operationSpeeds_SPEED_5G_X1                   7
#define misc_operationSpeeds_SPEED_2p5G_X1                 6
#define misc_operationSpeeds_SPEED_1G_KX1                  5
#define misc_operationSpeeds_SPEED_1G_CX1                  4
#define misc_operationSpeeds_SPEED_1000M                   3
#define misc_operationSpeeds_SPEED_100M                    2
#define misc_operationSpeeds_SPEED_10M                     1

/****************************************************************************
 * Enums: misc_actualSpeeds
 */
#define misc_actualSpeeds_dr_10M                           0
#define misc_actualSpeeds_dr_100M                          1
#define misc_actualSpeeds_dr_1G                            2
#define misc_actualSpeeds_dr_2p5G                          3
#define misc_actualSpeeds_dr_5G_X4                         4
#define misc_actualSpeeds_dr_6G_X4                         5
#define misc_actualSpeeds_dr_10G_HiG                       6
#define misc_actualSpeeds_dr_10G_CX4                       7
#define misc_actualSpeeds_dr_12G_HiG                       8
#define misc_actualSpeeds_dr_12p5G_X4                      9
#define misc_actualSpeeds_dr_13G_X4                        10
#define misc_actualSpeeds_dr_15G_X4                        11
#define misc_actualSpeeds_dr_16G_X4                        12
#define misc_actualSpeeds_dr_1G_KX                         13
#define misc_actualSpeeds_dr_10G_KX4                       14
#define misc_actualSpeeds_dr_10G_KR                        15
#define misc_actualSpeeds_dr_5G                            16
#define misc_actualSpeeds_dr_6p4G                          17
#define misc_actualSpeeds_dr_20G_X4                        18
#define misc_actualSpeeds_dr_21G_X4                        19
#define misc_actualSpeeds_dr_25G_X4                        20
#define misc_actualSpeeds_dr_10G_HiG_DXGXS                 21
#define misc_actualSpeeds_dr_10G_DXGXS                     22
#define misc_actualSpeeds_dr_10p5G_HiG_DXGXS               23
#define misc_actualSpeeds_dr_10p5G_DXGXS                   24
#define misc_actualSpeeds_dr_12p773G_HiG_DXGXS             25
#define misc_actualSpeeds_dr_12p773G_DXGXS                 26
#define misc_actualSpeeds_dr_10G_XFI                       27
#define misc_actualSpeeds_dr_40G                           28
#define misc_actualSpeeds_dr_20G_HiG_DXGXS                 29
#define misc_actualSpeeds_dr_20G_DXGXS                     30
#define misc_actualSpeeds_dr_10G_SFI                       31
#define misc_actualSpeeds_dr_31p5G                         32
#define misc_actualSpeeds_dr_32p7G                         33
#define misc_actualSpeeds_dr_20G_SCR                       34
#define misc_actualSpeeds_dr_10G_HiG_DXGXS_SCR             35
#define misc_actualSpeeds_dr_10G_DXGXS_SCR                 36
#define misc_actualSpeeds_dr_12G_R2                        37
#define misc_actualSpeeds_dr_10G_X2                        38
#define misc_actualSpeeds_dr_40G_KR4                       39
#define misc_actualSpeeds_dr_40G_CR4                       40
#define misc_actualSpeeds_dr_100G_CR10                     41
#define misc_actualSpeeds_dr_15p75G_DXGXS                  44
#define misc_actualSpeeds_dr_20G_KR2                       57
#define misc_actualSpeeds_dr_20G_CR2                       58

/****************************************************************************
 * Enums: misc_actualSpeedsMisc1
 */
#define misc_actualSpeedsMisc1_dr_2500BRCM_X1              16
#define misc_actualSpeedsMisc1_dr_5000BRCM_X4              17
#define misc_actualSpeedsMisc1_dr_6000BRCM_X4              18
#define misc_actualSpeedsMisc1_dr_10GHiGig_X4              19
#define misc_actualSpeedsMisc1_dr_10GBASE_CX4              20
#define misc_actualSpeedsMisc1_dr_12GHiGig_X4              21
#define misc_actualSpeedsMisc1_dr_12p5GHiGig_X4            22
#define misc_actualSpeedsMisc1_dr_13GHiGig_X4              23
#define misc_actualSpeedsMisc1_dr_15GHiGig_X4              24
#define misc_actualSpeedsMisc1_dr_16GHiGig_X4              25
#define misc_actualSpeedsMisc1_dr_5000BRCM_X1              26
#define misc_actualSpeedsMisc1_dr_6363BRCM_X1              27
#define misc_actualSpeedsMisc1_dr_20GHiGig_X4              28
#define misc_actualSpeedsMisc1_dr_21GHiGig_X4              29
#define misc_actualSpeedsMisc1_dr_25p45GHiGig_X4           30
#define misc_actualSpeedsMisc1_dr_10G_HiG_DXGXS            31

/****************************************************************************
 * Enums: misc_IndLaneModes
 */
#define misc_IndLaneModes_SWSDR_div2                       0
#define misc_IndLaneModes_SWSDR_div1                       1
#define misc_IndLaneModes_DWSDR_div2                       2
#define misc_IndLaneModes_DWSDR_div1                       3

/****************************************************************************
 * Enums: misc_prbsSelect
 */
#define misc_prbsSelect_prbs7                              0
#define misc_prbsSelect_prbs15                             1
#define misc_prbsSelect_prbs23                             2
#define misc_prbsSelect_prbs31                             3

/****************************************************************************
 * Enums: misc_vcoDivider
 */
#define misc_vcoDivider_div32                              0
#define misc_vcoDivider_div36                              1
#define misc_vcoDivider_div40                              2
#define misc_vcoDivider_div42                              3
#define misc_vcoDivider_div48                              4
#define misc_vcoDivider_div50                              5
#define misc_vcoDivider_div52                              6
#define misc_vcoDivider_div54                              7
#define misc_vcoDivider_div60                              8
#define misc_vcoDivider_div64                              9
#define misc_vcoDivider_div66                              10
#define misc_vcoDivider_div68                              11
#define misc_vcoDivider_div70                              12
#define misc_vcoDivider_div80                              13
#define misc_vcoDivider_div92                              14
#define misc_vcoDivider_div100                             15

/****************************************************************************
 * Enums: misc_refClkSelect
 */
#define misc_refClkSelect_clk_25MHz                        0
#define misc_refClkSelect_clk_100MHz                       1
#define misc_refClkSelect_clk_125MHz                       2
#define misc_refClkSelect_clk_156p25MHz                    3
#define misc_refClkSelect_clk_187p5MHz                     4
#define misc_refClkSelect_clk_161p25Mhz                    5
#define misc_refClkSelect_clk_50Mhz                        6
#define misc_refClkSelect_clk_106p25Mhz                    7

/****************************************************************************
 * Enums: misc_aerMMDdevTypeSelect
 */
#define misc_aerMMDdevTypeSelect_combo_core                0
#define misc_aerMMDdevTypeSelect_PMA_PMD                   1
#define misc_aerMMDdevTypeSelect_PCS                       3
#define misc_aerMMDdevTypeSelect_PHY                       4
#define misc_aerMMDdevTypeSelect_DTE                       5
#define misc_aerMMDdevTypeSelect_CL73_AN                   7

/****************************************************************************
 * Enums: misc_aerMMDportSelect
 */
#define misc_aerMMDportSelect_ln0                          0
#define misc_aerMMDportSelect_ln1                          1
#define misc_aerMMDportSelect_ln2                          2
#define misc_aerMMDportSelect_ln3                          3
#define misc_aerMMDportSelect_BCST_ln0_1_2_3               511
#define misc_aerMMDportSelect_BCST_ln0_1                   512
#define misc_aerMMDportSelect_BCST_ln2_3                   513

/****************************************************************************
 * Enums: misc_firmwareModeSelect
 */
#define misc_firmwareModeSelect_DEFAULT                    0
#define misc_firmwareModeSelect_SFP_OPT_LR                 1
#define misc_firmwareModeSelect_SFP_DAC                    2
#define misc_firmwareModeSelect_XLAUI                      3
#define misc_firmwareModeSelect_LONG_CH_6G                 4

/****************************************************************************
 * Enums: misc_tempIdxSelect
 */
#define misc_tempIdxSelect_LTE__22p9C                      15
#define misc_tempIdxSelect_LTE__12p6C                      14
#define misc_tempIdxSelect_LTE__3p0C                       13
#define misc_tempIdxSelect_LTE_6p7C                        12
#define misc_tempIdxSelect_LTE_16p4C                       11
#define misc_tempIdxSelect_LTE_26p6C                       10
#define misc_tempIdxSelect_LTE_36p3C                       9
#define misc_tempIdxSelect_LTE_46p0C                       8
#define misc_tempIdxSelect_LTE_56p2C                       7
#define misc_tempIdxSelect_LTE_65p9C                       6
#define misc_tempIdxSelect_LTE_75p6C                       5
#define misc_tempIdxSelect_LTE_85p3C                       4
#define misc_tempIdxSelect_LTE_95p5C                       3
#define misc_tempIdxSelect_LTE_105p2C                      2
#define misc_tempIdxSelect_LTE_114p9C                      1
#define misc_tempIdxSelect_LTE_125p1C                      0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_l
 */
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36TxEEEStates_c
 */
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_l
 */
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override0_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49TxEEEStates_c
 */
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override0_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_l
 */
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl36RxEEEStates_c
 */
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_l
 */
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl49RxEEEStates_c
 */
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_l
 */
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override0_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48TxEEEStates_c
 */
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override0_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_l
 */
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override0_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override0_cl48RxEEEStates_c
 */
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override0_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override0_IQP_Options
 */
#define sc_x1_speed_override0_IQP_Options_i50uA            0
#define sc_x1_speed_override0_IQP_Options_i100uA           1
#define sc_x1_speed_override0_IQP_Options_i150uA           2
#define sc_x1_speed_override0_IQP_Options_i200uA           3
#define sc_x1_speed_override0_IQP_Options_i250uA           4
#define sc_x1_speed_override0_IQP_Options_i300uA           5
#define sc_x1_speed_override0_IQP_Options_i350uA           6
#define sc_x1_speed_override0_IQP_Options_i400uA           7
#define sc_x1_speed_override0_IQP_Options_i450uA           8
#define sc_x1_speed_override0_IQP_Options_i500uA           9
#define sc_x1_speed_override0_IQP_Options_i550uA           10
#define sc_x1_speed_override0_IQP_Options_i600uA           11
#define sc_x1_speed_override0_IQP_Options_i650uA           12
#define sc_x1_speed_override0_IQP_Options_i700uA           13
#define sc_x1_speed_override0_IQP_Options_i750uA           14
#define sc_x1_speed_override0_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override0_IDriver_Options
 */
#define sc_x1_speed_override0_IDriver_Options_v680mV       0
#define sc_x1_speed_override0_IDriver_Options_v730mV       1
#define sc_x1_speed_override0_IDriver_Options_v780mV       2
#define sc_x1_speed_override0_IDriver_Options_v830mV       3
#define sc_x1_speed_override0_IDriver_Options_v880mV       4
#define sc_x1_speed_override0_IDriver_Options_v930mV       5
#define sc_x1_speed_override0_IDriver_Options_v980mV       6
#define sc_x1_speed_override0_IDriver_Options_v1010mV      7
#define sc_x1_speed_override0_IDriver_Options_v1040mV      8
#define sc_x1_speed_override0_IDriver_Options_v1060mV      9
#define sc_x1_speed_override0_IDriver_Options_v1070mV      10
#define sc_x1_speed_override0_IDriver_Options_v1080mV      11
#define sc_x1_speed_override0_IDriver_Options_v1085mV      12
#define sc_x1_speed_override0_IDriver_Options_v1090mV      13
#define sc_x1_speed_override0_IDriver_Options_v1095mV      14
#define sc_x1_speed_override0_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override0_operationModes
 */
#define sc_x1_speed_override0_operationModes_XGXS          0
#define sc_x1_speed_override0_operationModes_XGXG_nCC      1
#define sc_x1_speed_override0_operationModes_Indlane_OS8   4
#define sc_x1_speed_override0_operationModes_IndLane_OS5   5
#define sc_x1_speed_override0_operationModes_PCI           7
#define sc_x1_speed_override0_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override0_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override0_operationModes_PBypass       10
#define sc_x1_speed_override0_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override0_operationModes_ComboCoreMode 12
#define sc_x1_speed_override0_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override0_synce_enum
 */
#define sc_x1_speed_override0_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override0_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override0_operationSpeeds
 */
#define sc_x1_speed_override0_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x1_speed_override0_operationSpeeds_SPEED_5G_KR1 49
#define sc_x1_speed_override0_operationSpeeds_SPEED_127G_X12 39
#define sc_x1_speed_override0_operationSpeeds_SPEED_120G_X12 38
#define sc_x1_speed_override0_operationSpeeds_SPEED_107G_X10 37
#define sc_x1_speed_override0_operationSpeeds_SPEED_100G_CR10 36
#define sc_x1_speed_override0_operationSpeeds_SPEED_42G_X4 35
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_CR4 34
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_KR4 33
#define sc_x1_speed_override0_operationSpeeds_SPEED_21G_X2 32
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CR2 31
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_KR2 30
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p6_X1 29
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_KR1 28
#define sc_x1_speed_override0_operationSpeeds_SPEED_40G_X4 27
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_X2 26
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CX2 25
#define sc_x1_speed_override0_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x1_speed_override0_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x1_speed_override0_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x1_speed_override0_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x1_speed_override0_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x1_speed_override0_operationSpeeds_SPEED_21G_X4 19
#define sc_x1_speed_override0_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_X4 17
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_X2 16
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_CX2 15
#define sc_x1_speed_override0_operationSpeeds_SPEED_20G_CX4 14
#define sc_x1_speed_override0_operationSpeeds_SPEED_16G_X4 13
#define sc_x1_speed_override0_operationSpeeds_SPEED_15G_X4 12
#define sc_x1_speed_override0_operationSpeeds_SPEED_13G_X4 11
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_X4 10
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_KX4 9
#define sc_x1_speed_override0_operationSpeeds_SPEED_10G_CX4 8
#define sc_x1_speed_override0_operationSpeeds_SPEED_5G_X1  7
#define sc_x1_speed_override0_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x1_speed_override0_operationSpeeds_SPEED_1G_KX1 5
#define sc_x1_speed_override0_operationSpeeds_SPEED_1G_CX1 4
#define sc_x1_speed_override0_operationSpeeds_SPEED_1000M  3
#define sc_x1_speed_override0_operationSpeeds_SPEED_100M   2
#define sc_x1_speed_override0_operationSpeeds_SPEED_10M    1

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeeds
 */
#define sc_x1_speed_override0_actualSpeeds_dr_10M          0
#define sc_x1_speed_override0_actualSpeeds_dr_100M         1
#define sc_x1_speed_override0_actualSpeeds_dr_1G           2
#define sc_x1_speed_override0_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override0_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override0_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override0_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override0_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override0_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override0_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override0_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override0_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override0_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override0_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override0_actualSpeeds_dr_5G           16
#define sc_x1_speed_override0_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override0_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override0_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override0_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override0_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override0_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override0_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override0_actualSpeeds_dr_40G          28
#define sc_x1_speed_override0_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override0_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override0_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override0_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override0_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override0_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override0_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override0_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override0_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override0_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override0_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override0_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override0_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override0_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override0_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override0_actualSpeedsMisc1
 */
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override0_IndLaneModes
 */
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override0_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override0_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override0_prbsSelect
 */
#define sc_x1_speed_override0_prbsSelect_prbs7             0
#define sc_x1_speed_override0_prbsSelect_prbs15            1
#define sc_x1_speed_override0_prbsSelect_prbs23            2
#define sc_x1_speed_override0_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override0_vcoDivider
 */
#define sc_x1_speed_override0_vcoDivider_div32             0
#define sc_x1_speed_override0_vcoDivider_div36             1
#define sc_x1_speed_override0_vcoDivider_div40             2
#define sc_x1_speed_override0_vcoDivider_div42             3
#define sc_x1_speed_override0_vcoDivider_div48             4
#define sc_x1_speed_override0_vcoDivider_div50             5
#define sc_x1_speed_override0_vcoDivider_div52             6
#define sc_x1_speed_override0_vcoDivider_div54             7
#define sc_x1_speed_override0_vcoDivider_div60             8
#define sc_x1_speed_override0_vcoDivider_div64             9
#define sc_x1_speed_override0_vcoDivider_div66             10
#define sc_x1_speed_override0_vcoDivider_div68             11
#define sc_x1_speed_override0_vcoDivider_div70             12
#define sc_x1_speed_override0_vcoDivider_div80             13
#define sc_x1_speed_override0_vcoDivider_div92             14
#define sc_x1_speed_override0_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override0_refClkSelect
 */
#define sc_x1_speed_override0_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override0_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override0_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override0_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override0_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override0_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override0_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override0_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override0_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override0_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override0_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override0_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override0_aerMMDportSelect
 */
#define sc_x1_speed_override0_aerMMDportSelect_ln0         0
#define sc_x1_speed_override0_aerMMDportSelect_ln1         1
#define sc_x1_speed_override0_aerMMDportSelect_ln2         2
#define sc_x1_speed_override0_aerMMDportSelect_ln3         3
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override0_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override0_firmwareModeSelect
 */
#define sc_x1_speed_override0_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override0_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override0_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override0_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override0_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override0_tempIdxSelect
 */
#define sc_x1_speed_override0_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override0_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override0_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override0_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override0_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override0_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override0_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override0_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override0_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override0_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override0_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override0_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override0_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override0_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override0_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override0_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36TxEEEStates_l
 */
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36TxEEEStates_c
 */
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49TxEEEStates_l
 */
#define sc_x1_speed_override1_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override1_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49TxEEEStates_c
 */
#define sc_x1_speed_override1_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override1_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36RxEEEStates_l
 */
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl36RxEEEStates_c
 */
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49RxEEEStates_l
 */
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl49RxEEEStates_c
 */
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48TxEEEStates_l
 */
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override1_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48TxEEEStates_c
 */
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override1_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48RxEEEStates_l
 */
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override1_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override1_cl48RxEEEStates_c
 */
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override1_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override1_IQP_Options
 */
#define sc_x1_speed_override1_IQP_Options_i50uA            0
#define sc_x1_speed_override1_IQP_Options_i100uA           1
#define sc_x1_speed_override1_IQP_Options_i150uA           2
#define sc_x1_speed_override1_IQP_Options_i200uA           3
#define sc_x1_speed_override1_IQP_Options_i250uA           4
#define sc_x1_speed_override1_IQP_Options_i300uA           5
#define sc_x1_speed_override1_IQP_Options_i350uA           6
#define sc_x1_speed_override1_IQP_Options_i400uA           7
#define sc_x1_speed_override1_IQP_Options_i450uA           8
#define sc_x1_speed_override1_IQP_Options_i500uA           9
#define sc_x1_speed_override1_IQP_Options_i550uA           10
#define sc_x1_speed_override1_IQP_Options_i600uA           11
#define sc_x1_speed_override1_IQP_Options_i650uA           12
#define sc_x1_speed_override1_IQP_Options_i700uA           13
#define sc_x1_speed_override1_IQP_Options_i750uA           14
#define sc_x1_speed_override1_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override1_IDriver_Options
 */
#define sc_x1_speed_override1_IDriver_Options_v680mV       0
#define sc_x1_speed_override1_IDriver_Options_v730mV       1
#define sc_x1_speed_override1_IDriver_Options_v780mV       2
#define sc_x1_speed_override1_IDriver_Options_v830mV       3
#define sc_x1_speed_override1_IDriver_Options_v880mV       4
#define sc_x1_speed_override1_IDriver_Options_v930mV       5
#define sc_x1_speed_override1_IDriver_Options_v980mV       6
#define sc_x1_speed_override1_IDriver_Options_v1010mV      7
#define sc_x1_speed_override1_IDriver_Options_v1040mV      8
#define sc_x1_speed_override1_IDriver_Options_v1060mV      9
#define sc_x1_speed_override1_IDriver_Options_v1070mV      10
#define sc_x1_speed_override1_IDriver_Options_v1080mV      11
#define sc_x1_speed_override1_IDriver_Options_v1085mV      12
#define sc_x1_speed_override1_IDriver_Options_v1090mV      13
#define sc_x1_speed_override1_IDriver_Options_v1095mV      14
#define sc_x1_speed_override1_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override1_operationModes
 */
#define sc_x1_speed_override1_operationModes_XGXS          0
#define sc_x1_speed_override1_operationModes_XGXG_nCC      1
#define sc_x1_speed_override1_operationModes_Indlane_OS8   4
#define sc_x1_speed_override1_operationModes_IndLane_OS5   5
#define sc_x1_speed_override1_operationModes_PCI           7
#define sc_x1_speed_override1_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override1_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override1_operationModes_PBypass       10
#define sc_x1_speed_override1_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override1_operationModes_ComboCoreMode 12
#define sc_x1_speed_override1_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override1_synce_enum
 */
#define sc_x1_speed_override1_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override1_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override1_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override1_operationSpeeds
 */
#define sc_x1_speed_override1_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x1_speed_override1_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x1_speed_override1_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x1_speed_override1_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x1_speed_override1_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x1_speed_override1_operationSpeeds_SPEED_5G_KR1 49
#define sc_x1_speed_override1_operationSpeeds_SPEED_127G_X12 39
#define sc_x1_speed_override1_operationSpeeds_SPEED_120G_X12 38
#define sc_x1_speed_override1_operationSpeeds_SPEED_107G_X10 37
#define sc_x1_speed_override1_operationSpeeds_SPEED_100G_CR10 36
#define sc_x1_speed_override1_operationSpeeds_SPEED_42G_X4 35
#define sc_x1_speed_override1_operationSpeeds_SPEED_40G_CR4 34
#define sc_x1_speed_override1_operationSpeeds_SPEED_40G_KR4 33
#define sc_x1_speed_override1_operationSpeeds_SPEED_21G_X2 32
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_CR2 31
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_KR2 30
#define sc_x1_speed_override1_operationSpeeds_SPEED_10p6_X1 29
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_KR1 28
#define sc_x1_speed_override1_operationSpeeds_SPEED_40G_X4 27
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_X2 26
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_CX2 25
#define sc_x1_speed_override1_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x1_speed_override1_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x1_speed_override1_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x1_speed_override1_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x1_speed_override1_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x1_speed_override1_operationSpeeds_SPEED_21G_X4 19
#define sc_x1_speed_override1_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_X4 17
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_X2 16
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_CX2 15
#define sc_x1_speed_override1_operationSpeeds_SPEED_20G_CX4 14
#define sc_x1_speed_override1_operationSpeeds_SPEED_16G_X4 13
#define sc_x1_speed_override1_operationSpeeds_SPEED_15G_X4 12
#define sc_x1_speed_override1_operationSpeeds_SPEED_13G_X4 11
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_X4 10
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_KX4 9
#define sc_x1_speed_override1_operationSpeeds_SPEED_10G_CX4 8
#define sc_x1_speed_override1_operationSpeeds_SPEED_5G_X1  7
#define sc_x1_speed_override1_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x1_speed_override1_operationSpeeds_SPEED_1G_KX1 5
#define sc_x1_speed_override1_operationSpeeds_SPEED_1G_CX1 4
#define sc_x1_speed_override1_operationSpeeds_SPEED_1000M  3
#define sc_x1_speed_override1_operationSpeeds_SPEED_100M   2
#define sc_x1_speed_override1_operationSpeeds_SPEED_10M    1

/****************************************************************************
 * Enums: sc_x1_speed_override1_actualSpeeds
 */
#define sc_x1_speed_override1_actualSpeeds_dr_10M          0
#define sc_x1_speed_override1_actualSpeeds_dr_100M         1
#define sc_x1_speed_override1_actualSpeeds_dr_1G           2
#define sc_x1_speed_override1_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override1_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override1_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override1_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override1_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override1_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override1_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override1_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override1_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override1_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override1_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override1_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override1_actualSpeeds_dr_5G           16
#define sc_x1_speed_override1_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override1_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override1_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override1_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override1_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override1_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override1_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override1_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override1_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override1_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override1_actualSpeeds_dr_40G          28
#define sc_x1_speed_override1_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override1_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override1_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override1_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override1_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override1_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override1_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override1_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override1_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override1_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override1_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override1_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override1_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override1_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override1_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override1_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override1_actualSpeedsMisc1
 */
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override1_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override1_IndLaneModes
 */
#define sc_x1_speed_override1_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override1_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override1_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override1_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override1_prbsSelect
 */
#define sc_x1_speed_override1_prbsSelect_prbs7             0
#define sc_x1_speed_override1_prbsSelect_prbs15            1
#define sc_x1_speed_override1_prbsSelect_prbs23            2
#define sc_x1_speed_override1_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override1_vcoDivider
 */
#define sc_x1_speed_override1_vcoDivider_div32             0
#define sc_x1_speed_override1_vcoDivider_div36             1
#define sc_x1_speed_override1_vcoDivider_div40             2
#define sc_x1_speed_override1_vcoDivider_div42             3
#define sc_x1_speed_override1_vcoDivider_div48             4
#define sc_x1_speed_override1_vcoDivider_div50             5
#define sc_x1_speed_override1_vcoDivider_div52             6
#define sc_x1_speed_override1_vcoDivider_div54             7
#define sc_x1_speed_override1_vcoDivider_div60             8
#define sc_x1_speed_override1_vcoDivider_div64             9
#define sc_x1_speed_override1_vcoDivider_div66             10
#define sc_x1_speed_override1_vcoDivider_div68             11
#define sc_x1_speed_override1_vcoDivider_div70             12
#define sc_x1_speed_override1_vcoDivider_div80             13
#define sc_x1_speed_override1_vcoDivider_div92             14
#define sc_x1_speed_override1_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override1_refClkSelect
 */
#define sc_x1_speed_override1_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override1_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override1_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override1_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override1_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override1_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override1_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override1_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override1_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override1_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override1_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override1_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override1_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override1_aerMMDportSelect
 */
#define sc_x1_speed_override1_aerMMDportSelect_ln0         0
#define sc_x1_speed_override1_aerMMDportSelect_ln1         1
#define sc_x1_speed_override1_aerMMDportSelect_ln2         2
#define sc_x1_speed_override1_aerMMDportSelect_ln3         3
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override1_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override1_firmwareModeSelect
 */
#define sc_x1_speed_override1_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override1_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override1_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override1_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override1_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override1_tempIdxSelect
 */
#define sc_x1_speed_override1_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override1_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override1_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override1_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override1_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override1_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override1_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override1_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override1_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override1_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override1_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override1_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override1_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override1_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override1_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override1_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36TxEEEStates_l
 */
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36TxEEEStates_c
 */
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49TxEEEStates_l
 */
#define sc_x1_speed_override2_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override2_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49TxEEEStates_c
 */
#define sc_x1_speed_override2_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override2_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36RxEEEStates_l
 */
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl36RxEEEStates_c
 */
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49RxEEEStates_l
 */
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl49RxEEEStates_c
 */
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48TxEEEStates_l
 */
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override2_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48TxEEEStates_c
 */
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override2_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48RxEEEStates_l
 */
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override2_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override2_cl48RxEEEStates_c
 */
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override2_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override2_IQP_Options
 */
#define sc_x1_speed_override2_IQP_Options_i50uA            0
#define sc_x1_speed_override2_IQP_Options_i100uA           1
#define sc_x1_speed_override2_IQP_Options_i150uA           2
#define sc_x1_speed_override2_IQP_Options_i200uA           3
#define sc_x1_speed_override2_IQP_Options_i250uA           4
#define sc_x1_speed_override2_IQP_Options_i300uA           5
#define sc_x1_speed_override2_IQP_Options_i350uA           6
#define sc_x1_speed_override2_IQP_Options_i400uA           7
#define sc_x1_speed_override2_IQP_Options_i450uA           8
#define sc_x1_speed_override2_IQP_Options_i500uA           9
#define sc_x1_speed_override2_IQP_Options_i550uA           10
#define sc_x1_speed_override2_IQP_Options_i600uA           11
#define sc_x1_speed_override2_IQP_Options_i650uA           12
#define sc_x1_speed_override2_IQP_Options_i700uA           13
#define sc_x1_speed_override2_IQP_Options_i750uA           14
#define sc_x1_speed_override2_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override2_IDriver_Options
 */
#define sc_x1_speed_override2_IDriver_Options_v680mV       0
#define sc_x1_speed_override2_IDriver_Options_v730mV       1
#define sc_x1_speed_override2_IDriver_Options_v780mV       2
#define sc_x1_speed_override2_IDriver_Options_v830mV       3
#define sc_x1_speed_override2_IDriver_Options_v880mV       4
#define sc_x1_speed_override2_IDriver_Options_v930mV       5
#define sc_x1_speed_override2_IDriver_Options_v980mV       6
#define sc_x1_speed_override2_IDriver_Options_v1010mV      7
#define sc_x1_speed_override2_IDriver_Options_v1040mV      8
#define sc_x1_speed_override2_IDriver_Options_v1060mV      9
#define sc_x1_speed_override2_IDriver_Options_v1070mV      10
#define sc_x1_speed_override2_IDriver_Options_v1080mV      11
#define sc_x1_speed_override2_IDriver_Options_v1085mV      12
#define sc_x1_speed_override2_IDriver_Options_v1090mV      13
#define sc_x1_speed_override2_IDriver_Options_v1095mV      14
#define sc_x1_speed_override2_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override2_operationModes
 */
#define sc_x1_speed_override2_operationModes_XGXS          0
#define sc_x1_speed_override2_operationModes_XGXG_nCC      1
#define sc_x1_speed_override2_operationModes_Indlane_OS8   4
#define sc_x1_speed_override2_operationModes_IndLane_OS5   5
#define sc_x1_speed_override2_operationModes_PCI           7
#define sc_x1_speed_override2_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override2_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override2_operationModes_PBypass       10
#define sc_x1_speed_override2_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override2_operationModes_ComboCoreMode 12
#define sc_x1_speed_override2_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override2_synce_enum
 */
#define sc_x1_speed_override2_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override2_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override2_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override2_operationSpeeds
 */
#define sc_x1_speed_override2_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x1_speed_override2_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x1_speed_override2_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x1_speed_override2_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x1_speed_override2_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x1_speed_override2_operationSpeeds_SPEED_5G_KR1 49
#define sc_x1_speed_override2_operationSpeeds_SPEED_127G_X12 39
#define sc_x1_speed_override2_operationSpeeds_SPEED_120G_X12 38
#define sc_x1_speed_override2_operationSpeeds_SPEED_107G_X10 37
#define sc_x1_speed_override2_operationSpeeds_SPEED_100G_CR10 36
#define sc_x1_speed_override2_operationSpeeds_SPEED_42G_X4 35
#define sc_x1_speed_override2_operationSpeeds_SPEED_40G_CR4 34
#define sc_x1_speed_override2_operationSpeeds_SPEED_40G_KR4 33
#define sc_x1_speed_override2_operationSpeeds_SPEED_21G_X2 32
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_CR2 31
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_KR2 30
#define sc_x1_speed_override2_operationSpeeds_SPEED_10p6_X1 29
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_KR1 28
#define sc_x1_speed_override2_operationSpeeds_SPEED_40G_X4 27
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_X2 26
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_CX2 25
#define sc_x1_speed_override2_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x1_speed_override2_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x1_speed_override2_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x1_speed_override2_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x1_speed_override2_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x1_speed_override2_operationSpeeds_SPEED_21G_X4 19
#define sc_x1_speed_override2_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_X4 17
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_X2 16
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_CX2 15
#define sc_x1_speed_override2_operationSpeeds_SPEED_20G_CX4 14
#define sc_x1_speed_override2_operationSpeeds_SPEED_16G_X4 13
#define sc_x1_speed_override2_operationSpeeds_SPEED_15G_X4 12
#define sc_x1_speed_override2_operationSpeeds_SPEED_13G_X4 11
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_X4 10
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_KX4 9
#define sc_x1_speed_override2_operationSpeeds_SPEED_10G_CX4 8
#define sc_x1_speed_override2_operationSpeeds_SPEED_5G_X1  7
#define sc_x1_speed_override2_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x1_speed_override2_operationSpeeds_SPEED_1G_KX1 5
#define sc_x1_speed_override2_operationSpeeds_SPEED_1G_CX1 4
#define sc_x1_speed_override2_operationSpeeds_SPEED_1000M  3
#define sc_x1_speed_override2_operationSpeeds_SPEED_100M   2
#define sc_x1_speed_override2_operationSpeeds_SPEED_10M    1

/****************************************************************************
 * Enums: sc_x1_speed_override2_actualSpeeds
 */
#define sc_x1_speed_override2_actualSpeeds_dr_10M          0
#define sc_x1_speed_override2_actualSpeeds_dr_100M         1
#define sc_x1_speed_override2_actualSpeeds_dr_1G           2
#define sc_x1_speed_override2_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override2_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override2_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override2_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override2_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override2_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override2_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override2_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override2_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override2_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override2_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override2_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override2_actualSpeeds_dr_5G           16
#define sc_x1_speed_override2_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override2_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override2_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override2_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override2_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override2_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override2_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override2_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override2_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override2_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override2_actualSpeeds_dr_40G          28
#define sc_x1_speed_override2_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override2_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override2_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override2_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override2_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override2_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override2_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override2_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override2_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override2_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override2_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override2_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override2_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override2_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override2_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override2_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override2_actualSpeedsMisc1
 */
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override2_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override2_IndLaneModes
 */
#define sc_x1_speed_override2_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override2_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override2_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override2_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override2_prbsSelect
 */
#define sc_x1_speed_override2_prbsSelect_prbs7             0
#define sc_x1_speed_override2_prbsSelect_prbs15            1
#define sc_x1_speed_override2_prbsSelect_prbs23            2
#define sc_x1_speed_override2_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override2_vcoDivider
 */
#define sc_x1_speed_override2_vcoDivider_div32             0
#define sc_x1_speed_override2_vcoDivider_div36             1
#define sc_x1_speed_override2_vcoDivider_div40             2
#define sc_x1_speed_override2_vcoDivider_div42             3
#define sc_x1_speed_override2_vcoDivider_div48             4
#define sc_x1_speed_override2_vcoDivider_div50             5
#define sc_x1_speed_override2_vcoDivider_div52             6
#define sc_x1_speed_override2_vcoDivider_div54             7
#define sc_x1_speed_override2_vcoDivider_div60             8
#define sc_x1_speed_override2_vcoDivider_div64             9
#define sc_x1_speed_override2_vcoDivider_div66             10
#define sc_x1_speed_override2_vcoDivider_div68             11
#define sc_x1_speed_override2_vcoDivider_div70             12
#define sc_x1_speed_override2_vcoDivider_div80             13
#define sc_x1_speed_override2_vcoDivider_div92             14
#define sc_x1_speed_override2_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override2_refClkSelect
 */
#define sc_x1_speed_override2_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override2_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override2_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override2_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override2_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override2_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override2_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override2_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override2_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override2_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override2_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override2_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override2_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override2_aerMMDportSelect
 */
#define sc_x1_speed_override2_aerMMDportSelect_ln0         0
#define sc_x1_speed_override2_aerMMDportSelect_ln1         1
#define sc_x1_speed_override2_aerMMDportSelect_ln2         2
#define sc_x1_speed_override2_aerMMDportSelect_ln3         3
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override2_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override2_firmwareModeSelect
 */
#define sc_x1_speed_override2_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override2_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override2_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override2_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override2_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override2_tempIdxSelect
 */
#define sc_x1_speed_override2_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override2_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override2_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override2_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override2_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override2_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override2_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override2_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override2_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override2_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override2_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override2_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override2_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override2_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override2_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override2_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36TxEEEStates_l
 */
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl36TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36TxEEEStates_c
 */
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl36TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49TxEEEStates_l
 */
#define sc_x1_speed_override3_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x1_speed_override3_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_WAKE    16
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl49TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49TxEEEStates_c
 */
#define sc_x1_speed_override3_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x1_speed_override3_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_WAKE    4
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl49TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36RxEEEStates_l
 */
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl36RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl36RxEEEStates_c
 */
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl36RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49RxEEEStates_l
 */
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_WTF     16
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_WAKE    8
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_QUIET   4
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl49RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl49RxEEEStates_c
 */
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_WTF     4
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_WAKE    3
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_QUIET   2
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl49RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48TxEEEStates_l
 */
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_QUIET   4
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_SLEEP   2
#define sc_x1_speed_override3_cl48TxEEEStates_l_TX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48TxEEEStates_c
 */
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_QUIET   2
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_SLEEP   1
#define sc_x1_speed_override3_cl48TxEEEStates_c_TX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48RxEEEStates_l
 */
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_WAKE    16
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_QUIET   8
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_DEACT   4
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_SLEEP   2
#define sc_x1_speed_override3_cl48RxEEEStates_l_RX_ACTIVE  1

/****************************************************************************
 * Enums: sc_x1_speed_override3_cl48RxEEEStates_c
 */
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_WAKE    4
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_QUIET   3
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_DEACT   2
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_SLEEP   1
#define sc_x1_speed_override3_cl48RxEEEStates_c_RX_ACTIVE  0

/****************************************************************************
 * Enums: sc_x1_speed_override3_IQP_Options
 */
#define sc_x1_speed_override3_IQP_Options_i50uA            0
#define sc_x1_speed_override3_IQP_Options_i100uA           1
#define sc_x1_speed_override3_IQP_Options_i150uA           2
#define sc_x1_speed_override3_IQP_Options_i200uA           3
#define sc_x1_speed_override3_IQP_Options_i250uA           4
#define sc_x1_speed_override3_IQP_Options_i300uA           5
#define sc_x1_speed_override3_IQP_Options_i350uA           6
#define sc_x1_speed_override3_IQP_Options_i400uA           7
#define sc_x1_speed_override3_IQP_Options_i450uA           8
#define sc_x1_speed_override3_IQP_Options_i500uA           9
#define sc_x1_speed_override3_IQP_Options_i550uA           10
#define sc_x1_speed_override3_IQP_Options_i600uA           11
#define sc_x1_speed_override3_IQP_Options_i650uA           12
#define sc_x1_speed_override3_IQP_Options_i700uA           13
#define sc_x1_speed_override3_IQP_Options_i750uA           14
#define sc_x1_speed_override3_IQP_Options_i800uA           15

/****************************************************************************
 * Enums: sc_x1_speed_override3_IDriver_Options
 */
#define sc_x1_speed_override3_IDriver_Options_v680mV       0
#define sc_x1_speed_override3_IDriver_Options_v730mV       1
#define sc_x1_speed_override3_IDriver_Options_v780mV       2
#define sc_x1_speed_override3_IDriver_Options_v830mV       3
#define sc_x1_speed_override3_IDriver_Options_v880mV       4
#define sc_x1_speed_override3_IDriver_Options_v930mV       5
#define sc_x1_speed_override3_IDriver_Options_v980mV       6
#define sc_x1_speed_override3_IDriver_Options_v1010mV      7
#define sc_x1_speed_override3_IDriver_Options_v1040mV      8
#define sc_x1_speed_override3_IDriver_Options_v1060mV      9
#define sc_x1_speed_override3_IDriver_Options_v1070mV      10
#define sc_x1_speed_override3_IDriver_Options_v1080mV      11
#define sc_x1_speed_override3_IDriver_Options_v1085mV      12
#define sc_x1_speed_override3_IDriver_Options_v1090mV      13
#define sc_x1_speed_override3_IDriver_Options_v1095mV      14
#define sc_x1_speed_override3_IDriver_Options_v1100mV      15

/****************************************************************************
 * Enums: sc_x1_speed_override3_operationModes
 */
#define sc_x1_speed_override3_operationModes_XGXS          0
#define sc_x1_speed_override3_operationModes_XGXG_nCC      1
#define sc_x1_speed_override3_operationModes_Indlane_OS8   4
#define sc_x1_speed_override3_operationModes_IndLane_OS5   5
#define sc_x1_speed_override3_operationModes_PCI           7
#define sc_x1_speed_override3_operationModes_XGXS_nLQ      8
#define sc_x1_speed_override3_operationModes_XGXS_nLQnCC   9
#define sc_x1_speed_override3_operationModes_PBypass       10
#define sc_x1_speed_override3_operationModes_PBypass_nDSK  11
#define sc_x1_speed_override3_operationModes_ComboCoreMode 12
#define sc_x1_speed_override3_operationModes_Clocks_off    15

/****************************************************************************
 * Enums: sc_x1_speed_override3_synce_enum
 */
#define sc_x1_speed_override3_synce_enum_SYNCE_NO_DIV      0
#define sc_x1_speed_override3_synce_enum_SYNCE_DIV_7       1
#define sc_x1_speed_override3_synce_enum_SYNCE_DIV_11      2

/****************************************************************************
 * Enums: sc_x1_speed_override3_operationSpeeds
 */
#define sc_x1_speed_override3_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x1_speed_override3_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x1_speed_override3_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x1_speed_override3_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x1_speed_override3_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x1_speed_override3_operationSpeeds_SPEED_5G_KR1 49
#define sc_x1_speed_override3_operationSpeeds_SPEED_127G_X12 39
#define sc_x1_speed_override3_operationSpeeds_SPEED_120G_X12 38
#define sc_x1_speed_override3_operationSpeeds_SPEED_107G_X10 37
#define sc_x1_speed_override3_operationSpeeds_SPEED_100G_CR10 36
#define sc_x1_speed_override3_operationSpeeds_SPEED_42G_X4 35
#define sc_x1_speed_override3_operationSpeeds_SPEED_40G_CR4 34
#define sc_x1_speed_override3_operationSpeeds_SPEED_40G_KR4 33
#define sc_x1_speed_override3_operationSpeeds_SPEED_21G_X2 32
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_CR2 31
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_KR2 30
#define sc_x1_speed_override3_operationSpeeds_SPEED_10p6_X1 29
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_KR1 28
#define sc_x1_speed_override3_operationSpeeds_SPEED_40G_X4 27
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_X2 26
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_CX2 25
#define sc_x1_speed_override3_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x1_speed_override3_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x1_speed_override3_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x1_speed_override3_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x1_speed_override3_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x1_speed_override3_operationSpeeds_SPEED_21G_X4 19
#define sc_x1_speed_override3_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_X4 17
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_X2 16
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_CX2 15
#define sc_x1_speed_override3_operationSpeeds_SPEED_20G_CX4 14
#define sc_x1_speed_override3_operationSpeeds_SPEED_16G_X4 13
#define sc_x1_speed_override3_operationSpeeds_SPEED_15G_X4 12
#define sc_x1_speed_override3_operationSpeeds_SPEED_13G_X4 11
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_X4 10
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_KX4 9
#define sc_x1_speed_override3_operationSpeeds_SPEED_10G_CX4 8
#define sc_x1_speed_override3_operationSpeeds_SPEED_5G_X1  7
#define sc_x1_speed_override3_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x1_speed_override3_operationSpeeds_SPEED_1G_KX1 5
#define sc_x1_speed_override3_operationSpeeds_SPEED_1G_CX1 4
#define sc_x1_speed_override3_operationSpeeds_SPEED_1000M  3
#define sc_x1_speed_override3_operationSpeeds_SPEED_100M   2
#define sc_x1_speed_override3_operationSpeeds_SPEED_10M    1

/****************************************************************************
 * Enums: sc_x1_speed_override3_actualSpeeds
 */
#define sc_x1_speed_override3_actualSpeeds_dr_10M          0
#define sc_x1_speed_override3_actualSpeeds_dr_100M         1
#define sc_x1_speed_override3_actualSpeeds_dr_1G           2
#define sc_x1_speed_override3_actualSpeeds_dr_2p5G         3
#define sc_x1_speed_override3_actualSpeeds_dr_5G_X4        4
#define sc_x1_speed_override3_actualSpeeds_dr_6G_X4        5
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG      6
#define sc_x1_speed_override3_actualSpeeds_dr_10G_CX4      7
#define sc_x1_speed_override3_actualSpeeds_dr_12G_HiG      8
#define sc_x1_speed_override3_actualSpeeds_dr_12p5G_X4     9
#define sc_x1_speed_override3_actualSpeeds_dr_13G_X4       10
#define sc_x1_speed_override3_actualSpeeds_dr_15G_X4       11
#define sc_x1_speed_override3_actualSpeeds_dr_16G_X4       12
#define sc_x1_speed_override3_actualSpeeds_dr_1G_KX        13
#define sc_x1_speed_override3_actualSpeeds_dr_10G_KX4      14
#define sc_x1_speed_override3_actualSpeeds_dr_10G_KR       15
#define sc_x1_speed_override3_actualSpeeds_dr_5G           16
#define sc_x1_speed_override3_actualSpeeds_dr_6p4G         17
#define sc_x1_speed_override3_actualSpeeds_dr_20G_X4       18
#define sc_x1_speed_override3_actualSpeeds_dr_21G_X4       19
#define sc_x1_speed_override3_actualSpeeds_dr_25G_X4       20
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x1_speed_override3_actualSpeeds_dr_10G_DXGXS    22
#define sc_x1_speed_override3_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x1_speed_override3_actualSpeeds_dr_10p5G_DXGXS  24
#define sc_x1_speed_override3_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x1_speed_override3_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x1_speed_override3_actualSpeeds_dr_10G_XFI      27
#define sc_x1_speed_override3_actualSpeeds_dr_40G          28
#define sc_x1_speed_override3_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x1_speed_override3_actualSpeeds_dr_20G_DXGXS    30
#define sc_x1_speed_override3_actualSpeeds_dr_10G_SFI      31
#define sc_x1_speed_override3_actualSpeeds_dr_31p5G        32
#define sc_x1_speed_override3_actualSpeeds_dr_32p7G        33
#define sc_x1_speed_override3_actualSpeeds_dr_20G_SCR      34
#define sc_x1_speed_override3_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x1_speed_override3_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x1_speed_override3_actualSpeeds_dr_12G_R2       37
#define sc_x1_speed_override3_actualSpeeds_dr_10G_X2       38
#define sc_x1_speed_override3_actualSpeeds_dr_40G_KR4      39
#define sc_x1_speed_override3_actualSpeeds_dr_40G_CR4      40
#define sc_x1_speed_override3_actualSpeeds_dr_100G_CR10    41
#define sc_x1_speed_override3_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x1_speed_override3_actualSpeeds_dr_20G_KR2      57
#define sc_x1_speed_override3_actualSpeeds_dr_20G_CR2      58

/****************************************************************************
 * Enums: sc_x1_speed_override3_actualSpeedsMisc1
 */
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x1_speed_override3_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x1_speed_override3_IndLaneModes
 */
#define sc_x1_speed_override3_IndLaneModes_SWSDR_div2      0
#define sc_x1_speed_override3_IndLaneModes_SWSDR_div1      1
#define sc_x1_speed_override3_IndLaneModes_DWSDR_div2      2
#define sc_x1_speed_override3_IndLaneModes_DWSDR_div1      3

/****************************************************************************
 * Enums: sc_x1_speed_override3_prbsSelect
 */
#define sc_x1_speed_override3_prbsSelect_prbs7             0
#define sc_x1_speed_override3_prbsSelect_prbs15            1
#define sc_x1_speed_override3_prbsSelect_prbs23            2
#define sc_x1_speed_override3_prbsSelect_prbs31            3

/****************************************************************************
 * Enums: sc_x1_speed_override3_vcoDivider
 */
#define sc_x1_speed_override3_vcoDivider_div32             0
#define sc_x1_speed_override3_vcoDivider_div36             1
#define sc_x1_speed_override3_vcoDivider_div40             2
#define sc_x1_speed_override3_vcoDivider_div42             3
#define sc_x1_speed_override3_vcoDivider_div48             4
#define sc_x1_speed_override3_vcoDivider_div50             5
#define sc_x1_speed_override3_vcoDivider_div52             6
#define sc_x1_speed_override3_vcoDivider_div54             7
#define sc_x1_speed_override3_vcoDivider_div60             8
#define sc_x1_speed_override3_vcoDivider_div64             9
#define sc_x1_speed_override3_vcoDivider_div66             10
#define sc_x1_speed_override3_vcoDivider_div68             11
#define sc_x1_speed_override3_vcoDivider_div70             12
#define sc_x1_speed_override3_vcoDivider_div80             13
#define sc_x1_speed_override3_vcoDivider_div92             14
#define sc_x1_speed_override3_vcoDivider_div100            15

/****************************************************************************
 * Enums: sc_x1_speed_override3_refClkSelect
 */
#define sc_x1_speed_override3_refClkSelect_clk_25MHz       0
#define sc_x1_speed_override3_refClkSelect_clk_100MHz      1
#define sc_x1_speed_override3_refClkSelect_clk_125MHz      2
#define sc_x1_speed_override3_refClkSelect_clk_156p25MHz   3
#define sc_x1_speed_override3_refClkSelect_clk_187p5MHz    4
#define sc_x1_speed_override3_refClkSelect_clk_161p25Mhz   5
#define sc_x1_speed_override3_refClkSelect_clk_50Mhz       6
#define sc_x1_speed_override3_refClkSelect_clk_106p25Mhz   7

/****************************************************************************
 * Enums: sc_x1_speed_override3_aerMMDdevTypeSelect
 */
#define sc_x1_speed_override3_aerMMDdevTypeSelect_combo_core 0
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PMA_PMD  1
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PCS      3
#define sc_x1_speed_override3_aerMMDdevTypeSelect_PHY      4
#define sc_x1_speed_override3_aerMMDdevTypeSelect_DTE      5
#define sc_x1_speed_override3_aerMMDdevTypeSelect_CL73_AN  7

/****************************************************************************
 * Enums: sc_x1_speed_override3_aerMMDportSelect
 */
#define sc_x1_speed_override3_aerMMDportSelect_ln0         0
#define sc_x1_speed_override3_aerMMDportSelect_ln1         1
#define sc_x1_speed_override3_aerMMDportSelect_ln2         2
#define sc_x1_speed_override3_aerMMDportSelect_ln3         3
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln0_1  512
#define sc_x1_speed_override3_aerMMDportSelect_BCST_ln2_3  513

/****************************************************************************
 * Enums: sc_x1_speed_override3_firmwareModeSelect
 */
#define sc_x1_speed_override3_firmwareModeSelect_DEFAULT   0
#define sc_x1_speed_override3_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x1_speed_override3_firmwareModeSelect_SFP_DAC   2
#define sc_x1_speed_override3_firmwareModeSelect_XLAUI     3
#define sc_x1_speed_override3_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x1_speed_override3_tempIdxSelect
 */
#define sc_x1_speed_override3_tempIdxSelect_LTE__22p9C     15
#define sc_x1_speed_override3_tempIdxSelect_LTE__12p6C     14
#define sc_x1_speed_override3_tempIdxSelect_LTE__3p0C      13
#define sc_x1_speed_override3_tempIdxSelect_LTE_6p7C       12
#define sc_x1_speed_override3_tempIdxSelect_LTE_16p4C      11
#define sc_x1_speed_override3_tempIdxSelect_LTE_26p6C      10
#define sc_x1_speed_override3_tempIdxSelect_LTE_36p3C      9
#define sc_x1_speed_override3_tempIdxSelect_LTE_46p0C      8
#define sc_x1_speed_override3_tempIdxSelect_LTE_56p2C      7
#define sc_x1_speed_override3_tempIdxSelect_LTE_65p9C      6
#define sc_x1_speed_override3_tempIdxSelect_LTE_75p6C      5
#define sc_x1_speed_override3_tempIdxSelect_LTE_85p3C      4
#define sc_x1_speed_override3_tempIdxSelect_LTE_95p5C      3
#define sc_x1_speed_override3_tempIdxSelect_LTE_105p2C     2
#define sc_x1_speed_override3_tempIdxSelect_LTE_114p9C     1
#define sc_x1_speed_override3_tempIdxSelect_LTE_125p1C     0

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_l
 */
#define sc_x4_control_cl36TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl36TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl36TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl36TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36TxEEEStates_c
 */
#define sc_x4_control_cl36TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl36TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl36TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl36TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_l
 */
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_2        64
#define sc_x4_control_cl49TxEEEStates_l_SCR_RESET_1        32
#define sc_x4_control_cl49TxEEEStates_l_TX_WAKE            16
#define sc_x4_control_cl49TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl49TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl49TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl49TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl49TxEEEStates_c
 */
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_2        6
#define sc_x4_control_cl49TxEEEStates_c_SCR_RESET_1        5
#define sc_x4_control_cl49TxEEEStates_c_TX_WAKE            4
#define sc_x4_control_cl49TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl49TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl49TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl49TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_l
 */
#define sc_x4_control_cl36RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl36RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl36RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl36RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl36RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl36RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl36RxEEEStates_c
 */
#define sc_x4_control_cl36RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl36RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl36RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl36RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl36RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl36RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_l
 */
#define sc_x4_control_cl49RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl49RxEEEStates_l_RX_WTF             16
#define sc_x4_control_cl49RxEEEStates_l_RX_WAKE            8
#define sc_x4_control_cl49RxEEEStates_l_RX_QUIET           4
#define sc_x4_control_cl49RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl49RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl49RxEEEStates_c
 */
#define sc_x4_control_cl49RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl49RxEEEStates_c_RX_WTF             4
#define sc_x4_control_cl49RxEEEStates_c_RX_WAKE            3
#define sc_x4_control_cl49RxEEEStates_c_RX_QUIET           2
#define sc_x4_control_cl49RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl49RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_l
 */
#define sc_x4_control_cl48TxEEEStates_l_TX_REFRESH         8
#define sc_x4_control_cl48TxEEEStates_l_TX_QUIET           4
#define sc_x4_control_cl48TxEEEStates_l_TX_SLEEP           2
#define sc_x4_control_cl48TxEEEStates_l_TX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48TxEEEStates_c
 */
#define sc_x4_control_cl48TxEEEStates_c_TX_REFRESH         3
#define sc_x4_control_cl48TxEEEStates_c_TX_QUIET           2
#define sc_x4_control_cl48TxEEEStates_c_TX_SLEEP           1
#define sc_x4_control_cl48TxEEEStates_c_TX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_l
 */
#define sc_x4_control_cl48RxEEEStates_l_RX_LINK_FAIL       32
#define sc_x4_control_cl48RxEEEStates_l_RX_WAKE            16
#define sc_x4_control_cl48RxEEEStates_l_RX_QUIET           8
#define sc_x4_control_cl48RxEEEStates_l_RX_DEACT           4
#define sc_x4_control_cl48RxEEEStates_l_RX_SLEEP           2
#define sc_x4_control_cl48RxEEEStates_l_RX_ACTIVE          1

/****************************************************************************
 * Enums: sc_x4_control_cl48RxEEEStates_c
 */
#define sc_x4_control_cl48RxEEEStates_c_RX_LINK_FAIL       5
#define sc_x4_control_cl48RxEEEStates_c_RX_WAKE            4
#define sc_x4_control_cl48RxEEEStates_c_RX_QUIET           3
#define sc_x4_control_cl48RxEEEStates_c_RX_DEACT           2
#define sc_x4_control_cl48RxEEEStates_c_RX_SLEEP           1
#define sc_x4_control_cl48RxEEEStates_c_RX_ACTIVE          0

/****************************************************************************
 * Enums: sc_x4_control_IQP_Options
 */
#define sc_x4_control_IQP_Options_i50uA                    0
#define sc_x4_control_IQP_Options_i100uA                   1
#define sc_x4_control_IQP_Options_i150uA                   2
#define sc_x4_control_IQP_Options_i200uA                   3
#define sc_x4_control_IQP_Options_i250uA                   4
#define sc_x4_control_IQP_Options_i300uA                   5
#define sc_x4_control_IQP_Options_i350uA                   6
#define sc_x4_control_IQP_Options_i400uA                   7
#define sc_x4_control_IQP_Options_i450uA                   8
#define sc_x4_control_IQP_Options_i500uA                   9
#define sc_x4_control_IQP_Options_i550uA                   10
#define sc_x4_control_IQP_Options_i600uA                   11
#define sc_x4_control_IQP_Options_i650uA                   12
#define sc_x4_control_IQP_Options_i700uA                   13
#define sc_x4_control_IQP_Options_i750uA                   14
#define sc_x4_control_IQP_Options_i800uA                   15

/****************************************************************************
 * Enums: sc_x4_control_IDriver_Options
 */
#define sc_x4_control_IDriver_Options_v680mV               0
#define sc_x4_control_IDriver_Options_v730mV               1
#define sc_x4_control_IDriver_Options_v780mV               2
#define sc_x4_control_IDriver_Options_v830mV               3
#define sc_x4_control_IDriver_Options_v880mV               4
#define sc_x4_control_IDriver_Options_v930mV               5
#define sc_x4_control_IDriver_Options_v980mV               6
#define sc_x4_control_IDriver_Options_v1010mV              7
#define sc_x4_control_IDriver_Options_v1040mV              8
#define sc_x4_control_IDriver_Options_v1060mV              9
#define sc_x4_control_IDriver_Options_v1070mV              10
#define sc_x4_control_IDriver_Options_v1080mV              11
#define sc_x4_control_IDriver_Options_v1085mV              12
#define sc_x4_control_IDriver_Options_v1090mV              13
#define sc_x4_control_IDriver_Options_v1095mV              14
#define sc_x4_control_IDriver_Options_v1100mV              15

/****************************************************************************
 * Enums: sc_x4_control_operationModes
 */
#define sc_x4_control_operationModes_XGXS                  0
#define sc_x4_control_operationModes_XGXG_nCC              1
#define sc_x4_control_operationModes_Indlane_OS8           4
#define sc_x4_control_operationModes_IndLane_OS5           5
#define sc_x4_control_operationModes_PCI                   7
#define sc_x4_control_operationModes_XGXS_nLQ              8
#define sc_x4_control_operationModes_XGXS_nLQnCC           9
#define sc_x4_control_operationModes_PBypass               10
#define sc_x4_control_operationModes_PBypass_nDSK          11
#define sc_x4_control_operationModes_ComboCoreMode         12
#define sc_x4_control_operationModes_Clocks_off            15

/****************************************************************************
 * Enums: sc_x4_control_synce_enum
 */
#define sc_x4_control_synce_enum_SYNCE_NO_DIV              0
#define sc_x4_control_synce_enum_SYNCE_DIV_7               1
#define sc_x4_control_synce_enum_SYNCE_DIV_11              2

/****************************************************************************
 * Enums: sc_x4_control_operationSpeeds
 */
#define sc_x4_control_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x4_control_operationSpeeds_SPEED_1000M_10p3125  55
#define sc_x4_control_operationSpeeds_SPEED_100M_10p3125   54
#define sc_x4_control_operationSpeeds_SPEED_10M_10p3125    53
#define sc_x4_control_operationSpeeds_SPEED_10p5G_X4       50
#define sc_x4_control_operationSpeeds_SPEED_5G_KR1         49
#define sc_x4_control_operationSpeeds_SPEED_127G_X12       39
#define sc_x4_control_operationSpeeds_SPEED_120G_X12       38
#define sc_x4_control_operationSpeeds_SPEED_107G_X10       37
#define sc_x4_control_operationSpeeds_SPEED_100G_CR10      36
#define sc_x4_control_operationSpeeds_SPEED_42G_X4         35
#define sc_x4_control_operationSpeeds_SPEED_40G_CR4        34
#define sc_x4_control_operationSpeeds_SPEED_40G_KR4        33
#define sc_x4_control_operationSpeeds_SPEED_21G_X2         32
#define sc_x4_control_operationSpeeds_SPEED_20G_CR2        31
#define sc_x4_control_operationSpeeds_SPEED_20G_KR2        30
#define sc_x4_control_operationSpeeds_SPEED_10p6_X1        29
#define sc_x4_control_operationSpeeds_SPEED_10G_KR1        28
#define sc_x4_control_operationSpeeds_SPEED_40G_X4         27
#define sc_x4_control_operationSpeeds_SPEED_20G_X2         26
#define sc_x4_control_operationSpeeds_SPEED_20G_CX2        25
#define sc_x4_control_operationSpeeds_SPEED_31p5G_KR4      24
#define sc_x4_control_operationSpeeds_SPEED_31p5G_X4       23
#define sc_x4_control_operationSpeeds_SPEED_15p75G_X2      22
#define sc_x4_control_operationSpeeds_SPEED_25p45G_X4      21
#define sc_x4_control_operationSpeeds_SPEED_12p7G_X2       20
#define sc_x4_control_operationSpeeds_SPEED_21G_X4         19
#define sc_x4_control_operationSpeeds_SPEED_10p5G_X2       18
#define sc_x4_control_operationSpeeds_SPEED_20G_X4         17
#define sc_x4_control_operationSpeeds_SPEED_10G_X2         16
#define sc_x4_control_operationSpeeds_SPEED_10G_CX2        15
#define sc_x4_control_operationSpeeds_SPEED_20G_CX4        14
#define sc_x4_control_operationSpeeds_SPEED_16G_X4         13
#define sc_x4_control_operationSpeeds_SPEED_15G_X4         12
#define sc_x4_control_operationSpeeds_SPEED_13G_X4         11
#define sc_x4_control_operationSpeeds_SPEED_10G_X4         10
#define sc_x4_control_operationSpeeds_SPEED_10G_KX4        9
#define sc_x4_control_operationSpeeds_SPEED_10G_CX4        8
#define sc_x4_control_operationSpeeds_SPEED_5G_X1          7
#define sc_x4_control_operationSpeeds_SPEED_2p5G_X1        6
#define sc_x4_control_operationSpeeds_SPEED_1G_KX1         5
#define sc_x4_control_operationSpeeds_SPEED_1G_CX1         4
#define sc_x4_control_operationSpeeds_SPEED_1000M          3
#define sc_x4_control_operationSpeeds_SPEED_100M           2
#define sc_x4_control_operationSpeeds_SPEED_10M            1

/****************************************************************************
 * Enums: sc_x4_control_actualSpeeds
 */
#define sc_x4_control_actualSpeeds_dr_10M                  0
#define sc_x4_control_actualSpeeds_dr_100M                 1
#define sc_x4_control_actualSpeeds_dr_1G                   2
#define sc_x4_control_actualSpeeds_dr_2p5G                 3
#define sc_x4_control_actualSpeeds_dr_5G_X4                4
#define sc_x4_control_actualSpeeds_dr_6G_X4                5
#define sc_x4_control_actualSpeeds_dr_10G_HiG              6
#define sc_x4_control_actualSpeeds_dr_10G_CX4              7
#define sc_x4_control_actualSpeeds_dr_12G_HiG              8
#define sc_x4_control_actualSpeeds_dr_12p5G_X4             9
#define sc_x4_control_actualSpeeds_dr_13G_X4               10
#define sc_x4_control_actualSpeeds_dr_15G_X4               11
#define sc_x4_control_actualSpeeds_dr_16G_X4               12
#define sc_x4_control_actualSpeeds_dr_1G_KX                13
#define sc_x4_control_actualSpeeds_dr_10G_KX4              14
#define sc_x4_control_actualSpeeds_dr_10G_KR               15
#define sc_x4_control_actualSpeeds_dr_5G                   16
#define sc_x4_control_actualSpeeds_dr_6p4G                 17
#define sc_x4_control_actualSpeeds_dr_20G_X4               18
#define sc_x4_control_actualSpeeds_dr_21G_X4               19
#define sc_x4_control_actualSpeeds_dr_25G_X4               20
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS        21
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS            22
#define sc_x4_control_actualSpeeds_dr_10p5G_HiG_DXGXS      23
#define sc_x4_control_actualSpeeds_dr_10p5G_DXGXS          24
#define sc_x4_control_actualSpeeds_dr_12p773G_HiG_DXGXS    25
#define sc_x4_control_actualSpeeds_dr_12p773G_DXGXS        26
#define sc_x4_control_actualSpeeds_dr_10G_XFI              27
#define sc_x4_control_actualSpeeds_dr_40G                  28
#define sc_x4_control_actualSpeeds_dr_20G_HiG_DXGXS        29
#define sc_x4_control_actualSpeeds_dr_20G_DXGXS            30
#define sc_x4_control_actualSpeeds_dr_10G_SFI              31
#define sc_x4_control_actualSpeeds_dr_31p5G                32
#define sc_x4_control_actualSpeeds_dr_32p7G                33
#define sc_x4_control_actualSpeeds_dr_20G_SCR              34
#define sc_x4_control_actualSpeeds_dr_10G_HiG_DXGXS_SCR    35
#define sc_x4_control_actualSpeeds_dr_10G_DXGXS_SCR        36
#define sc_x4_control_actualSpeeds_dr_12G_R2               37
#define sc_x4_control_actualSpeeds_dr_10G_X2               38
#define sc_x4_control_actualSpeeds_dr_40G_KR4              39
#define sc_x4_control_actualSpeeds_dr_40G_CR4              40
#define sc_x4_control_actualSpeeds_dr_100G_CR10            41
#define sc_x4_control_actualSpeeds_dr_15p75G_DXGXS         44
#define sc_x4_control_actualSpeeds_dr_20G_KR2              57
#define sc_x4_control_actualSpeeds_dr_20G_CR2              58

/****************************************************************************
 * Enums: sc_x4_control_actualSpeedsMisc1
 */
#define sc_x4_control_actualSpeedsMisc1_dr_2500BRCM_X1     16
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X4     17
#define sc_x4_control_actualSpeedsMisc1_dr_6000BRCM_X4     18
#define sc_x4_control_actualSpeedsMisc1_dr_10GHiGig_X4     19
#define sc_x4_control_actualSpeedsMisc1_dr_10GBASE_CX4     20
#define sc_x4_control_actualSpeedsMisc1_dr_12GHiGig_X4     21
#define sc_x4_control_actualSpeedsMisc1_dr_12p5GHiGig_X4   22
#define sc_x4_control_actualSpeedsMisc1_dr_13GHiGig_X4     23
#define sc_x4_control_actualSpeedsMisc1_dr_15GHiGig_X4     24
#define sc_x4_control_actualSpeedsMisc1_dr_16GHiGig_X4     25
#define sc_x4_control_actualSpeedsMisc1_dr_5000BRCM_X1     26
#define sc_x4_control_actualSpeedsMisc1_dr_6363BRCM_X1     27
#define sc_x4_control_actualSpeedsMisc1_dr_20GHiGig_X4     28
#define sc_x4_control_actualSpeedsMisc1_dr_21GHiGig_X4     29
#define sc_x4_control_actualSpeedsMisc1_dr_25p45GHiGig_X4  30
#define sc_x4_control_actualSpeedsMisc1_dr_10G_HiG_DXGXS   31

/****************************************************************************
 * Enums: sc_x4_control_IndLaneModes
 */
#define sc_x4_control_IndLaneModes_SWSDR_div2              0
#define sc_x4_control_IndLaneModes_SWSDR_div1              1
#define sc_x4_control_IndLaneModes_DWSDR_div2              2
#define sc_x4_control_IndLaneModes_DWSDR_div1              3

/****************************************************************************
 * Enums: sc_x4_control_prbsSelect
 */
#define sc_x4_control_prbsSelect_prbs7                     0
#define sc_x4_control_prbsSelect_prbs15                    1
#define sc_x4_control_prbsSelect_prbs23                    2
#define sc_x4_control_prbsSelect_prbs31                    3

/****************************************************************************
 * Enums: sc_x4_control_vcoDivider
 */
#define sc_x4_control_vcoDivider_div32                     0
#define sc_x4_control_vcoDivider_div36                     1
#define sc_x4_control_vcoDivider_div40                     2
#define sc_x4_control_vcoDivider_div42                     3
#define sc_x4_control_vcoDivider_div48                     4
#define sc_x4_control_vcoDivider_div50                     5
#define sc_x4_control_vcoDivider_div52                     6
#define sc_x4_control_vcoDivider_div54                     7
#define sc_x4_control_vcoDivider_div60                     8
#define sc_x4_control_vcoDivider_div64                     9
#define sc_x4_control_vcoDivider_div66                     10
#define sc_x4_control_vcoDivider_div68                     11
#define sc_x4_control_vcoDivider_div70                     12
#define sc_x4_control_vcoDivider_div80                     13
#define sc_x4_control_vcoDivider_div92                     14
#define sc_x4_control_vcoDivider_div100                    15

/****************************************************************************
 * Enums: sc_x4_control_refClkSelect
 */
#define sc_x4_control_refClkSelect_clk_25MHz               0
#define sc_x4_control_refClkSelect_clk_100MHz              1
#define sc_x4_control_refClkSelect_clk_125MHz              2
#define sc_x4_control_refClkSelect_clk_156p25MHz           3
#define sc_x4_control_refClkSelect_clk_187p5MHz            4
#define sc_x4_control_refClkSelect_clk_161p25Mhz           5
#define sc_x4_control_refClkSelect_clk_50Mhz               6
#define sc_x4_control_refClkSelect_clk_106p25Mhz           7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDdevTypeSelect
 */
#define sc_x4_control_aerMMDdevTypeSelect_combo_core       0
#define sc_x4_control_aerMMDdevTypeSelect_PMA_PMD          1
#define sc_x4_control_aerMMDdevTypeSelect_PCS              3
#define sc_x4_control_aerMMDdevTypeSelect_PHY              4
#define sc_x4_control_aerMMDdevTypeSelect_DTE              5
#define sc_x4_control_aerMMDdevTypeSelect_CL73_AN          7

/****************************************************************************
 * Enums: sc_x4_control_aerMMDportSelect
 */
#define sc_x4_control_aerMMDportSelect_ln0                 0
#define sc_x4_control_aerMMDportSelect_ln1                 1
#define sc_x4_control_aerMMDportSelect_ln2                 2
#define sc_x4_control_aerMMDportSelect_ln3                 3
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1_2_3      511
#define sc_x4_control_aerMMDportSelect_BCST_ln0_1          512
#define sc_x4_control_aerMMDportSelect_BCST_ln2_3          513

/****************************************************************************
 * Enums: sc_x4_control_firmwareModeSelect
 */
#define sc_x4_control_firmwareModeSelect_DEFAULT           0
#define sc_x4_control_firmwareModeSelect_SFP_OPT_LR        1
#define sc_x4_control_firmwareModeSelect_SFP_DAC           2
#define sc_x4_control_firmwareModeSelect_XLAUI             3
#define sc_x4_control_firmwareModeSelect_LONG_CH_6G        4

/****************************************************************************
 * Enums: sc_x4_control_tempIdxSelect
 */
#define sc_x4_control_tempIdxSelect_LTE__22p9C             15
#define sc_x4_control_tempIdxSelect_LTE__12p6C             14
#define sc_x4_control_tempIdxSelect_LTE__3p0C              13
#define sc_x4_control_tempIdxSelect_LTE_6p7C               12
#define sc_x4_control_tempIdxSelect_LTE_16p4C              11
#define sc_x4_control_tempIdxSelect_LTE_26p6C              10
#define sc_x4_control_tempIdxSelect_LTE_36p3C              9
#define sc_x4_control_tempIdxSelect_LTE_46p0C              8
#define sc_x4_control_tempIdxSelect_LTE_56p2C              7
#define sc_x4_control_tempIdxSelect_LTE_65p9C              6
#define sc_x4_control_tempIdxSelect_LTE_75p6C              5
#define sc_x4_control_tempIdxSelect_LTE_85p3C              4
#define sc_x4_control_tempIdxSelect_LTE_95p5C              3
#define sc_x4_control_tempIdxSelect_LTE_105p2C             2
#define sc_x4_control_tempIdxSelect_LTE_114p9C             1
#define sc_x4_control_tempIdxSelect_LTE_125p1C             0

/****************************************************************************
 * Enums: sc_x4_control_sc_seq_status
 */
#define sc_x4_control_sc_seq_status_START                  32768
#define sc_x4_control_sc_seq_status_RESET_PCS              16384
#define sc_x4_control_sc_seq_status_RESET_PMD_LANE         8192
#define sc_x4_control_sc_seq_status_RESET_PMD_PLL          4096
#define sc_x4_control_sc_seq_status_APPLY_SPEED_CFG        2048
#define sc_x4_control_sc_seq_status_WAIT_CFG_DONE          1024
#define sc_x4_control_sc_seq_status_ACTIVATE_PMD           512
#define sc_x4_control_sc_seq_status_WAIT_PLL_RESET         256
#define sc_x4_control_sc_seq_status_PLL_LOCK_FAIL          128
#define sc_x4_control_sc_seq_status_ACTIVATE_TX            64
#define sc_x4_control_sc_seq_status_WAIT_PMD_LOCK          32
#define sc_x4_control_sc_seq_status_ACTIVATE_RX            16
#define sc_x4_control_sc_seq_status_PMD_LOCK_FAIL          8
#define sc_x4_control_sc_seq_status_DONE                   4
#define sc_x4_control_sc_seq_status_STOP                   2
#define sc_x4_control_sc_seq_status_BYPASS                 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_l
 */
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl36TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36TxEEEStates_c
 */
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl36TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_l
 */
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_2 64
#define sc_x4_final_config_status_cl49TxEEEStates_l_SCR_RESET_1 32
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_WAKE 16
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl49TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49TxEEEStates_c
 */
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_2 6
#define sc_x4_final_config_status_cl49TxEEEStates_c_SCR_RESET_1 5
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_WAKE 4
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl49TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_l
 */
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl36RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl36RxEEEStates_c
 */
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl36RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_l
 */
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WTF 16
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_WAKE 8
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_QUIET 4
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl49RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl49RxEEEStates_c
 */
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WTF 4
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_WAKE 3
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_QUIET 2
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl49RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_l
 */
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_REFRESH 8
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_QUIET 4
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_SLEEP 2
#define sc_x4_final_config_status_cl48TxEEEStates_l_TX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48TxEEEStates_c
 */
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_REFRESH 3
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_QUIET 2
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_SLEEP 1
#define sc_x4_final_config_status_cl48TxEEEStates_c_TX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_l
 */
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_LINK_FAIL 32
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_WAKE 16
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_QUIET 8
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_DEACT 4
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_SLEEP 2
#define sc_x4_final_config_status_cl48RxEEEStates_l_RX_ACTIVE 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_cl48RxEEEStates_c
 */
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_LINK_FAIL 5
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_WAKE 4
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_QUIET 3
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_DEACT 2
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_SLEEP 1
#define sc_x4_final_config_status_cl48RxEEEStates_c_RX_ACTIVE 0

/****************************************************************************
 * Enums: sc_x4_final_config_status_IQP_Options
 */
#define sc_x4_final_config_status_IQP_Options_i50uA        0
#define sc_x4_final_config_status_IQP_Options_i100uA       1
#define sc_x4_final_config_status_IQP_Options_i150uA       2
#define sc_x4_final_config_status_IQP_Options_i200uA       3
#define sc_x4_final_config_status_IQP_Options_i250uA       4
#define sc_x4_final_config_status_IQP_Options_i300uA       5
#define sc_x4_final_config_status_IQP_Options_i350uA       6
#define sc_x4_final_config_status_IQP_Options_i400uA       7
#define sc_x4_final_config_status_IQP_Options_i450uA       8
#define sc_x4_final_config_status_IQP_Options_i500uA       9
#define sc_x4_final_config_status_IQP_Options_i550uA       10
#define sc_x4_final_config_status_IQP_Options_i600uA       11
#define sc_x4_final_config_status_IQP_Options_i650uA       12
#define sc_x4_final_config_status_IQP_Options_i700uA       13
#define sc_x4_final_config_status_IQP_Options_i750uA       14
#define sc_x4_final_config_status_IQP_Options_i800uA       15

/****************************************************************************
 * Enums: sc_x4_final_config_status_IDriver_Options
 */
#define sc_x4_final_config_status_IDriver_Options_v680mV   0
#define sc_x4_final_config_status_IDriver_Options_v730mV   1
#define sc_x4_final_config_status_IDriver_Options_v780mV   2
#define sc_x4_final_config_status_IDriver_Options_v830mV   3
#define sc_x4_final_config_status_IDriver_Options_v880mV   4
#define sc_x4_final_config_status_IDriver_Options_v930mV   5
#define sc_x4_final_config_status_IDriver_Options_v980mV   6
#define sc_x4_final_config_status_IDriver_Options_v1010mV  7
#define sc_x4_final_config_status_IDriver_Options_v1040mV  8
#define sc_x4_final_config_status_IDriver_Options_v1060mV  9
#define sc_x4_final_config_status_IDriver_Options_v1070mV  10
#define sc_x4_final_config_status_IDriver_Options_v1080mV  11
#define sc_x4_final_config_status_IDriver_Options_v1085mV  12
#define sc_x4_final_config_status_IDriver_Options_v1090mV  13
#define sc_x4_final_config_status_IDriver_Options_v1095mV  14
#define sc_x4_final_config_status_IDriver_Options_v1100mV  15

/****************************************************************************
 * Enums: sc_x4_final_config_status_operationModes
 */
#define sc_x4_final_config_status_operationModes_XGXS      0
#define sc_x4_final_config_status_operationModes_XGXG_nCC  1
#define sc_x4_final_config_status_operationModes_Indlane_OS8 4
#define sc_x4_final_config_status_operationModes_IndLane_OS5 5
#define sc_x4_final_config_status_operationModes_PCI       7
#define sc_x4_final_config_status_operationModes_XGXS_nLQ  8
#define sc_x4_final_config_status_operationModes_XGXS_nLQnCC 9
#define sc_x4_final_config_status_operationModes_PBypass   10
#define sc_x4_final_config_status_operationModes_PBypass_nDSK 11
#define sc_x4_final_config_status_operationModes_ComboCoreMode 12
#define sc_x4_final_config_status_operationModes_Clocks_off 15

/****************************************************************************
 * Enums: sc_x4_final_config_status_synce_enum
 */
#define sc_x4_final_config_status_synce_enum_SYNCE_NO_DIV  0
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_7   1
#define sc_x4_final_config_status_synce_enum_SYNCE_DIV_11  2

/****************************************************************************
 * Enums: sc_x4_final_config_status_operationSpeeds
 */
#define sc_x4_final_config_status_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M_10p3125 55
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M_10p3125 54
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M_10p3125 53
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p5G_X4 50
#define sc_x4_final_config_status_operationSpeeds_SPEED_5G_KR1 49
#define sc_x4_final_config_status_operationSpeeds_SPEED_127G_X12 39
#define sc_x4_final_config_status_operationSpeeds_SPEED_120G_X12 38
#define sc_x4_final_config_status_operationSpeeds_SPEED_107G_X10 37
#define sc_x4_final_config_status_operationSpeeds_SPEED_100G_CR10 36
#define sc_x4_final_config_status_operationSpeeds_SPEED_42G_X4 35
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_CR4 34
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_KR4 33
#define sc_x4_final_config_status_operationSpeeds_SPEED_21G_X2 32
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CR2 31
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_KR2 30
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p6_X1 29
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_KR1 28
#define sc_x4_final_config_status_operationSpeeds_SPEED_40G_X4 27
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_X2 26
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CX2 25
#define sc_x4_final_config_status_operationSpeeds_SPEED_31p5G_KR4 24
#define sc_x4_final_config_status_operationSpeeds_SPEED_31p5G_X4 23
#define sc_x4_final_config_status_operationSpeeds_SPEED_15p75G_X2 22
#define sc_x4_final_config_status_operationSpeeds_SPEED_25p45G_X4 21
#define sc_x4_final_config_status_operationSpeeds_SPEED_12p7G_X2 20
#define sc_x4_final_config_status_operationSpeeds_SPEED_21G_X4 19
#define sc_x4_final_config_status_operationSpeeds_SPEED_10p5G_X2 18
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_X4 17
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_X2 16
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_CX2 15
#define sc_x4_final_config_status_operationSpeeds_SPEED_20G_CX4 14
#define sc_x4_final_config_status_operationSpeeds_SPEED_16G_X4 13
#define sc_x4_final_config_status_operationSpeeds_SPEED_15G_X4 12
#define sc_x4_final_config_status_operationSpeeds_SPEED_13G_X4 11
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_X4 10
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_KX4 9
#define sc_x4_final_config_status_operationSpeeds_SPEED_10G_CX4 8
#define sc_x4_final_config_status_operationSpeeds_SPEED_5G_X1 7
#define sc_x4_final_config_status_operationSpeeds_SPEED_2p5G_X1 6
#define sc_x4_final_config_status_operationSpeeds_SPEED_1G_KX1 5
#define sc_x4_final_config_status_operationSpeeds_SPEED_1G_CX1 4
#define sc_x4_final_config_status_operationSpeeds_SPEED_1000M 3
#define sc_x4_final_config_status_operationSpeeds_SPEED_100M 2
#define sc_x4_final_config_status_operationSpeeds_SPEED_10M 1

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeeds
 */
#define sc_x4_final_config_status_actualSpeeds_dr_10M      0
#define sc_x4_final_config_status_actualSpeeds_dr_100M     1
#define sc_x4_final_config_status_actualSpeeds_dr_1G       2
#define sc_x4_final_config_status_actualSpeeds_dr_2p5G     3
#define sc_x4_final_config_status_actualSpeeds_dr_5G_X4    4
#define sc_x4_final_config_status_actualSpeeds_dr_6G_X4    5
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG  6
#define sc_x4_final_config_status_actualSpeeds_dr_10G_CX4  7
#define sc_x4_final_config_status_actualSpeeds_dr_12G_HiG  8
#define sc_x4_final_config_status_actualSpeeds_dr_12p5G_X4 9
#define sc_x4_final_config_status_actualSpeeds_dr_13G_X4   10
#define sc_x4_final_config_status_actualSpeeds_dr_15G_X4   11
#define sc_x4_final_config_status_actualSpeeds_dr_16G_X4   12
#define sc_x4_final_config_status_actualSpeeds_dr_1G_KX    13
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KX4  14
#define sc_x4_final_config_status_actualSpeeds_dr_10G_KR   15
#define sc_x4_final_config_status_actualSpeeds_dr_5G       16
#define sc_x4_final_config_status_actualSpeeds_dr_6p4G     17
#define sc_x4_final_config_status_actualSpeeds_dr_20G_X4   18
#define sc_x4_final_config_status_actualSpeeds_dr_21G_X4   19
#define sc_x4_final_config_status_actualSpeeds_dr_25G_X4   20
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS 21
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS 22
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_HiG_DXGXS 23
#define sc_x4_final_config_status_actualSpeeds_dr_10p5G_DXGXS 24
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define sc_x4_final_config_status_actualSpeeds_dr_12p773G_DXGXS 26
#define sc_x4_final_config_status_actualSpeeds_dr_10G_XFI  27
#define sc_x4_final_config_status_actualSpeeds_dr_40G      28
#define sc_x4_final_config_status_actualSpeeds_dr_20G_HiG_DXGXS 29
#define sc_x4_final_config_status_actualSpeeds_dr_20G_DXGXS 30
#define sc_x4_final_config_status_actualSpeeds_dr_10G_SFI  31
#define sc_x4_final_config_status_actualSpeeds_dr_31p5G    32
#define sc_x4_final_config_status_actualSpeeds_dr_32p7G    33
#define sc_x4_final_config_status_actualSpeeds_dr_20G_SCR  34
#define sc_x4_final_config_status_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define sc_x4_final_config_status_actualSpeeds_dr_10G_DXGXS_SCR 36
#define sc_x4_final_config_status_actualSpeeds_dr_12G_R2   37
#define sc_x4_final_config_status_actualSpeeds_dr_10G_X2   38
#define sc_x4_final_config_status_actualSpeeds_dr_40G_KR4  39
#define sc_x4_final_config_status_actualSpeeds_dr_40G_CR4  40
#define sc_x4_final_config_status_actualSpeeds_dr_100G_CR10 41
#define sc_x4_final_config_status_actualSpeeds_dr_15p75G_DXGXS 44
#define sc_x4_final_config_status_actualSpeeds_dr_20G_KR2  57
#define sc_x4_final_config_status_actualSpeeds_dr_20G_CR2  58

/****************************************************************************
 * Enums: sc_x4_final_config_status_actualSpeedsMisc1
 */
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define sc_x4_final_config_status_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: sc_x4_final_config_status_IndLaneModes
 */
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div2  0
#define sc_x4_final_config_status_IndLaneModes_SWSDR_div1  1
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div2  2
#define sc_x4_final_config_status_IndLaneModes_DWSDR_div1  3

/****************************************************************************
 * Enums: sc_x4_final_config_status_prbsSelect
 */
#define sc_x4_final_config_status_prbsSelect_prbs7         0
#define sc_x4_final_config_status_prbsSelect_prbs15        1
#define sc_x4_final_config_status_prbsSelect_prbs23        2
#define sc_x4_final_config_status_prbsSelect_prbs31        3

/****************************************************************************
 * Enums: sc_x4_final_config_status_vcoDivider
 */
#define sc_x4_final_config_status_vcoDivider_div32         0
#define sc_x4_final_config_status_vcoDivider_div36         1
#define sc_x4_final_config_status_vcoDivider_div40         2
#define sc_x4_final_config_status_vcoDivider_div42         3
#define sc_x4_final_config_status_vcoDivider_div48         4
#define sc_x4_final_config_status_vcoDivider_div50         5
#define sc_x4_final_config_status_vcoDivider_div52         6
#define sc_x4_final_config_status_vcoDivider_div54         7
#define sc_x4_final_config_status_vcoDivider_div60         8
#define sc_x4_final_config_status_vcoDivider_div64         9
#define sc_x4_final_config_status_vcoDivider_div66         10
#define sc_x4_final_config_status_vcoDivider_div68         11
#define sc_x4_final_config_status_vcoDivider_div70         12
#define sc_x4_final_config_status_vcoDivider_div80         13
#define sc_x4_final_config_status_vcoDivider_div92         14
#define sc_x4_final_config_status_vcoDivider_div100        15

/****************************************************************************
 * Enums: sc_x4_final_config_status_refClkSelect
 */
#define sc_x4_final_config_status_refClkSelect_clk_25MHz   0
#define sc_x4_final_config_status_refClkSelect_clk_100MHz  1
#define sc_x4_final_config_status_refClkSelect_clk_125MHz  2
#define sc_x4_final_config_status_refClkSelect_clk_156p25MHz 3
#define sc_x4_final_config_status_refClkSelect_clk_187p5MHz 4
#define sc_x4_final_config_status_refClkSelect_clk_161p25Mhz 5
#define sc_x4_final_config_status_refClkSelect_clk_50Mhz   6
#define sc_x4_final_config_status_refClkSelect_clk_106p25Mhz 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDdevTypeSelect
 */
#define sc_x4_final_config_status_aerMMDdevTypeSelect_combo_core 0
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PMA_PMD 1
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PCS  3
#define sc_x4_final_config_status_aerMMDdevTypeSelect_PHY  4
#define sc_x4_final_config_status_aerMMDdevTypeSelect_DTE  5
#define sc_x4_final_config_status_aerMMDdevTypeSelect_CL73_AN 7

/****************************************************************************
 * Enums: sc_x4_final_config_status_aerMMDportSelect
 */
#define sc_x4_final_config_status_aerMMDportSelect_ln0     0
#define sc_x4_final_config_status_aerMMDportSelect_ln1     1
#define sc_x4_final_config_status_aerMMDportSelect_ln2     2
#define sc_x4_final_config_status_aerMMDportSelect_ln3     3
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1_2_3 511
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln0_1 512
#define sc_x4_final_config_status_aerMMDportSelect_BCST_ln2_3 513

/****************************************************************************
 * Enums: sc_x4_final_config_status_firmwareModeSelect
 */
#define sc_x4_final_config_status_firmwareModeSelect_DEFAULT 0
#define sc_x4_final_config_status_firmwareModeSelect_SFP_OPT_LR 1
#define sc_x4_final_config_status_firmwareModeSelect_SFP_DAC 2
#define sc_x4_final_config_status_firmwareModeSelect_XLAUI 3
#define sc_x4_final_config_status_firmwareModeSelect_LONG_CH_6G 4

/****************************************************************************
 * Enums: sc_x4_final_config_status_tempIdxSelect
 */
#define sc_x4_final_config_status_tempIdxSelect_LTE__22p9C 15
#define sc_x4_final_config_status_tempIdxSelect_LTE__12p6C 14
#define sc_x4_final_config_status_tempIdxSelect_LTE__3p0C  13
#define sc_x4_final_config_status_tempIdxSelect_LTE_6p7C   12
#define sc_x4_final_config_status_tempIdxSelect_LTE_16p4C  11
#define sc_x4_final_config_status_tempIdxSelect_LTE_26p6C  10
#define sc_x4_final_config_status_tempIdxSelect_LTE_36p3C  9
#define sc_x4_final_config_status_tempIdxSelect_LTE_46p0C  8
#define sc_x4_final_config_status_tempIdxSelect_LTE_56p2C  7
#define sc_x4_final_config_status_tempIdxSelect_LTE_65p9C  6
#define sc_x4_final_config_status_tempIdxSelect_LTE_75p6C  5
#define sc_x4_final_config_status_tempIdxSelect_LTE_85p3C  4
#define sc_x4_final_config_status_tempIdxSelect_LTE_95p5C  3
#define sc_x4_final_config_status_tempIdxSelect_LTE_105p2C 2
#define sc_x4_final_config_status_tempIdxSelect_LTE_114p9C 1
#define sc_x4_final_config_status_tempIdxSelect_LTE_125p1C 0

/****************************************************************************
 * Enums: tx_x1_status0_tla_pll_status
 */
#define tx_x1_status0_tla_pll_status_INIT                  1
#define tx_x1_status0_tla_pll_status_PLL_LOCKED            2
#define tx_x1_status0_tla_pll_status_RESET_PLL             4
#define tx_x1_status0_tla_pll_status_CHANGE_PLL_MODE       8
#define tx_x1_status0_tla_pll_status_PLL_SWITCH            16

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl36TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl36TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_2    64
#define tx_x4_credit_gen0_cl49TxEEEStates_l_SCR_RESET_1    32
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_WAKE        16
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl49TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_2    6
#define tx_x4_credit_gen0_cl49TxEEEStates_c_SCR_RESET_1    5
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_WAKE        4
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl49TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl36RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl36RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl36RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WTF         16
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_WAKE        8
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_QUIET       4
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl49RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl49RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WTF         4
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_WAKE        3
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_QUIET       2
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl49RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_REFRESH     8
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_QUIET       4
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_SLEEP       2
#define tx_x4_credit_gen0_cl48TxEEEStates_l_TX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48TxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_REFRESH     3
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_QUIET       2
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_SLEEP       1
#define tx_x4_credit_gen0_cl48TxEEEStates_c_TX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_l
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_LINK_FAIL   32
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_WAKE        16
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_QUIET       8
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_DEACT       4
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_SLEEP       2
#define tx_x4_credit_gen0_cl48RxEEEStates_l_RX_ACTIVE      1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_cl48RxEEEStates_c
 */
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_LINK_FAIL   5
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_WAKE        4
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_QUIET       3
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_DEACT       2
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_SLEEP       1
#define tx_x4_credit_gen0_cl48RxEEEStates_c_RX_ACTIVE      0

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IQP_Options
 */
#define tx_x4_credit_gen0_IQP_Options_i50uA                0
#define tx_x4_credit_gen0_IQP_Options_i100uA               1
#define tx_x4_credit_gen0_IQP_Options_i150uA               2
#define tx_x4_credit_gen0_IQP_Options_i200uA               3
#define tx_x4_credit_gen0_IQP_Options_i250uA               4
#define tx_x4_credit_gen0_IQP_Options_i300uA               5
#define tx_x4_credit_gen0_IQP_Options_i350uA               6
#define tx_x4_credit_gen0_IQP_Options_i400uA               7
#define tx_x4_credit_gen0_IQP_Options_i450uA               8
#define tx_x4_credit_gen0_IQP_Options_i500uA               9
#define tx_x4_credit_gen0_IQP_Options_i550uA               10
#define tx_x4_credit_gen0_IQP_Options_i600uA               11
#define tx_x4_credit_gen0_IQP_Options_i650uA               12
#define tx_x4_credit_gen0_IQP_Options_i700uA               13
#define tx_x4_credit_gen0_IQP_Options_i750uA               14
#define tx_x4_credit_gen0_IQP_Options_i800uA               15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IDriver_Options
 */
#define tx_x4_credit_gen0_IDriver_Options_v680mV           0
#define tx_x4_credit_gen0_IDriver_Options_v730mV           1
#define tx_x4_credit_gen0_IDriver_Options_v780mV           2
#define tx_x4_credit_gen0_IDriver_Options_v830mV           3
#define tx_x4_credit_gen0_IDriver_Options_v880mV           4
#define tx_x4_credit_gen0_IDriver_Options_v930mV           5
#define tx_x4_credit_gen0_IDriver_Options_v980mV           6
#define tx_x4_credit_gen0_IDriver_Options_v1010mV          7
#define tx_x4_credit_gen0_IDriver_Options_v1040mV          8
#define tx_x4_credit_gen0_IDriver_Options_v1060mV          9
#define tx_x4_credit_gen0_IDriver_Options_v1070mV          10
#define tx_x4_credit_gen0_IDriver_Options_v1080mV          11
#define tx_x4_credit_gen0_IDriver_Options_v1085mV          12
#define tx_x4_credit_gen0_IDriver_Options_v1090mV          13
#define tx_x4_credit_gen0_IDriver_Options_v1095mV          14
#define tx_x4_credit_gen0_IDriver_Options_v1100mV          15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationModes
 */
#define tx_x4_credit_gen0_operationModes_XGXS              0
#define tx_x4_credit_gen0_operationModes_XGXG_nCC          1
#define tx_x4_credit_gen0_operationModes_Indlane_OS8       4
#define tx_x4_credit_gen0_operationModes_IndLane_OS5       5
#define tx_x4_credit_gen0_operationModes_PCI               7
#define tx_x4_credit_gen0_operationModes_XGXS_nLQ          8
#define tx_x4_credit_gen0_operationModes_XGXS_nLQnCC       9
#define tx_x4_credit_gen0_operationModes_PBypass           10
#define tx_x4_credit_gen0_operationModes_PBypass_nDSK      11
#define tx_x4_credit_gen0_operationModes_ComboCoreMode     12
#define tx_x4_credit_gen0_operationModes_Clocks_off        15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_synce_enum
 */
#define tx_x4_credit_gen0_synce_enum_SYNCE_NO_DIV          0
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_7           1
#define tx_x4_credit_gen0_synce_enum_SYNCE_DIV_11          2

/****************************************************************************
 * Enums: tx_x4_credit_gen0_operationSpeeds
 */
#define tx_x4_credit_gen0_operationSpeeds_SPEED_2p5G_X1_10p3125 56
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M_10p3125 55
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M_10p3125 54
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M_10p3125 53
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p5G_X4   50
#define tx_x4_credit_gen0_operationSpeeds_SPEED_5G_KR1     49
#define tx_x4_credit_gen0_operationSpeeds_SPEED_127G_X12   39
#define tx_x4_credit_gen0_operationSpeeds_SPEED_120G_X12   38
#define tx_x4_credit_gen0_operationSpeeds_SPEED_107G_X10   37
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100G_CR10  36
#define tx_x4_credit_gen0_operationSpeeds_SPEED_42G_X4     35
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_CR4    34
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_KR4    33
#define tx_x4_credit_gen0_operationSpeeds_SPEED_21G_X2     32
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CR2    31
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_KR2    30
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p6_X1    29
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_KR1    28
#define tx_x4_credit_gen0_operationSpeeds_SPEED_40G_X4     27
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_X2     26
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CX2    25
#define tx_x4_credit_gen0_operationSpeeds_SPEED_31p5G_KR4  24
#define tx_x4_credit_gen0_operationSpeeds_SPEED_31p5G_X4   23
#define tx_x4_credit_gen0_operationSpeeds_SPEED_15p75G_X2  22
#define tx_x4_credit_gen0_operationSpeeds_SPEED_25p45G_X4  21
#define tx_x4_credit_gen0_operationSpeeds_SPEED_12p7G_X2   20
#define tx_x4_credit_gen0_operationSpeeds_SPEED_21G_X4     19
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10p5G_X2   18
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_X4     17
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_X2     16
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_CX2    15
#define tx_x4_credit_gen0_operationSpeeds_SPEED_20G_CX4    14
#define tx_x4_credit_gen0_operationSpeeds_SPEED_16G_X4     13
#define tx_x4_credit_gen0_operationSpeeds_SPEED_15G_X4     12
#define tx_x4_credit_gen0_operationSpeeds_SPEED_13G_X4     11
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_X4     10
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_KX4    9
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10G_CX4    8
#define tx_x4_credit_gen0_operationSpeeds_SPEED_5G_X1      7
#define tx_x4_credit_gen0_operationSpeeds_SPEED_2p5G_X1    6
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1G_KX1     5
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1G_CX1     4
#define tx_x4_credit_gen0_operationSpeeds_SPEED_1000M      3
#define tx_x4_credit_gen0_operationSpeeds_SPEED_100M       2
#define tx_x4_credit_gen0_operationSpeeds_SPEED_10M        1

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeeds
 */
#define tx_x4_credit_gen0_actualSpeeds_dr_10M              0
#define tx_x4_credit_gen0_actualSpeeds_dr_100M             1
#define tx_x4_credit_gen0_actualSpeeds_dr_1G               2
#define tx_x4_credit_gen0_actualSpeeds_dr_2p5G             3
#define tx_x4_credit_gen0_actualSpeeds_dr_5G_X4            4
#define tx_x4_credit_gen0_actualSpeeds_dr_6G_X4            5
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG          6
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_CX4          7
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_HiG          8
#define tx_x4_credit_gen0_actualSpeeds_dr_12p5G_X4         9
#define tx_x4_credit_gen0_actualSpeeds_dr_13G_X4           10
#define tx_x4_credit_gen0_actualSpeeds_dr_15G_X4           11
#define tx_x4_credit_gen0_actualSpeeds_dr_16G_X4           12
#define tx_x4_credit_gen0_actualSpeeds_dr_1G_KX            13
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KX4          14
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_KR           15
#define tx_x4_credit_gen0_actualSpeeds_dr_5G               16
#define tx_x4_credit_gen0_actualSpeeds_dr_6p4G             17
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_X4           18
#define tx_x4_credit_gen0_actualSpeeds_dr_21G_X4           19
#define tx_x4_credit_gen0_actualSpeeds_dr_25G_X4           20
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS    21
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS        22
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_HiG_DXGXS  23
#define tx_x4_credit_gen0_actualSpeeds_dr_10p5G_DXGXS      24
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_HiG_DXGXS 25
#define tx_x4_credit_gen0_actualSpeeds_dr_12p773G_DXGXS    26
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_XFI          27
#define tx_x4_credit_gen0_actualSpeeds_dr_40G              28
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_HiG_DXGXS    29
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_DXGXS        30
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_SFI          31
#define tx_x4_credit_gen0_actualSpeeds_dr_31p5G            32
#define tx_x4_credit_gen0_actualSpeeds_dr_32p7G            33
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_SCR          34
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_HiG_DXGXS_SCR 35
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_DXGXS_SCR    36
#define tx_x4_credit_gen0_actualSpeeds_dr_12G_R2           37
#define tx_x4_credit_gen0_actualSpeeds_dr_10G_X2           38
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_KR4          39
#define tx_x4_credit_gen0_actualSpeeds_dr_40G_CR4          40
#define tx_x4_credit_gen0_actualSpeeds_dr_100G_CR10        41
#define tx_x4_credit_gen0_actualSpeeds_dr_15p75G_DXGXS     44
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_KR2          57
#define tx_x4_credit_gen0_actualSpeeds_dr_20G_CR2          58

/****************************************************************************
 * Enums: tx_x4_credit_gen0_actualSpeedsMisc1
 */
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_2500BRCM_X1 16
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X4 17
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6000BRCM_X4 18
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GHiGig_X4 19
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10GBASE_CX4 20
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12GHiGig_X4 21
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_12p5GHiGig_X4 22
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_13GHiGig_X4 23
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_15GHiGig_X4 24
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_16GHiGig_X4 25
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_5000BRCM_X1 26
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_6363BRCM_X1 27
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_20GHiGig_X4 28
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_21GHiGig_X4 29
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_25p45GHiGig_X4 30
#define tx_x4_credit_gen0_actualSpeedsMisc1_dr_10G_HiG_DXGXS 31

/****************************************************************************
 * Enums: tx_x4_credit_gen0_IndLaneModes
 */
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div2          0
#define tx_x4_credit_gen0_IndLaneModes_SWSDR_div1          1
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div2          2
#define tx_x4_credit_gen0_IndLaneModes_DWSDR_div1          3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_prbsSelect
 */
#define tx_x4_credit_gen0_prbsSelect_prbs7                 0
#define tx_x4_credit_gen0_prbsSelect_prbs15                1
#define tx_x4_credit_gen0_prbsSelect_prbs23                2
#define tx_x4_credit_gen0_prbsSelect_prbs31                3

/****************************************************************************
 * Enums: tx_x4_credit_gen0_vcoDivider
 */
#define tx_x4_credit_gen0_vcoDivider_div32                 0
#define tx_x4_credit_gen0_vcoDivider_div36                 1
#define tx_x4_credit_gen0_vcoDivider_div40                 2
#define tx_x4_credit_gen0_vcoDivider_div42                 3
#define tx_x4_credit_gen0_vcoDivider_div48                 4
#define tx_x4_credit_gen0_vcoDivider_div50                 5
#define tx_x4_credit_gen0_vcoDivider_div52                 6
#define tx_x4_credit_gen0_vcoDivider_div54                 7
#define tx_x4_credit_gen0_vcoDivider_div60                 8
#define tx_x4_credit_gen0_vcoDivider_div64                 9
#define tx_x4_credit_gen0_vcoDivider_div66                 10
#define tx_x4_credit_gen0_vcoDivider_div68                 11
#define tx_x4_credit_gen0_vcoDivider_div70                 12
#define tx_x4_credit_gen0_vcoDivider_div80                 13
#define tx_x4_credit_gen0_vcoDivider_div92                 14
#define tx_x4_credit_gen0_vcoDivider_div100                15

/****************************************************************************
 * Enums: tx_x4_credit_gen0_refClkSelect
 */
#define tx_x4_credit_gen0_refClkSelect_clk_25MHz           0
#define tx_x4_credit_gen0_refClkSelect_clk_100MHz          1
#define tx_x4_credit_gen0_refClkSelect_clk_125MHz          2
#define tx_x4_credit_gen0_refClkSelect_clk_156p25MHz       3
#define tx_x4_credit_gen0_refClkSelect_clk_187p5MHz        4
#define tx_x4_credit_gen0_refClkSelect_clk_161p25Mhz       5
#define tx_x4_credit_gen0_refClkSelect_clk_50Mhz           6
#define tx_x4_credit_gen0_refClkSelect_clk_106p25Mhz       7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDdevTypeSelect
 */
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_combo_core   0
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PMA_PMD      1
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PCS          3
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_PHY          4
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_DTE          5
#define tx_x4_credit_gen0_aerMMDdevTypeSelect_CL73_AN      7

/****************************************************************************
 * Enums: tx_x4_credit_gen0_aerMMDportSelect
 */
#define tx_x4_credit_gen0_aerMMDportSelect_ln0             0
#define tx_x4_credit_gen0_aerMMDportSelect_ln1             1
#define tx_x4_credit_gen0_aerMMDportSelect_ln2             2
#define tx_x4_credit_gen0_aerMMDportSelect_ln3             3
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1_2_3  511
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln0_1      512
#define tx_x4_credit_gen0_aerMMDportSelect_BCST_ln2_3      513

/****************************************************************************
 * Enums: tx_x4_credit_gen0_firmwareModeSelect
 */
#define tx_x4_credit_gen0_firmwareModeSelect_DEFAULT       0
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_OPT_LR    1
#define tx_x4_credit_gen0_firmwareModeSelect_SFP_DAC       2
#define tx_x4_credit_gen0_firmwareModeSelect_XLAUI         3
#define tx_x4_credit_gen0_firmwareModeSelect_LONG_CH_6G    4

/****************************************************************************
 * Enums: tx_x4_credit_gen0_tempIdxSelect
 */
#define tx_x4_credit_gen0_tempIdxSelect_LTE__22p9C         15
#define tx_x4_credit_gen0_tempIdxSelect_LTE__12p6C         14
#define tx_x4_credit_gen0_tempIdxSelect_LTE__3p0C          13
#define tx_x4_credit_gen0_tempIdxSelect_LTE_6p7C           12
#define tx_x4_credit_gen0_tempIdxSelect_LTE_16p4C          11
#define tx_x4_credit_gen0_tempIdxSelect_LTE_26p6C          10
#define tx_x4_credit_gen0_tempIdxSelect_LTE_36p3C          9
#define tx_x4_credit_gen0_tempIdxSelect_LTE_46p0C          8
#define tx_x4_credit_gen0_tempIdxSelect_LTE_56p2C          7
#define tx_x4_credit_gen0_tempIdxSelect_LTE_65p9C          6
#define tx_x4_credit_gen0_tempIdxSelect_LTE_75p6C          5
#define tx_x4_credit_gen0_tempIdxSelect_LTE_85p3C          4
#define tx_x4_credit_gen0_tempIdxSelect_LTE_95p5C          3
#define tx_x4_credit_gen0_tempIdxSelect_LTE_105p2C         2
#define tx_x4_credit_gen0_tempIdxSelect_LTE_114p9C         1
#define tx_x4_credit_gen0_tempIdxSelect_LTE_125p1C         0

/****************************************************************************
 * TSCE_IEEE_CL22_CL22_B0
 */
/****************************************************************************
 * CL22_B0 :: phyid2
 */
/* CL22_B0 :: phyid2 :: regid1 [15:00] */
#define CL22_B0_PHYID2_REGID1_MASK                                 0xffff
#define CL22_B0_PHYID2_REGID1_ALIGN                                0
#define CL22_B0_PHYID2_REGID1_BITS                                 16
#define CL22_B0_PHYID2_REGID1_SHIFT                                0


/****************************************************************************
 * CL22_B0 :: phyid3
 */
/* CL22_B0 :: phyid3 :: regid2 [15:00] */
#define CL22_B0_PHYID3_REGID2_MASK                                 0xffff
#define CL22_B0_PHYID3_REGID2_ALIGN                                0
#define CL22_B0_PHYID3_REGID2_BITS                                 16
#define CL22_B0_PHYID3_REGID2_SHIFT                                0


/****************************************************************************
 * TSCE_TSCE_USER1_Main0
 */
/****************************************************************************
 * Main0 :: setup
 */
/* Main0 :: setup :: refclk_sel [15:13] */
#define MAIN0_SETUP_REFCLK_SEL_MASK                                0xe000
#define MAIN0_SETUP_REFCLK_SEL_ALIGN                               0
#define MAIN0_SETUP_REFCLK_SEL_BITS                                3
#define MAIN0_SETUP_REFCLK_SEL_SHIFT                               13
#define MAIN0_SETUP_REFCLK_SEL_clk_25MHz                           0
#define MAIN0_SETUP_REFCLK_SEL_clk_100MHz                          1
#define MAIN0_SETUP_REFCLK_SEL_clk_125MHz                          2
#define MAIN0_SETUP_REFCLK_SEL_clk_156p25MHz                       3
#define MAIN0_SETUP_REFCLK_SEL_clk_187p5MHz                        4
#define MAIN0_SETUP_REFCLK_SEL_clk_161p25Mhz                       5
#define MAIN0_SETUP_REFCLK_SEL_clk_50Mhz                           6
#define MAIN0_SETUP_REFCLK_SEL_clk_106p25Mhz                       7

/* Main0 :: setup :: cl37_high_vco [12:12] */
#define MAIN0_SETUP_CL37_HIGH_VCO_MASK                             0x1000
#define MAIN0_SETUP_CL37_HIGH_VCO_ALIGN                            0
#define MAIN0_SETUP_CL37_HIGH_VCO_BITS                             1
#define MAIN0_SETUP_CL37_HIGH_VCO_SHIFT                            12

/* Main0 :: setup :: cl73_low_vco [11:11] */
#define MAIN0_SETUP_CL73_LOW_VCO_MASK                              0x0800
#define MAIN0_SETUP_CL73_LOW_VCO_ALIGN                             0
#define MAIN0_SETUP_CL73_LOW_VCO_BITS                              1
#define MAIN0_SETUP_CL73_LOW_VCO_SHIFT                             11

/* Main0 :: setup :: pll_reset_en [10:10] */
#define MAIN0_SETUP_PLL_RESET_EN_MASK                              0x0400
#define MAIN0_SETUP_PLL_RESET_EN_ALIGN                             0
#define MAIN0_SETUP_PLL_RESET_EN_BITS                              1
#define MAIN0_SETUP_PLL_RESET_EN_SHIFT                             10

/* Main0 :: setup :: master_port_num [09:08] */
#define MAIN0_SETUP_MASTER_PORT_NUM_MASK                           0x0300
#define MAIN0_SETUP_MASTER_PORT_NUM_ALIGN                          0
#define MAIN0_SETUP_MASTER_PORT_NUM_BITS                           2
#define MAIN0_SETUP_MASTER_PORT_NUM_SHIFT                          8

/* Main0 :: setup :: reserved0 [07:07] */
#define MAIN0_SETUP_RESERVED0_MASK                                 0x0080
#define MAIN0_SETUP_RESERVED0_ALIGN                                0
#define MAIN0_SETUP_RESERVED0_BITS                                 1
#define MAIN0_SETUP_RESERVED0_SHIFT                                7

/* Main0 :: setup :: port_mode_sel [06:04] */
#define MAIN0_SETUP_PORT_MODE_SEL_MASK                             0x0070
#define MAIN0_SETUP_PORT_MODE_SEL_ALIGN                            0
#define MAIN0_SETUP_PORT_MODE_SEL_BITS                             3
#define MAIN0_SETUP_PORT_MODE_SEL_SHIFT                            4

/* Main0 :: setup :: single_port_mode [03:03] */
#define MAIN0_SETUP_SINGLE_PORT_MODE_MASK                          0x0008
#define MAIN0_SETUP_SINGLE_PORT_MODE_ALIGN                         0
#define MAIN0_SETUP_SINGLE_PORT_MODE_BITS                          1
#define MAIN0_SETUP_SINGLE_PORT_MODE_SHIFT                         3

/* Main0 :: setup :: stand_alone_mode [02:02] */
#define MAIN0_SETUP_STAND_ALONE_MODE_MASK                          0x0004
#define MAIN0_SETUP_STAND_ALONE_MODE_ALIGN                         0
#define MAIN0_SETUP_STAND_ALONE_MODE_BITS                          1
#define MAIN0_SETUP_STAND_ALONE_MODE_SHIFT                         2

/* Main0 :: setup :: reserved1 [01:00] */
#define MAIN0_SETUP_RESERVED1_MASK                                 0x0003
#define MAIN0_SETUP_RESERVED1_ALIGN                                0
#define MAIN0_SETUP_RESERVED1_BITS                                 2
#define MAIN0_SETUP_RESERVED1_SHIFT                                0


/****************************************************************************
 * Main0 :: synce_control
 */
/* Main0 :: synce_control :: reserved0 [15:08] */
#define MAIN0_SYNCE_CONTROL_RESERVED0_MASK                         0xff00
#define MAIN0_SYNCE_CONTROL_RESERVED0_ALIGN                        0
#define MAIN0_SYNCE_CONTROL_RESERVED0_BITS                         8
#define MAIN0_SYNCE_CONTROL_RESERVED0_SHIFT                        8

/* Main0 :: synce_control :: synce_mode_phy_ln3 [07:06] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_MASK                0x00c0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_ALIGN               0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_BITS                2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_SHIFT               6
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_SYNCE_NO_DIV        0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_SYNCE_DIV_7         1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN3_SYNCE_DIV_11        2

/* Main0 :: synce_control :: synce_mode_phy_ln2 [05:04] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_MASK                0x0030
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_ALIGN               0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_BITS                2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_SHIFT               4
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_SYNCE_NO_DIV        0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_SYNCE_DIV_7         1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN2_SYNCE_DIV_11        2

/* Main0 :: synce_control :: synce_mode_phy_ln1 [03:02] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_MASK                0x000c
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_ALIGN               0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_BITS                2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_SHIFT               2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_SYNCE_NO_DIV        0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_SYNCE_DIV_7         1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN1_SYNCE_DIV_11        2

/* Main0 :: synce_control :: synce_mode_phy_ln0 [01:00] */
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_MASK                0x0003
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_ALIGN               0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_BITS                2
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_SHIFT               0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_SYNCE_NO_DIV        0
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_SYNCE_DIV_7         1
#define MAIN0_SYNCE_CONTROL_SYNCE_MODE_PHY_LN0_SYNCE_DIV_11        2


/****************************************************************************
 * Main0 :: lane_swap
 */
/* Main0 :: lane_swap :: reserved0 [15:08] */
#define MAIN0_LANE_SWAP_RESERVED0_MASK                             0xff00
#define MAIN0_LANE_SWAP_RESERVED0_ALIGN                            0
#define MAIN0_LANE_SWAP_RESERVED0_BITS                             8
#define MAIN0_LANE_SWAP_RESERVED0_SHIFT                            8

/* Main0 :: lane_swap :: log3_to_phy_lnswap_sel [07:06] */
#define MAIN0_LANE_SWAP_LOG3_TO_PHY_LNSWAP_SEL_MASK                0x00c0
#define MAIN0_LANE_SWAP_LOG3_TO_PHY_LNSWAP_SEL_ALIGN               0
#define MAIN0_LANE_SWAP_LOG3_TO_PHY_LNSWAP_SEL_BITS                2
#define MAIN0_LANE_SWAP_LOG3_TO_PHY_LNSWAP_SEL_SHIFT               6

/* Main0 :: lane_swap :: log2_to_phy_lnswap_sel [05:04] */
#define MAIN0_LANE_SWAP_LOG2_TO_PHY_LNSWAP_SEL_MASK                0x0030
#define MAIN0_LANE_SWAP_LOG2_TO_PHY_LNSWAP_SEL_ALIGN               0
#define MAIN0_LANE_SWAP_LOG2_TO_PHY_LNSWAP_SEL_BITS                2
#define MAIN0_LANE_SWAP_LOG2_TO_PHY_LNSWAP_SEL_SHIFT               4

/* Main0 :: lane_swap :: log1_to_phy_lnswap_sel [03:02] */
#define MAIN0_LANE_SWAP_LOG1_TO_PHY_LNSWAP_SEL_MASK                0x000c
#define MAIN0_LANE_SWAP_LOG1_TO_PHY_LNSWAP_SEL_ALIGN               0
#define MAIN0_LANE_SWAP_LOG1_TO_PHY_LNSWAP_SEL_BITS                2
#define MAIN0_LANE_SWAP_LOG1_TO_PHY_LNSWAP_SEL_SHIFT               2

/* Main0 :: lane_swap :: log0_to_phy_lnswap_sel [01:00] */
#define MAIN0_LANE_SWAP_LOG0_TO_PHY_LNSWAP_SEL_MASK                0x0003
#define MAIN0_LANE_SWAP_LOG0_TO_PHY_LNSWAP_SEL_ALIGN               0
#define MAIN0_LANE_SWAP_LOG0_TO_PHY_LNSWAP_SEL_BITS                2
#define MAIN0_LANE_SWAP_LOG0_TO_PHY_LNSWAP_SEL_SHIFT               0


/****************************************************************************
 * Main0 :: deviceInPkg5
 */
/* Main0 :: deviceInPkg5 :: reserved0 [15:08] */
#define MAIN0_DEVICEINPKG5_RESERVED0_MASK                          0xff00
#define MAIN0_DEVICEINPKG5_RESERVED0_ALIGN                         0
#define MAIN0_DEVICEINPKG5_RESERVED0_BITS                          8
#define MAIN0_DEVICEINPKG5_RESERVED0_SHIFT                         8

/* Main0 :: deviceInPkg5 :: AN [07:07] */
#define MAIN0_DEVICEINPKG5_AN_MASK                                 0x0080
#define MAIN0_DEVICEINPKG5_AN_ALIGN                                0
#define MAIN0_DEVICEINPKG5_AN_BITS                                 1
#define MAIN0_DEVICEINPKG5_AN_SHIFT                                7

/* Main0 :: deviceInPkg5 :: TC [06:06] */
#define MAIN0_DEVICEINPKG5_TC_MASK                                 0x0040
#define MAIN0_DEVICEINPKG5_TC_ALIGN                                0
#define MAIN0_DEVICEINPKG5_TC_BITS                                 1
#define MAIN0_DEVICEINPKG5_TC_SHIFT                                6

/* Main0 :: deviceInPkg5 :: DTE_XS [05:05] */
#define MAIN0_DEVICEINPKG5_DTE_XS_MASK                             0x0020
#define MAIN0_DEVICEINPKG5_DTE_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_DTE_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_DTE_XS_SHIFT                            5

/* Main0 :: deviceInPkg5 :: PHY_XS [04:04] */
#define MAIN0_DEVICEINPKG5_PHY_XS_MASK                             0x0010
#define MAIN0_DEVICEINPKG5_PHY_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PHY_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PHY_XS_SHIFT                            4

/* Main0 :: deviceInPkg5 :: PCS_XS [03:03] */
#define MAIN0_DEVICEINPKG5_PCS_XS_MASK                             0x0008
#define MAIN0_DEVICEINPKG5_PCS_XS_ALIGN                            0
#define MAIN0_DEVICEINPKG5_PCS_XS_BITS                             1
#define MAIN0_DEVICEINPKG5_PCS_XS_SHIFT                            3

/* Main0 :: deviceInPkg5 :: WIS [02:02] */
#define MAIN0_DEVICEINPKG5_WIS_MASK                                0x0004
#define MAIN0_DEVICEINPKG5_WIS_ALIGN                               0
#define MAIN0_DEVICEINPKG5_WIS_BITS                                1
#define MAIN0_DEVICEINPKG5_WIS_SHIFT                               2

/* Main0 :: deviceInPkg5 :: PMA_PMD [01:01] */
#define MAIN0_DEVICEINPKG5_PMA_PMD_MASK                            0x0002
#define MAIN0_DEVICEINPKG5_PMA_PMD_ALIGN                           0
#define MAIN0_DEVICEINPKG5_PMA_PMD_BITS                            1
#define MAIN0_DEVICEINPKG5_PMA_PMD_SHIFT                           1

/* Main0 :: deviceInPkg5 :: Clause22 [00:00] */
#define MAIN0_DEVICEINPKG5_CLAUSE22_MASK                           0x0001
#define MAIN0_DEVICEINPKG5_CLAUSE22_ALIGN                          0
#define MAIN0_DEVICEINPKG5_CLAUSE22_BITS                           1
#define MAIN0_DEVICEINPKG5_CLAUSE22_SHIFT                          0


/****************************************************************************
 * Main0 :: misc
 */
/* Main0 :: misc :: reserved0 [15:12] */
#define MAIN0_MISC_RESERVED0_MASK                                  0xf000
#define MAIN0_MISC_RESERVED0_ALIGN                                 0
#define MAIN0_MISC_RESERVED0_BITS                                  4
#define MAIN0_MISC_RESERVED0_SHIFT                                 12

/* Main0 :: misc :: cl49_low_latency_en [11:11] */
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_MASK                        0x0800
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_ALIGN                       0
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_BITS                        1
#define MAIN0_MISC_CL49_LOW_LATENCY_EN_SHIFT                       11

/* Main0 :: misc :: cl82_multi_pipe_mode [10:09] */
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_MASK                       0x0600
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_ALIGN                      0
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_BITS                       2
#define MAIN0_MISC_CL82_MULTI_PIPE_MODE_SHIFT                      9

/* Main0 :: misc :: cl82_mld_phys_map [08:07] */
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_MASK                          0x0180
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_ALIGN                         0
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_BITS                          2
#define MAIN0_MISC_CL82_MLD_PHYS_MAP_SHIFT                         7

/* Main0 :: misc :: reserved1 [06:00] */
#define MAIN0_MISC_RESERVED1_MASK                                  0x007f
#define MAIN0_MISC_RESERVED1_ALIGN                                 0
#define MAIN0_MISC_RESERVED1_BITS                                  7
#define MAIN0_MISC_RESERVED1_SHIFT                                 0


/****************************************************************************
 * Main0 :: tick_control_1
 */
/* Main0 :: tick_control_1 :: tick_override [15:15] */
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_MASK                    0x8000
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_ALIGN                   0
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_BITS                    1
#define MAIN0_TICK_CONTROL_1_TICK_OVERRIDE_SHIFT                   15

/* Main0 :: tick_control_1 :: tick_numerator_upper [14:00] */
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_MASK             0x7fff
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_ALIGN            0
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_BITS             15
#define MAIN0_TICK_CONTROL_1_TICK_NUMERATOR_UPPER_SHIFT            0


/****************************************************************************
 * Main0 :: tick_control_0
 */
/* Main0 :: tick_control_0 :: tick_numerator_lower [15:12] */
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_MASK             0xf000
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_ALIGN            0
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_BITS             4
#define MAIN0_TICK_CONTROL_0_TICK_NUMERATOR_LOWER_SHIFT            12

/* Main0 :: tick_control_0 :: tick_denominator [11:02] */
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_MASK                 0x0ffc
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_ALIGN                0
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_BITS                 10
#define MAIN0_TICK_CONTROL_0_TICK_DENOMINATOR_SHIFT                2

/* Main0 :: tick_control_0 :: reserved0 [01:00] */
#define MAIN0_TICK_CONTROL_0_RESERVED0_MASK                        0x0003
#define MAIN0_TICK_CONTROL_0_RESERVED0_ALIGN                       0
#define MAIN0_TICK_CONTROL_0_RESERVED0_BITS                        2
#define MAIN0_TICK_CONTROL_0_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: loopback_control
 */
/* Main0 :: loopback_control :: remote_pcs_loopback_enable [15:12] */
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_MASK     0xf000
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_ALIGN    0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_BITS     4
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PCS_LOOPBACK_ENABLE_SHIFT    12

/* Main0 :: loopback_control :: remote_pmd_loopback_enable [11:08] */
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_MASK     0x0f00
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_ALIGN    0
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_BITS     4
#define MAIN0_LOOPBACK_CONTROL_REMOTE_PMD_LOOPBACK_ENABLE_SHIFT    8

/* Main0 :: loopback_control :: local_pcs_loopback_enable [07:04] */
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_MASK      0x00f0
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_ALIGN     0
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_BITS      4
#define MAIN0_LOOPBACK_CONTROL_LOCAL_PCS_LOOPBACK_ENABLE_SHIFT     4

/* Main0 :: loopback_control :: reserved0 [03:00] */
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_MASK                      0x000f
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_ALIGN                     0
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_BITS                      4
#define MAIN0_LOOPBACK_CONTROL_RESERVED0_SHIFT                     0


/****************************************************************************
 * Main0 :: mdio_broadcast
 */
/* Main0 :: mdio_broadcast :: prtad_bcst [15:11] */
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_MASK                       0xf800
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_ALIGN                      0
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_BITS                       5
#define MAIN0_MDIO_BROADCAST_PRTAD_BCST_SHIFT                      11

/* Main0 :: mdio_broadcast :: multiPRTs_en [10:07] */
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_MASK                     0x0780
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_ALIGN                    0
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_BITS                     4
#define MAIN0_MDIO_BROADCAST_MULTIPRTS_EN_SHIFT                    7

/* Main0 :: mdio_broadcast :: reserved0 [06:00] */
#define MAIN0_MDIO_BROADCAST_RESERVED0_MASK                        0x007f
#define MAIN0_MDIO_BROADCAST_RESERVED0_ALIGN                       0
#define MAIN0_MDIO_BROADCAST_RESERVED0_BITS                        7
#define MAIN0_MDIO_BROADCAST_RESERVED0_SHIFT                       0


/****************************************************************************
 * Main0 :: serdesID
 */
/* Main0 :: serdesID :: rev_letter [15:14] */
#define MAIN0_SERDESID_REV_LETTER_MASK                             0xc000
#define MAIN0_SERDESID_REV_LETTER_ALIGN                            0
#define MAIN0_SERDESID_REV_LETTER_BITS                             2
#define MAIN0_SERDESID_REV_LETTER_SHIFT                            14

/* Main0 :: serdesID :: rev_number [13:11] */
#define MAIN0_SERDESID_REV_NUMBER_MASK                             0x3800
#define MAIN0_SERDESID_REV_NUMBER_ALIGN                            0
#define MAIN0_SERDESID_REV_NUMBER_BITS                             3
#define MAIN0_SERDESID_REV_NUMBER_SHIFT                            11

/* Main0 :: serdesID :: bonding [10:09] */
#define MAIN0_SERDESID_BONDING_MASK                                0x0600
#define MAIN0_SERDESID_BONDING_ALIGN                               0
#define MAIN0_SERDESID_BONDING_BITS                                2
#define MAIN0_SERDESID_BONDING_SHIFT                               9

/* Main0 :: serdesID :: tech_proc [08:06] */
#define MAIN0_SERDESID_TECH_PROC_MASK                              0x01c0
#define MAIN0_SERDESID_TECH_PROC_ALIGN                             0
#define MAIN0_SERDESID_TECH_PROC_BITS                              3
#define MAIN0_SERDESID_TECH_PROC_SHIFT                             6

/* Main0 :: serdesID :: model_number [05:00] */
#define MAIN0_SERDESID_MODEL_NUMBER_MASK                           0x003f
#define MAIN0_SERDESID_MODEL_NUMBER_ALIGN                          0
#define MAIN0_SERDESID_MODEL_NUMBER_BITS                           6
#define MAIN0_SERDESID_MODEL_NUMBER_SHIFT                          0


/****************************************************************************
 * TSCE_TSCE_USER1_pmd_x1
 */
/****************************************************************************
 * pmd_x1 :: control
 */
/* pmd_x1 :: control :: reserved0 [15:09] */
#define PMD_X1_CONTROL_RESERVED0_MASK                              0xfe00
#define PMD_X1_CONTROL_RESERVED0_ALIGN                             0
#define PMD_X1_CONTROL_RESERVED0_BITS                              7
#define PMD_X1_CONTROL_RESERVED0_SHIFT                             9

/* pmd_x1 :: control :: pram_ability [08:08] */
#define PMD_X1_CONTROL_PRAM_ABILITY_MASK                           0x0100
#define PMD_X1_CONTROL_PRAM_ABILITY_ALIGN                          0
#define PMD_X1_CONTROL_PRAM_ABILITY_BITS                           1
#define PMD_X1_CONTROL_PRAM_ABILITY_SHIFT                          8

/* pmd_x1 :: control :: reserved1 [07:02] */
#define PMD_X1_CONTROL_RESERVED1_MASK                              0x00fc
#define PMD_X1_CONTROL_RESERVED1_ALIGN                             0
#define PMD_X1_CONTROL_RESERVED1_BITS                              6
#define PMD_X1_CONTROL_RESERVED1_SHIFT                             2

/* pmd_x1 :: control :: por_h_rstb [01:01] */
#define PMD_X1_CONTROL_POR_H_RSTB_MASK                             0x0002
#define PMD_X1_CONTROL_POR_H_RSTB_ALIGN                            0
#define PMD_X1_CONTROL_POR_H_RSTB_BITS                             1
#define PMD_X1_CONTROL_POR_H_RSTB_SHIFT                            1

/* pmd_x1 :: control :: core_dp_h_rstb [00:00] */
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_MASK                         0x0001
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_ALIGN                        0
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_BITS                         1
#define PMD_X1_CONTROL_CORE_DP_H_RSTB_SHIFT                        0


/****************************************************************************
 * pmd_x1 :: mode
 */
/* pmd_x1 :: mode :: core_mode [15:00] */
#define PMD_X1_MODE_CORE_MODE_MASK                                 0xffff
#define PMD_X1_MODE_CORE_MODE_ALIGN                                0
#define PMD_X1_MODE_CORE_MODE_BITS                                 16
#define PMD_X1_MODE_CORE_MODE_SHIFT                                0


/****************************************************************************
 * pmd_x1 :: status
 */
/* pmd_x1 :: status :: reserved0 [15:02] */
#define PMD_X1_STATUS_RESERVED0_MASK                               0xfffc
#define PMD_X1_STATUS_RESERVED0_ALIGN                              0
#define PMD_X1_STATUS_RESERVED0_BITS                               14
#define PMD_X1_STATUS_RESERVED0_SHIFT                              2

/* pmd_x1 :: status :: tx_clk_vld_sts [01:01] */
#define PMD_X1_STATUS_TX_CLK_VLD_STS_MASK                          0x0002
#define PMD_X1_STATUS_TX_CLK_VLD_STS_ALIGN                         0
#define PMD_X1_STATUS_TX_CLK_VLD_STS_BITS                          1
#define PMD_X1_STATUS_TX_CLK_VLD_STS_SHIFT                         1

/* pmd_x1 :: status :: pll_lock_sts [00:00] */
#define PMD_X1_STATUS_PLL_LOCK_STS_MASK                            0x0001
#define PMD_X1_STATUS_PLL_LOCK_STS_ALIGN                           0
#define PMD_X1_STATUS_PLL_LOCK_STS_BITS                            1
#define PMD_X1_STATUS_PLL_LOCK_STS_SHIFT                           0


/****************************************************************************
 * pmd_x1 :: latch_status
 */
/* pmd_x1 :: latch_status :: reserved0 [15:04] */
#define PMD_X1_LATCH_STATUS_RESERVED0_MASK                         0xfff0
#define PMD_X1_LATCH_STATUS_RESERVED0_ALIGN                        0
#define PMD_X1_LATCH_STATUS_RESERVED0_BITS                         12
#define PMD_X1_LATCH_STATUS_RESERVED0_SHIFT                        4

/* pmd_x1 :: latch_status :: tx_clk_vld_LH [03:03] */
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LH_MASK                     0x0008
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LH_ALIGN                    0
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LH_BITS                     1
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LH_SHIFT                    3

/* pmd_x1 :: latch_status :: tx_clk_vld_LL [02:02] */
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LL_MASK                     0x0004
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LL_ALIGN                    0
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LL_BITS                     1
#define PMD_X1_LATCH_STATUS_TX_CLK_VLD_LL_SHIFT                    2

/* pmd_x1 :: latch_status :: pll_lock_LH [01:01] */
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LH_MASK                       0x0002
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LH_ALIGN                      0
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LH_BITS                       1
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LH_SHIFT                      1

/* pmd_x1 :: latch_status :: pll_lock_LL [00:00] */
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LL_MASK                       0x0001
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LL_ALIGN                      0
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LL_BITS                       1
#define PMD_X1_LATCH_STATUS_PLL_LOCK_LL_SHIFT                      0


/****************************************************************************
 * pmd_x1 :: override
 */
/* pmd_x1 :: override :: reserved0 [15:04] */
#define PMD_X1_OVERRIDE_RESERVED0_MASK                             0xfff0
#define PMD_X1_OVERRIDE_RESERVED0_ALIGN                            0
#define PMD_X1_OVERRIDE_RESERVED0_BITS                             12
#define PMD_X1_OVERRIDE_RESERVED0_SHIFT                            4

/* pmd_x1 :: override :: core_dp_h_rstb_oen [03:03] */
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_MASK                    0x0008
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_ALIGN                   0
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_BITS                    1
#define PMD_X1_OVERRIDE_CORE_DP_H_RSTB_OEN_SHIFT                   3

/* pmd_x1 :: override :: core_mode_oen [02:02] */
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_MASK                         0x0004
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_ALIGN                        0
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_BITS                         1
#define PMD_X1_OVERRIDE_CORE_MODE_OEN_SHIFT                        2

/* pmd_x1 :: override :: tx_clk_vld_ovrd [01:01] */
#define PMD_X1_OVERRIDE_TX_CLK_VLD_OVRD_MASK                       0x0002
#define PMD_X1_OVERRIDE_TX_CLK_VLD_OVRD_ALIGN                      0
#define PMD_X1_OVERRIDE_TX_CLK_VLD_OVRD_BITS                       1
#define PMD_X1_OVERRIDE_TX_CLK_VLD_OVRD_SHIFT                      1

/* pmd_x1 :: override :: pll_lock_ovrd [00:00] */
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_MASK                         0x0001
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_ALIGN                        0
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_BITS                         1
#define PMD_X1_OVERRIDE_PLL_LOCK_OVRD_SHIFT                        0


/****************************************************************************
 * TSCE_TSCE_USER1_PktGen0
 */
/****************************************************************************
 * PktGen0 :: PktGenCtrl1
 */
/* PktGen0 :: PktGenCtrl1 :: number_pkt [15:12] */
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_MASK                        0xf000
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_BITS                        4
#define PKTGEN0_PKTGENCTRL1_NUMBER_PKT_SHIFT                       12

/* PktGen0 :: PktGenCtrl1 :: rx_pkt_check_en [11:11] */
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_MASK                   0x0800
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_ALIGN                  0
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_BITS                   1
#define PKTGEN0_PKTGENCTRL1_RX_PKT_CHECK_EN_SHIFT                  11

/* PktGen0 :: PktGenCtrl1 :: rx_MSBUS_type [10:10] */
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_MASK                     0x0400
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL1_RX_MSBUS_TYPE_SHIFT                    10

/* PktGen0 :: PktGenCtrl1 :: clr_crccnt [09:09] */
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_MASK                        0x0200
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_BITS                        1
#define PKTGEN0_PKTGENCTRL1_CLR_CRCCNT_SHIFT                       9

/* PktGen0 :: PktGenCtrl1 :: rx_port_sel [08:07] */
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_MASK                       0x0180
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_ALIGN                      0
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_BITS                       2
#define PKTGEN0_PKTGENCTRL1_RX_PORT_SEL_SHIFT                      7

/* PktGen0 :: PktGenCtrl1 :: tx_prtp_en [06:06] */
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_MASK                        0x0040
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_BITS                        1
#define PKTGEN0_PKTGENCTRL1_TX_PRTP_EN_SHIFT                       6

/* PktGen0 :: PktGenCtrl1 :: prtp_data_pattern_sel [05:05] */
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_MASK             0x0020
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_ALIGN            0
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_BITS             1
#define PKTGEN0_PKTGENCTRL1_PRTP_DATA_PATTERN_SEL_SHIFT            5

/* PktGen0 :: PktGenCtrl1 :: reserved0 [04:04] */
#define PKTGEN0_PKTGENCTRL1_RESERVED0_MASK                         0x0010
#define PKTGEN0_PKTGENCTRL1_RESERVED0_ALIGN                        0
#define PKTGEN0_PKTGENCTRL1_RESERVED0_BITS                         1
#define PKTGEN0_PKTGENCTRL1_RESERVED0_SHIFT                        4

/* PktGen0 :: PktGenCtrl1 :: lpi_en [03:03] */
#define PKTGEN0_PKTGENCTRL1_LPI_EN_MASK                            0x0008
#define PKTGEN0_PKTGENCTRL1_LPI_EN_ALIGN                           0
#define PKTGEN0_PKTGENCTRL1_LPI_EN_BITS                            1
#define PKTGEN0_PKTGENCTRL1_LPI_EN_SHIFT                           3

/* PktGen0 :: PktGenCtrl1 :: tx_test_port_sel [02:01] */
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_MASK                  0x0006
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_ALIGN                 0
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_BITS                  2
#define PKTGEN0_PKTGENCTRL1_TX_TEST_PORT_SEL_SHIFT                 1

/* PktGen0 :: PktGenCtrl1 :: pkt_or_prtp [00:00] */
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_MASK                       0x0001
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_ALIGN                      0
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_BITS                       1
#define PKTGEN0_PKTGENCTRL1_PKT_OR_PRTP_SHIFT                      0


/****************************************************************************
 * PktGen0 :: PktGenCtrl2
 */
/* PktGen0 :: PktGenCtrl2 :: pktgen_en [15:15] */
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_MASK                         0x8000
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_ALIGN                        0
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_BITS                         1
#define PKTGEN0_PKTGENCTRL2_PKTGEN_EN_SHIFT                        15

/* PktGen0 :: PktGenCtrl2 :: tx_MSBUS_type [14:14] */
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_MASK                     0x4000
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_ALIGN                    0
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_BITS                     1
#define PKTGEN0_PKTGENCTRL2_TX_MSBUS_TYPE_SHIFT                    14

/* PktGen0 :: PktGenCtrl2 :: payload_type [13:11] */
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_MASK                      0x3800
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_ALIGN                     0
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_BITS                      3
#define PKTGEN0_PKTGENCTRL2_PAYLOAD_TYPE_SHIFT                     11

/* PktGen0 :: PktGenCtrl2 :: pkt_size [10:05] */
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_MASK                          0x07e0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_BITS                          6
#define PKTGEN0_PKTGENCTRL2_PKT_SIZE_SHIFT                         5

/* PktGen0 :: PktGenCtrl2 :: ipg_size [04:00] */
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_MASK                          0x001f
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_ALIGN                         0
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_BITS                          5
#define PKTGEN0_PKTGENCTRL2_IPG_SIZE_SHIFT                         0


/****************************************************************************
 * PktGen0 :: PrtpControl
 */
/* PktGen0 :: PrtpControl :: reserved0 [15:09] */
#define PKTGEN0_PRTPCONTROL_RESERVED0_MASK                         0xfe00
#define PKTGEN0_PRTPCONTROL_RESERVED0_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_RESERVED0_BITS                         7
#define PKTGEN0_PRTPCONTROL_RESERVED0_SHIFT                        9

/* PktGen0 :: PrtpControl :: errgen_en [08:05] */
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_MASK                         0x01e0
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_BITS                         4
#define PKTGEN0_PRTPCONTROL_ERRGEN_EN_SHIFT                        5

/* PktGen0 :: PrtpControl :: rx_prtp_en [04:04] */
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_MASK                        0x0010
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_ALIGN                       0
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_BITS                        1
#define PKTGEN0_PRTPCONTROL_RX_PRTP_EN_SHIFT                       4

/* PktGen0 :: PrtpControl :: reserved1 [03:00] */
#define PKTGEN0_PRTPCONTROL_RESERVED1_MASK                         0x000f
#define PKTGEN0_PRTPCONTROL_RESERVED1_ALIGN                        0
#define PKTGEN0_PRTPCONTROL_RESERVED1_BITS                         4
#define PKTGEN0_PRTPCONTROL_RESERVED1_SHIFT                        0


/****************************************************************************
 * PktGen0 :: CrcErrorCount
 */
/* PktGen0 :: CrcErrorCount :: crcerrcnt [15:00] */
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_MASK                       0xffff
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_ALIGN                      0
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_BITS                       16
#define PKTGEN0_CRCERRORCOUNT_CRCERRCNT_SHIFT                      0


/****************************************************************************
 * PktGen0 :: PrtpErrorCounter
 */
/* PktGen0 :: PrtpErrorCounter :: prtp_err_count [15:00] */
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_MASK               0xffff
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_ALIGN              0
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_BITS               16
#define PKTGEN0_PRTPERRORCOUNTER_PRTP_ERR_COUNT_SHIFT              0


/****************************************************************************
 * PktGen0 :: PrtpLockStatus
 */
/* PktGen0 :: PrtpLockStatus :: reserved0 [15:01] */
#define PKTGEN0_PRTPLOCKSTATUS_RESERVED0_MASK                      0xfffe
#define PKTGEN0_PRTPLOCKSTATUS_RESERVED0_ALIGN                     0
#define PKTGEN0_PRTPLOCKSTATUS_RESERVED0_BITS                      15
#define PKTGEN0_PRTPLOCKSTATUS_RESERVED0_SHIFT                     1

/* PktGen0 :: PrtpLockStatus :: prtp_lock [00:00] */
#define PKTGEN0_PRTPLOCKSTATUS_PRTP_LOCK_MASK                      0x0001
#define PKTGEN0_PRTPLOCKSTATUS_PRTP_LOCK_ALIGN                     0
#define PKTGEN0_PRTPLOCKSTATUS_PRTP_LOCK_BITS                      1
#define PKTGEN0_PRTPLOCKSTATUS_PRTP_LOCK_SHIFT                     0


/****************************************************************************
 * PktGen0 :: PCS_seedA0
 */
/* PktGen0 :: PCS_seedA0 :: seedA0 [15:00] */
#define PKTGEN0_PCS_SEEDA0_SEEDA0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA0_SEEDA0_ALIGN                            0
#define PKTGEN0_PCS_SEEDA0_SEEDA0_BITS                             16
#define PKTGEN0_PCS_SEEDA0_SEEDA0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA1
 */
/* PktGen0 :: PCS_seedA1 :: seedA1 [15:00] */
#define PKTGEN0_PCS_SEEDA1_SEEDA1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA1_SEEDA1_ALIGN                            0
#define PKTGEN0_PCS_SEEDA1_SEEDA1_BITS                             16
#define PKTGEN0_PCS_SEEDA1_SEEDA1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA2
 */
/* PktGen0 :: PCS_seedA2 :: seedA2 [15:00] */
#define PKTGEN0_PCS_SEEDA2_SEEDA2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDA2_SEEDA2_ALIGN                            0
#define PKTGEN0_PCS_SEEDA2_SEEDA2_BITS                             16
#define PKTGEN0_PCS_SEEDA2_SEEDA2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedA3
 */
/* PktGen0 :: PCS_seedA3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDA3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDA3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDA3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDA3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedA3 :: seedA3 [09:00] */
#define PKTGEN0_PCS_SEEDA3_SEEDA3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDA3_SEEDA3_ALIGN                            0
#define PKTGEN0_PCS_SEEDA3_SEEDA3_BITS                             10
#define PKTGEN0_PCS_SEEDA3_SEEDA3_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB0
 */
/* PktGen0 :: PCS_seedB0 :: seedB0 [15:00] */
#define PKTGEN0_PCS_SEEDB0_SEEDB0_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB0_SEEDB0_ALIGN                            0
#define PKTGEN0_PCS_SEEDB0_SEEDB0_BITS                             16
#define PKTGEN0_PCS_SEEDB0_SEEDB0_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB1
 */
/* PktGen0 :: PCS_seedB1 :: seedB1 [15:00] */
#define PKTGEN0_PCS_SEEDB1_SEEDB1_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB1_SEEDB1_ALIGN                            0
#define PKTGEN0_PCS_SEEDB1_SEEDB1_BITS                             16
#define PKTGEN0_PCS_SEEDB1_SEEDB1_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB2
 */
/* PktGen0 :: PCS_seedB2 :: seedB2 [15:00] */
#define PKTGEN0_PCS_SEEDB2_SEEDB2_MASK                             0xffff
#define PKTGEN0_PCS_SEEDB2_SEEDB2_ALIGN                            0
#define PKTGEN0_PCS_SEEDB2_SEEDB2_BITS                             16
#define PKTGEN0_PCS_SEEDB2_SEEDB2_SHIFT                            0


/****************************************************************************
 * PktGen0 :: PCS_seedB3
 */
/* PktGen0 :: PCS_seedB3 :: reserved0 [15:10] */
#define PKTGEN0_PCS_SEEDB3_RESERVED0_MASK                          0xfc00
#define PKTGEN0_PCS_SEEDB3_RESERVED0_ALIGN                         0
#define PKTGEN0_PCS_SEEDB3_RESERVED0_BITS                          6
#define PKTGEN0_PCS_SEEDB3_RESERVED0_SHIFT                         10

/* PktGen0 :: PCS_seedB3 :: seedB3 [09:00] */
#define PKTGEN0_PCS_SEEDB3_SEEDB3_MASK                             0x03ff
#define PKTGEN0_PCS_SEEDB3_SEEDB3_ALIGN                            0
#define PKTGEN0_PCS_SEEDB3_SEEDB3_BITS                             10
#define PKTGEN0_PCS_SEEDB3_SEEDB3_SHIFT                            0


/****************************************************************************
 * TSCE_TSCE_USER1_PktGen1
 */
/****************************************************************************
 * PktGen1 :: PayloadBytes
 */
/* PktGen1 :: PayloadBytes :: byte1 [15:08] */
#define PKTGEN1_PAYLOADBYTES_BYTE1_MASK                            0xff00
#define PKTGEN1_PAYLOADBYTES_BYTE1_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE1_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE1_SHIFT                           8

/* PktGen1 :: PayloadBytes :: byte0 [07:00] */
#define PKTGEN1_PAYLOADBYTES_BYTE0_MASK                            0x00ff
#define PKTGEN1_PAYLOADBYTES_BYTE0_ALIGN                           0
#define PKTGEN1_PAYLOADBYTES_BYTE0_BITS                            8
#define PKTGEN1_PAYLOADBYTES_BYTE0_SHIFT                           0


/****************************************************************************
 * PktGen1 :: ErrorMask4
 */
/* PktGen1 :: ErrorMask4 :: error_mask_79_64 [15:00] */
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_MASK                   0xffff
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_ALIGN                  0
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_BITS                   16
#define PKTGEN1_ERRORMASK4_ERROR_MASK_79_64_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask3
 */
/* PktGen1 :: ErrorMask3 :: error_mask_63_48 [15:00] */
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_MASK                   0xffff
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_ALIGN                  0
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_BITS                   16
#define PKTGEN1_ERRORMASK3_ERROR_MASK_63_48_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask2
 */
/* PktGen1 :: ErrorMask2 :: error_mask_47_32 [15:00] */
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_MASK                   0xffff
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_ALIGN                  0
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_BITS                   16
#define PKTGEN1_ERRORMASK2_ERROR_MASK_47_32_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask1
 */
/* PktGen1 :: ErrorMask1 :: error_mask_31_16 [15:00] */
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_MASK                   0xffff
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_ALIGN                  0
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_BITS                   16
#define PKTGEN1_ERRORMASK1_ERROR_MASK_31_16_SHIFT                  0


/****************************************************************************
 * PktGen1 :: ErrorMask0
 */
/* PktGen1 :: ErrorMask0 :: error_mask_15_0 [15:00] */
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_MASK                    0xffff
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_ALIGN                   0
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_BITS                    16
#define PKTGEN1_ERRORMASK0_ERROR_MASK_15_0_SHIFT                   0


/****************************************************************************
 * TSCE_TSCE_USER1_mem_ecc
 */
/****************************************************************************
 * mem_ecc :: ecc_int_1bit
 */
/* mem_ecc :: ecc_int_1bit :: reserved0 [15:04] */
#define MEM_ECC_ECC_INT_1BIT_RESERVED0_MASK                        0xfff0
#define MEM_ECC_ECC_INT_1BIT_RESERVED0_ALIGN                       0
#define MEM_ECC_ECC_INT_1BIT_RESERVED0_BITS                        12
#define MEM_ECC_ECC_INT_1BIT_RESERVED0_SHIFT                       4

/* mem_ecc :: ecc_int_1bit :: int_1b [03:00] */
#define MEM_ECC_ECC_INT_1BIT_INT_1B_MASK                           0x000f
#define MEM_ECC_ECC_INT_1BIT_INT_1B_ALIGN                          0
#define MEM_ECC_ECC_INT_1BIT_INT_1B_BITS                           4
#define MEM_ECC_ECC_INT_1BIT_INT_1B_SHIFT                          0


/****************************************************************************
 * mem_ecc :: ecc_int_2bit
 */
/* mem_ecc :: ecc_int_2bit :: reserved0 [15:04] */
#define MEM_ECC_ECC_INT_2BIT_RESERVED0_MASK                        0xfff0
#define MEM_ECC_ECC_INT_2BIT_RESERVED0_ALIGN                       0
#define MEM_ECC_ECC_INT_2BIT_RESERVED0_BITS                        12
#define MEM_ECC_ECC_INT_2BIT_RESERVED0_SHIFT                       4

/* mem_ecc :: ecc_int_2bit :: int_2b [03:00] */
#define MEM_ECC_ECC_INT_2BIT_INT_2B_MASK                           0x000f
#define MEM_ECC_ECC_INT_2BIT_INT_2B_ALIGN                          0
#define MEM_ECC_ECC_INT_2BIT_INT_2B_BITS                           4
#define MEM_ECC_ECC_INT_2BIT_INT_2B_SHIFT                          0


/****************************************************************************
 * mem_ecc :: ecc_msk_1bit
 */
/* mem_ecc :: ecc_msk_1bit :: reserved0 [15:04] */
#define MEM_ECC_ECC_MSK_1BIT_RESERVED0_MASK                        0xfff0
#define MEM_ECC_ECC_MSK_1BIT_RESERVED0_ALIGN                       0
#define MEM_ECC_ECC_MSK_1BIT_RESERVED0_BITS                        12
#define MEM_ECC_ECC_MSK_1BIT_RESERVED0_SHIFT                       4

/* mem_ecc :: ecc_msk_1bit :: msk_1b [03:00] */
#define MEM_ECC_ECC_MSK_1BIT_MSK_1B_MASK                           0x000f
#define MEM_ECC_ECC_MSK_1BIT_MSK_1B_ALIGN                          0
#define MEM_ECC_ECC_MSK_1BIT_MSK_1B_BITS                           4
#define MEM_ECC_ECC_MSK_1BIT_MSK_1B_SHIFT                          0


/****************************************************************************
 * mem_ecc :: ecc_msk_2bit
 */
/* mem_ecc :: ecc_msk_2bit :: reserved0 [15:04] */
#define MEM_ECC_ECC_MSK_2BIT_RESERVED0_MASK                        0xfff0
#define MEM_ECC_ECC_MSK_2BIT_RESERVED0_ALIGN                       0
#define MEM_ECC_ECC_MSK_2BIT_RESERVED0_BITS                        12
#define MEM_ECC_ECC_MSK_2BIT_RESERVED0_SHIFT                       4

/* mem_ecc :: ecc_msk_2bit :: msk_2b [03:00] */
#define MEM_ECC_ECC_MSK_2BIT_MSK_2B_MASK                           0x000f
#define MEM_ECC_ECC_MSK_2BIT_MSK_2B_ALIGN                          0
#define MEM_ECC_ECC_MSK_2BIT_MSK_2B_BITS                           4
#define MEM_ECC_ECC_MSK_2BIT_MSK_2B_SHIFT                          0


/****************************************************************************
 * mem_ecc :: ecc_disable
 */
/* mem_ecc :: ecc_disable :: reserved0 [15:03] */
#define MEM_ECC_ECC_DISABLE_RESERVED0_MASK                         0xfff8
#define MEM_ECC_ECC_DISABLE_RESERVED0_ALIGN                        0
#define MEM_ECC_ECC_DISABLE_RESERVED0_BITS                         13
#define MEM_ECC_ECC_DISABLE_RESERVED0_SHIFT                        3

/* mem_ecc :: ecc_disable :: rfec1_disable_ecc [02:02] */
#define MEM_ECC_ECC_DISABLE_RFEC1_DISABLE_ECC_MASK                 0x0004
#define MEM_ECC_ECC_DISABLE_RFEC1_DISABLE_ECC_ALIGN                0
#define MEM_ECC_ECC_DISABLE_RFEC1_DISABLE_ECC_BITS                 1
#define MEM_ECC_ECC_DISABLE_RFEC1_DISABLE_ECC_SHIFT                2

/* mem_ecc :: ecc_disable :: rfec0_disable_ecc [01:01] */
#define MEM_ECC_ECC_DISABLE_RFEC0_DISABLE_ECC_MASK                 0x0002
#define MEM_ECC_ECC_DISABLE_RFEC0_DISABLE_ECC_ALIGN                0
#define MEM_ECC_ECC_DISABLE_RFEC0_DISABLE_ECC_BITS                 1
#define MEM_ECC_ECC_DISABLE_RFEC0_DISABLE_ECC_SHIFT                1

/* mem_ecc :: ecc_disable :: deskew_disable_ecc [00:00] */
#define MEM_ECC_ECC_DISABLE_DESKEW_DISABLE_ECC_MASK                0x0001
#define MEM_ECC_ECC_DISABLE_DESKEW_DISABLE_ECC_ALIGN               0
#define MEM_ECC_ECC_DISABLE_DESKEW_DISABLE_ECC_BITS                1
#define MEM_ECC_ECC_DISABLE_DESKEW_DISABLE_ECC_SHIFT               0


/****************************************************************************
 * mem_ecc :: ecc_corrupt
 */
/* mem_ecc :: ecc_corrupt :: reserved0 [15:06] */
#define MEM_ECC_ECC_CORRUPT_RESERVED0_MASK                         0xffc0
#define MEM_ECC_ECC_CORRUPT_RESERVED0_ALIGN                        0
#define MEM_ECC_ECC_CORRUPT_RESERVED0_BITS                         10
#define MEM_ECC_ECC_CORRUPT_RESERVED0_SHIFT                        6

/* mem_ecc :: ecc_corrupt :: rfec1_ecc_corrupt [05:04] */
#define MEM_ECC_ECC_CORRUPT_RFEC1_ECC_CORRUPT_MASK                 0x0030
#define MEM_ECC_ECC_CORRUPT_RFEC1_ECC_CORRUPT_ALIGN                0
#define MEM_ECC_ECC_CORRUPT_RFEC1_ECC_CORRUPT_BITS                 2
#define MEM_ECC_ECC_CORRUPT_RFEC1_ECC_CORRUPT_SHIFT                4

/* mem_ecc :: ecc_corrupt :: rfec0_ecc_corrupt [03:02] */
#define MEM_ECC_ECC_CORRUPT_RFEC0_ECC_CORRUPT_MASK                 0x000c
#define MEM_ECC_ECC_CORRUPT_RFEC0_ECC_CORRUPT_ALIGN                0
#define MEM_ECC_ECC_CORRUPT_RFEC0_ECC_CORRUPT_BITS                 2
#define MEM_ECC_ECC_CORRUPT_RFEC0_ECC_CORRUPT_SHIFT                2

/* mem_ecc :: ecc_corrupt :: deskew_ecc_corrupt [01:00] */
#define MEM_ECC_ECC_CORRUPT_DESKEW_ECC_CORRUPT_MASK                0x0003
#define MEM_ECC_ECC_CORRUPT_DESKEW_ECC_CORRUPT_ALIGN               0
#define MEM_ECC_ECC_CORRUPT_DESKEW_ECC_CORRUPT_BITS                2
#define MEM_ECC_ECC_CORRUPT_DESKEW_ECC_CORRUPT_SHIFT               0


/****************************************************************************
 * mem_ecc :: ecc_deskew_status
 */
/* mem_ecc :: ecc_deskew_status :: deskew_1bit_error [15:15] */
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_1BIT_ERROR_MASK           0x8000
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_1BIT_ERROR_ALIGN          0
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_1BIT_ERROR_BITS           1
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_1BIT_ERROR_SHIFT          15

/* mem_ecc :: ecc_deskew_status :: deskew_2bit_error [14:14] */
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_2BIT_ERROR_MASK           0x4000
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_2BIT_ERROR_ALIGN          0
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_2BIT_ERROR_BITS           1
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_2BIT_ERROR_SHIFT          14

/* mem_ecc :: ecc_deskew_status :: reserved0 [13:07] */
#define MEM_ECC_ECC_DESKEW_STATUS_RESERVED0_MASK                   0x3f80
#define MEM_ECC_ECC_DESKEW_STATUS_RESERVED0_ALIGN                  0
#define MEM_ECC_ECC_DESKEW_STATUS_RESERVED0_BITS                   7
#define MEM_ECC_ECC_DESKEW_STATUS_RESERVED0_SHIFT                  7

/* mem_ecc :: ecc_deskew_status :: deskew_address [06:00] */
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_ADDRESS_MASK              0x007f
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_ADDRESS_ALIGN             0
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_ADDRESS_BITS              7
#define MEM_ECC_ECC_DESKEW_STATUS_DESKEW_ADDRESS_SHIFT             0


/****************************************************************************
 * mem_ecc :: ecc_rfec0_status
 */
/* mem_ecc :: ecc_rfec0_status :: rfec0_1bit_error [15:15] */
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_1BIT_ERROR_MASK             0x8000
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_1BIT_ERROR_ALIGN            0
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_1BIT_ERROR_BITS             1
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_1BIT_ERROR_SHIFT            15

/* mem_ecc :: ecc_rfec0_status :: rfec0_2bit_error [14:14] */
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_2BIT_ERROR_MASK             0x4000
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_2BIT_ERROR_ALIGN            0
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_2BIT_ERROR_BITS             1
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_2BIT_ERROR_SHIFT            14

/* mem_ecc :: ecc_rfec0_status :: reserved0 [13:08] */
#define MEM_ECC_ECC_RFEC0_STATUS_RESERVED0_MASK                    0x3f00
#define MEM_ECC_ECC_RFEC0_STATUS_RESERVED0_ALIGN                   0
#define MEM_ECC_ECC_RFEC0_STATUS_RESERVED0_BITS                    6
#define MEM_ECC_ECC_RFEC0_STATUS_RESERVED0_SHIFT                   8

/* mem_ecc :: ecc_rfec0_status :: rfec0_address [07:00] */
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_ADDRESS_MASK                0x00ff
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_ADDRESS_ALIGN               0
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_ADDRESS_BITS                8
#define MEM_ECC_ECC_RFEC0_STATUS_RFEC0_ADDRESS_SHIFT               0


/****************************************************************************
 * mem_ecc :: ecc_rfec1_status
 */
/* mem_ecc :: ecc_rfec1_status :: rfec1_1bit_error [15:15] */
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_1BIT_ERROR_MASK             0x8000
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_1BIT_ERROR_ALIGN            0
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_1BIT_ERROR_BITS             1
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_1BIT_ERROR_SHIFT            15

/* mem_ecc :: ecc_rfec1_status :: rfec1_2bit_error [14:14] */
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_2BIT_ERROR_MASK             0x4000
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_2BIT_ERROR_ALIGN            0
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_2BIT_ERROR_BITS             1
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_2BIT_ERROR_SHIFT            14

/* mem_ecc :: ecc_rfec1_status :: reserved0 [13:08] */
#define MEM_ECC_ECC_RFEC1_STATUS_RESERVED0_MASK                    0x3f00
#define MEM_ECC_ECC_RFEC1_STATUS_RESERVED0_ALIGN                   0
#define MEM_ECC_ECC_RFEC1_STATUS_RESERVED0_BITS                    6
#define MEM_ECC_ECC_RFEC1_STATUS_RESERVED0_SHIFT                   8

/* mem_ecc :: ecc_rfec1_status :: rfec1_address [07:00] */
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_ADDRESS_MASK                0x00ff
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_ADDRESS_ALIGN               0
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_ADDRESS_BITS                8
#define MEM_ECC_ECC_RFEC1_STATUS_RFEC1_ADDRESS_SHIFT               0


/****************************************************************************
 * TSCE_TSCE_USER1_mem_dbg
 */
/****************************************************************************
 * mem_dbg :: mem_tm_deskew
 */
/* mem_dbg :: mem_tm_deskew :: reserved0 [15:12] */
#define MEM_DBG_MEM_TM_DESKEW_RESERVED0_MASK                       0xf000
#define MEM_DBG_MEM_TM_DESKEW_RESERVED0_ALIGN                      0
#define MEM_DBG_MEM_TM_DESKEW_RESERVED0_BITS                       4
#define MEM_DBG_MEM_TM_DESKEW_RESERVED0_SHIFT                      12

/* mem_dbg :: mem_tm_deskew :: deskew_tm [11:00] */
#define MEM_DBG_MEM_TM_DESKEW_DESKEW_TM_MASK                       0x0fff
#define MEM_DBG_MEM_TM_DESKEW_DESKEW_TM_ALIGN                      0
#define MEM_DBG_MEM_TM_DESKEW_DESKEW_TM_BITS                       12
#define MEM_DBG_MEM_TM_DESKEW_DESKEW_TM_SHIFT                      0


/****************************************************************************
 * mem_dbg :: mem_tm_rfec0
 */
/* mem_dbg :: mem_tm_rfec0 :: reserved0 [15:12] */
#define MEM_DBG_MEM_TM_RFEC0_RESERVED0_MASK                        0xf000
#define MEM_DBG_MEM_TM_RFEC0_RESERVED0_ALIGN                       0
#define MEM_DBG_MEM_TM_RFEC0_RESERVED0_BITS                        4
#define MEM_DBG_MEM_TM_RFEC0_RESERVED0_SHIFT                       12

/* mem_dbg :: mem_tm_rfec0 :: rfec0_tm [11:00] */
#define MEM_DBG_MEM_TM_RFEC0_RFEC0_TM_MASK                         0x0fff
#define MEM_DBG_MEM_TM_RFEC0_RFEC0_TM_ALIGN                        0
#define MEM_DBG_MEM_TM_RFEC0_RFEC0_TM_BITS                         12
#define MEM_DBG_MEM_TM_RFEC0_RFEC0_TM_SHIFT                        0


/****************************************************************************
 * mem_dbg :: mem_tm_rfec1
 */
/* mem_dbg :: mem_tm_rfec1 :: reserved0 [15:12] */
#define MEM_DBG_MEM_TM_RFEC1_RESERVED0_MASK                        0xf000
#define MEM_DBG_MEM_TM_RFEC1_RESERVED0_ALIGN                       0
#define MEM_DBG_MEM_TM_RFEC1_RESERVED0_BITS                        4
#define MEM_DBG_MEM_TM_RFEC1_RESERVED0_SHIFT                       12

/* mem_dbg :: mem_tm_rfec1 :: rfec1_tm [11:00] */
#define MEM_DBG_MEM_TM_RFEC1_RFEC1_TM_MASK                         0x0fff
#define MEM_DBG_MEM_TM_RFEC1_RFEC1_TM_ALIGN                        0
#define MEM_DBG_MEM_TM_RFEC1_RFEC1_TM_BITS                         12
#define MEM_DBG_MEM_TM_RFEC1_RFEC1_TM_SHIFT                        0


/****************************************************************************
 * TSCE_TSCE_USER1_Misc
 */
/****************************************************************************
 * Misc :: xgxsStatus0
 */
/* Misc :: xgxsStatus0 :: status_en [15:15] */
#define MISC_XGXSSTATUS0_STATUS_EN_MASK                            0x8000
#define MISC_XGXSSTATUS0_STATUS_EN_ALIGN                           0
#define MISC_XGXSSTATUS0_STATUS_EN_BITS                            1
#define MISC_XGXSSTATUS0_STATUS_EN_SHIFT                           15

/* Misc :: xgxsStatus0 :: reserved0 [14:01] */
#define MISC_XGXSSTATUS0_RESERVED0_MASK                            0x7ffe
#define MISC_XGXSSTATUS0_RESERVED0_ALIGN                           0
#define MISC_XGXSSTATUS0_RESERVED0_BITS                            14
#define MISC_XGXSSTATUS0_RESERVED0_SHIFT                           1

/* Misc :: xgxsStatus0 :: skew_status [00:00] */
#define MISC_XGXSSTATUS0_SKEW_STATUS_MASK                          0x0001
#define MISC_XGXSSTATUS0_SKEW_STATUS_ALIGN                         0
#define MISC_XGXSSTATUS0_SKEW_STATUS_BITS                          1
#define MISC_XGXSSTATUS0_SKEW_STATUS_SHIFT                         0


/****************************************************************************
 * Misc :: tx_rate_mismatch
 */
/* Misc :: tx_rate_mismatch :: reserved0 [15:08] */
#define MISC_TX_RATE_MISMATCH_RESERVED0_MASK                       0xff00
#define MISC_TX_RATE_MISMATCH_RESERVED0_ALIGN                      0
#define MISC_TX_RATE_MISMATCH_RESERVED0_BITS                       8
#define MISC_TX_RATE_MISMATCH_RESERVED0_SHIFT                      8

/* Misc :: tx_rate_mismatch :: tx_lane_rate_mismatch_vl1 [07:04] */
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_VL1_MASK       0x00f0
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_VL1_ALIGN      0
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_VL1_BITS       4
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_VL1_SHIFT      4

/* Misc :: tx_rate_mismatch :: tx_lane_rate_mismatch [03:00] */
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_MASK           0x000f
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_ALIGN          0
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_BITS           4
#define MISC_TX_RATE_MISMATCH_TX_LANE_RATE_MISMATCH_SHIFT          0


/****************************************************************************
 * Misc :: scrambler_control
 */
/* Misc :: scrambler_control :: reserved0 [15:05] */
#define MISC_SCRAMBLER_CONTROL_RESERVED0_MASK                      0xffe0
#define MISC_SCRAMBLER_CONTROL_RESERVED0_ALIGN                     0
#define MISC_SCRAMBLER_CONTROL_RESERVED0_BITS                      11
#define MISC_SCRAMBLER_CONTROL_RESERVED0_SHIFT                     5

/* Misc :: scrambler_control :: scrambler_en_mask [04:00] */
#define MISC_SCRAMBLER_CONTROL_SCRAMBLER_EN_MASK_MASK              0x001f
#define MISC_SCRAMBLER_CONTROL_SCRAMBLER_EN_MASK_ALIGN             0
#define MISC_SCRAMBLER_CONTROL_SCRAMBLER_EN_MASK_BITS              5
#define MISC_SCRAMBLER_CONTROL_SCRAMBLER_EN_MASK_SHIFT             0


/****************************************************************************
 * Misc :: cl72_enable_mask
 */
/* Misc :: cl72_enable_mask :: cl72_en_mask [15:00] */
#define MISC_CL72_ENABLE_MASK_CL72_EN_MASK_MASK                    0xffff
#define MISC_CL72_ENABLE_MASK_CL72_EN_MASK_ALIGN                   0
#define MISC_CL72_ENABLE_MASK_CL72_EN_MASK_BITS                    16
#define MISC_CL72_ENABLE_MASK_CL72_EN_MASK_SHIFT                   0


/****************************************************************************
 * TSCE_TSCE_USER1_CL82_Shared
 */
/****************************************************************************
 * CL82_Shared :: cl82_rx_am_timer
 */
/* CL82_Shared :: cl82_rx_am_timer :: AM_timer_init_rx_val [15:00] */
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_MASK     0xffff
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_ALIGN    0
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_BITS     16
#define CL82_SHARED_CL82_RX_AM_TIMER_AM_TIMER_INIT_RX_VAL_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER1_CL82_AM_regs
 */
/****************************************************************************
 * CL82_AM_regs :: lane_0_am_byte10
 */
/* CL82_AM_regs :: lane_0_am_byte10 :: LANE_0_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_0_AM_BYTE10_LANE_0_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lane_1_am_byte10
 */
/* CL82_AM_regs :: lane_1_am_byte10 :: LANE_1_AM_1_0 [15:00] */
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_MASK           0xffff
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_ALIGN          0
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_BITS           16
#define CL82_AM_REGS_LANE_1_AM_BYTE10_LANE_1_AM_1_0_SHIFT          0


/****************************************************************************
 * CL82_AM_regs :: lanes_1_0_am_byte2
 */
/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_1_AM_2 [15:08] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_MASK           0xff00
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_1_AM_2_SHIFT          8

/* CL82_AM_regs :: lanes_1_0_am_byte2 :: LANE_0_AM_2 [07:00] */
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_MASK           0x00ff
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_ALIGN          0
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_BITS           8
#define CL82_AM_REGS_LANES_1_0_AM_BYTE2_LANE_0_AM_2_SHIFT          0


/****************************************************************************
 * TSCE_TSCE_USER1_CL82_AM_regs_tsc_12
 */
/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lane_2_am_byte10
 */
/* CL82_AM_regs_tsc_12 :: lane_2_am_byte10 :: LANE_2_AM_1_0 [15:00] */
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_MASK    0xffff
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_BITS    16
#define CL82_AM_REGS_TSC_12_LANE_2_AM_BYTE10_LANE_2_AM_1_0_SHIFT   0


/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lane_3_am_byte10
 */
/* CL82_AM_regs_tsc_12 :: lane_3_am_byte10 :: LANE_3_AM_1_0 [15:00] */
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_MASK    0xffff
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_BITS    16
#define CL82_AM_REGS_TSC_12_LANE_3_AM_BYTE10_LANE_3_AM_1_0_SHIFT   0


/****************************************************************************
 * CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2
 */
/* CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2 :: LANE_3_AM_2 [15:08] */
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_MASK    0xff00
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_BITS    8
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_3_AM_2_SHIFT   8

/* CL82_AM_regs_tsc_12 :: lanes_3_2_am_byte2 :: LANE_2_AM_2 [07:00] */
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_MASK    0x00ff
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_ALIGN   0
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_BITS    8
#define CL82_AM_REGS_TSC_12_LANES_3_2_AM_BYTE2_LANE_2_AM_2_SHIFT   0


/****************************************************************************
 * TSCE_TSCE_USER1_RX_X1_Control0
 */
/****************************************************************************
 * RX_X1_Control0 :: decode_control_0
 */
/* RX_X1_Control0 :: decode_control_0 :: reserved0 [15:12] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_MASK             0xf000
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_BITS             4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_RESERVED0_SHIFT            12

/* RX_X1_Control0 :: decode_control_0 :: scwCount [11:08] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_MASK              0x0f00
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_ALIGN             0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_BITS              4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_SCWCOUNT_SHIFT             8

/* RX_X1_Control0 :: decode_control_0 :: gcwCount [07:04] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_MASK              0x00f0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_ALIGN             0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_BITS              4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_GCWCOUNT_SHIFT             4

/* RX_X1_Control0 :: decode_control_0 :: hystCount [03:00] */
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_MASK             0x000f
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_BITS             4
#define RX_X1_CONTROL0_DECODE_CONTROL_0_HYSTCOUNT_SHIFT            0


/****************************************************************************
 * RX_X1_Control0 :: decode_control_1
 */
/* RX_X1_Control0 :: decode_control_1 :: SET_BER_WINDOW_512 [15:15] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_MASK    0x8000
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_ALIGN   0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_BITS    1
#define RX_X1_CONTROL0_DECODE_CONTROL_1_SET_BER_WINDOW_512_SHIFT   15

/* RX_X1_Control0 :: decode_control_1 :: CL82_BER_LIMIT [14:08] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_MASK        0x7f00
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_BITS        7
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL82_BER_LIMIT_SHIFT       8

/* RX_X1_Control0 :: decode_control_1 :: CL49_BER_LIMIT [07:02] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_MASK        0x00fc
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_ALIGN       0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_BITS        6
#define RX_X1_CONTROL0_DECODE_CONTROL_1_CL49_BER_LIMIT_SHIFT       2

/* RX_X1_Control0 :: decode_control_1 :: reserved0 [01:00] */
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_MASK             0x0003
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_ALIGN            0
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_BITS             2
#define RX_X1_CONTROL0_DECODE_CONTROL_1_RESERVED0_SHIFT            0


/****************************************************************************
 * RX_X1_Control0 :: deskew_windows
 */
/* RX_X1_Control0 :: deskew_windows :: cl82_dswin_100g [15:12] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_100G_MASK         0xf000
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_100G_ALIGN        0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_100G_BITS         4
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_100G_SHIFT        12

/* RX_X1_Control0 :: deskew_windows :: cl82_dswin [11:07] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_MASK              0x0f80
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_ALIGN             0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_BITS              5
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL82_DSWIN_SHIFT             7

/* RX_X1_Control0 :: deskew_windows :: cl48_dswin64b66b [06:04] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_MASK        0x0070
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_ALIGN       0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_BITS        3
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN64B66B_SHIFT       4

/* RX_X1_Control0 :: deskew_windows :: cl48_dswin8b10b [03:00] */
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_MASK         0x000f
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_ALIGN        0
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_BITS         4
#define RX_X1_CONTROL0_DESKEW_WINDOWS_CL48_DSWIN8B10B_SHIFT        0


/****************************************************************************
 * TSCE_TSCE_USER1_RX_X1_Control1
 */
/****************************************************************************
 * RX_X1_Control1 :: shcnt_cl49
 */
/* RX_X1_Control1 :: shcnt_cl49 :: cl49_valid_sh_cnt [15:08] */
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_MASK           0xff00
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_ALIGN          0
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_BITS           8
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_VALID_SH_CNT_SHIFT          8

/* RX_X1_Control1 :: shcnt_cl49 :: cl49_invalid_sh_cnt [07:00] */
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_MASK         0x00ff
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_ALIGN        0
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_BITS         8
#define RX_X1_CONTROL1_SHCNT_CL49_CL49_INVALID_SH_CNT_SHIFT        0


/****************************************************************************
 * RX_X1_Control1 :: valid_shcnt_cl82
 */
/* RX_X1_Control1 :: valid_shcnt_cl82 :: reserved0 [15:12] */
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_MASK             0xf000
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_ALIGN            0
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_BITS             4
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_RESERVED0_SHIFT            12

/* RX_X1_Control1 :: valid_shcnt_cl82 :: cl82_valid_sh_cnt [11:00] */
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_MASK     0x0fff
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_ALIGN    0
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_BITS     12
#define RX_X1_CONTROL1_VALID_SHCNT_CL82_CL82_VALID_SH_CNT_SHIFT    0


/****************************************************************************
 * RX_X1_Control1 :: invalid_shcnt_cl82
 */
/* RX_X1_Control1 :: invalid_shcnt_cl82 :: reserved0 [15:12] */
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_MASK           0xf000
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_ALIGN          0
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_BITS           4
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_RESERVED0_SHIFT          12

/* RX_X1_Control1 :: invalid_shcnt_cl82 :: cl82_invalid_sh_cnt [11:00] */
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_MASK 0x0fff
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_ALIGN 0
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_BITS 12
#define RX_X1_CONTROL1_INVALID_SHCNT_CL82_CL82_INVALID_SH_CNT_SHIFT 0


/****************************************************************************
 * RX_X1_Control1 :: scw0
 */
/* RX_X1_Control1 :: scw0 :: scw0 [15:00] */
#define RX_X1_CONTROL1_SCW0_SCW0_MASK                              0xffff
#define RX_X1_CONTROL1_SCW0_SCW0_ALIGN                             0
#define RX_X1_CONTROL1_SCW0_SCW0_BITS                              16
#define RX_X1_CONTROL1_SCW0_SCW0_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw1
 */
/* RX_X1_Control1 :: scw1 :: scw1 [15:00] */
#define RX_X1_CONTROL1_SCW1_SCW1_MASK                              0xffff
#define RX_X1_CONTROL1_SCW1_SCW1_ALIGN                             0
#define RX_X1_CONTROL1_SCW1_SCW1_BITS                              16
#define RX_X1_CONTROL1_SCW1_SCW1_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw2
 */
/* RX_X1_Control1 :: scw2 :: scw2 [15:00] */
#define RX_X1_CONTROL1_SCW2_SCW2_MASK                              0xffff
#define RX_X1_CONTROL1_SCW2_SCW2_ALIGN                             0
#define RX_X1_CONTROL1_SCW2_SCW2_BITS                              16
#define RX_X1_CONTROL1_SCW2_SCW2_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw3
 */
/* RX_X1_Control1 :: scw3 :: scw3 [15:00] */
#define RX_X1_CONTROL1_SCW3_SCW3_MASK                              0xffff
#define RX_X1_CONTROL1_SCW3_SCW3_ALIGN                             0
#define RX_X1_CONTROL1_SCW3_SCW3_BITS                              16
#define RX_X1_CONTROL1_SCW3_SCW3_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw4
 */
/* RX_X1_Control1 :: scw4 :: reserved0 [15:02] */
#define RX_X1_CONTROL1_SCW4_RESERVED0_MASK                         0xfffc
#define RX_X1_CONTROL1_SCW4_RESERVED0_ALIGN                        0
#define RX_X1_CONTROL1_SCW4_RESERVED0_BITS                         14
#define RX_X1_CONTROL1_SCW4_RESERVED0_SHIFT                        2

/* RX_X1_Control1 :: scw4 :: scw4 [01:00] */
#define RX_X1_CONTROL1_SCW4_SCW4_MASK                              0x0003
#define RX_X1_CONTROL1_SCW4_SCW4_ALIGN                             0
#define RX_X1_CONTROL1_SCW4_SCW4_BITS                              2
#define RX_X1_CONTROL1_SCW4_SCW4_SHIFT                             0


/****************************************************************************
 * RX_X1_Control1 :: scw0_mask
 */
/* RX_X1_Control1 :: scw0_mask :: scw0_mask [15:00] */
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW0_MASK_SCW0_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw1_mask
 */
/* RX_X1_Control1 :: scw1_mask :: scw1_mask [15:00] */
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW1_MASK_SCW1_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw2_mask
 */
/* RX_X1_Control1 :: scw2_mask :: scw2_mask [15:00] */
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW2_MASK_SCW2_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw3_mask
 */
/* RX_X1_Control1 :: scw3_mask :: scw3_mask [15:00] */
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_MASK                    0xffff
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_BITS                    16
#define RX_X1_CONTROL1_SCW3_MASK_SCW3_MASK_SHIFT                   0


/****************************************************************************
 * RX_X1_Control1 :: scw4_mask
 */
/* RX_X1_Control1 :: scw4_mask :: reserved0 [15:02] */
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_MASK                    0xfffc
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_ALIGN                   0
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_BITS                    14
#define RX_X1_CONTROL1_SCW4_MASK_RESERVED0_SHIFT                   2

/* RX_X1_Control1 :: scw4_mask :: scw4_mask [01:00] */
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_MASK                    0x0003
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_ALIGN                   0
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_BITS                    2
#define RX_X1_CONTROL1_SCW4_MASK_SCW4_MASK_SHIFT                   0


/****************************************************************************
 * TSCE_TSCE_USER1_AN_X1_CONTROL
 */
/****************************************************************************
 * AN_X1_CONTROL :: oui_upper
 */
/* AN_X1_CONTROL :: oui_upper :: reserved0 [15:08] */
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_MASK                     0xff00
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_ALIGN                    0
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_BITS                     8
#define AN_X1_CONTROL_OUI_UPPER_RESERVED0_SHIFT                    8

/* AN_X1_CONTROL :: oui_upper :: oui_upper_data [07:00] */
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_MASK                0x00ff
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_BITS                8
#define AN_X1_CONTROL_OUI_UPPER_OUI_UPPER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: oui_lower
 */
/* AN_X1_CONTROL :: oui_lower :: oui_lower_data [15:00] */
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_MASK                0xffff
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_ALIGN               0
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_BITS                16
#define AN_X1_CONTROL_OUI_LOWER_OUI_LOWER_DATA_SHIFT               0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_5_0
 */
/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_MASK             0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_ALIGN            0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_BITS             4
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_RESERVED0_SHIFT            12

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_1GKX [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_MASK      0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1GKX_SHIFT     10

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_2p5GX1 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_MASK    0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_2P5GX1_SHIFT   8

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_5GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_MASK      0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_5GX4_SHIFT     6

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_10M [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_MASK       0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_ALIGN      0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_BITS       2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_10M_SHIFT      4

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_100M [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_MASK      0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_ALIGN     0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_BITS      2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_100M_SHIFT     2

/* AN_X1_CONTROL :: bam_speed_pri_5_0 :: an_priority_1000M [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_MASK     0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_5_0_AN_PRIORITY_1000M_SHIFT    0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_11_6
 */
/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_MASK            0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_ALIGN           0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_BITS            4
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_RESERVED0_SHIFT           12

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GKR [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_MASK    0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKR_SHIFT   10

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GKX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_MASK   0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GKX4_SHIFT  8

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_MASK    0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_ALIGN   0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_BITS    2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GX4_SHIFT   6

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_6GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_MASK     0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_ALIGN    0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_BITS     2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_6GX4_SHIFT    4

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GCX1 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX1_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_11_6 :: an_priority_10GCX4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_MASK   0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_11_6_AN_PRIORITY_10GCX4_SHIFT  0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_17_12
 */
/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12GX4 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_MASK   0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12GX4_SHIFT  10

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12p5GX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_MASK 0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P5GX4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_12p7GX2 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_12P7GX2_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10GCX2 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_MASK  0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GCX2_SHIFT 4

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10GX2 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10GX2_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_17_12 :: an_priority_10p5GX2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_17_12_AN_PRIORITY_10P5GX2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_23_18
 */
/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_40GCR4 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_MASK  0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GCR4_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_40GKR4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_MASK  0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_40GKR4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_100GCR10 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_MASK 0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_100GCR10_SHIFT 6

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_13GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_13GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_15GX4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15GX4_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_23_18 :: an_priority_15p75GX2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_23_18_AN_PRIORITY_15P75GX2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_29_24
 */
/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GKR2 [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_MASK  0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GKR2_SHIFT 10

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCX4 [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_MASK  0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX4_SHIFT 8

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GX2 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_MASK   0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GX2_SHIFT  6

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_16GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_16GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCX2 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_MASK  0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCX2_SHIFT 2

/* AN_X1_CONTROL :: bam_speed_pri_29_24 :: an_priority_20GCR2 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_MASK  0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_BITS  2
#define AN_X1_CONTROL_BAM_SPEED_PRI_29_24_AN_PRIORITY_20GCR2_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: bam_speed_pri_35_30
 */
/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: reserved0 [15:12] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_MASK           0xf000
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_ALIGN          0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_BITS           4
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_RESERVED0_SHIFT          12

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_31p5G [11:10] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_MASK   0x0c00
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_31P5G_SHIFT  10

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_32p7G [09:08] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_MASK   0x0300
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_32P7G_SHIFT  8

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_40GX4 [07:06] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_MASK   0x00c0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_40GX4_SHIFT  6

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_20GX4 [05:04] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_MASK   0x0030
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_20GX4_SHIFT  4

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_21GX4 [03:02] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_MASK   0x000c
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_ALIGN  0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_BITS   2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_21GX4_SHIFT  2

/* AN_X1_CONTROL :: bam_speed_pri_35_30 :: an_priority_25p45GX4 [01:00] */
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_MASK 0x0003
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_ALIGN 0
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_BITS 2
#define AN_X1_CONTROL_BAM_SPEED_PRI_35_30_AN_PRIORITY_25P45GX4_SHIFT 0


/****************************************************************************
 * AN_X1_CONTROL :: config_control
 */
/* AN_X1_CONTROL :: config_control :: reserved0 [15:08] */
#define AN_X1_CONTROL_CONFIG_CONTROL_RESERVED0_MASK                0xff00
#define AN_X1_CONTROL_CONFIG_CONTROL_RESERVED0_ALIGN               0
#define AN_X1_CONTROL_CONFIG_CONTROL_RESERVED0_BITS                8
#define AN_X1_CONTROL_CONFIG_CONTROL_RESERVED0_SHIFT               8

/* AN_X1_CONTROL :: config_control :: an_pd_to_cl37_retry_count [07:00] */
#define AN_X1_CONTROL_CONFIG_CONTROL_AN_PD_TO_CL37_RETRY_COUNT_MASK 0x00ff
#define AN_X1_CONTROL_CONFIG_CONTROL_AN_PD_TO_CL37_RETRY_COUNT_ALIGN 0
#define AN_X1_CONTROL_CONFIG_CONTROL_AN_PD_TO_CL37_RETRY_COUNT_BITS 8
#define AN_X1_CONTROL_CONFIG_CONTROL_AN_PD_TO_CL37_RETRY_COUNT_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER1_AN_X1_TIMERS
 */
/****************************************************************************
 * AN_X1_TIMERS :: cl37_restart
 */
/* AN_X1_TIMERS :: cl37_restart :: cl37_restart_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_MASK   0xffff
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_BITS   16
#define AN_X1_TIMERS_CL37_RESTART_CL37_RESTART_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: cl37_ack
 */
/* AN_X1_TIMERS :: cl37_ack :: cl37_ack_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_MASK           0xffff
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_ALIGN          0
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_BITS           16
#define AN_X1_TIMERS_CL37_ACK_CL37_ACK_TIMER_PERIOD_SHIFT          0


/****************************************************************************
 * AN_X1_TIMERS :: cl37_error
 */
/* AN_X1_TIMERS :: cl37_error :: cl37_error_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_MASK       0xffff
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_ALIGN      0
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_BITS       16
#define AN_X1_TIMERS_CL37_ERROR_CL37_ERROR_TIMER_PERIOD_SHIFT      0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_break_link
 */
/* AN_X1_TIMERS :: cl73_break_link :: tx_disable_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_MASK  0xffff
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_BITS  16
#define AN_X1_TIMERS_CL73_BREAK_LINK_TX_DISABLE_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_error
 */
/* AN_X1_TIMERS :: cl73_error :: cl73_error_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_MASK       0xffff
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_ALIGN      0
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_BITS       16
#define AN_X1_TIMERS_CL73_ERROR_CL73_ERROR_TIMER_PERIOD_SHIFT      0


/****************************************************************************
 * AN_X1_TIMERS :: cl73_dme_lock
 */
/* AN_X1_TIMERS :: cl73_dme_lock :: pd_dme_lock_timer_period [15:00] */
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_MASK   0xffff
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_ALIGN  0
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_BITS   16
#define AN_X1_TIMERS_CL73_DME_LOCK_PD_DME_LOCK_TIMER_PERIOD_SHIFT  0


/****************************************************************************
 * AN_X1_TIMERS :: link_up
 */
/* AN_X1_TIMERS :: link_up :: cl73_link_up_timer_period [15:00] */
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_MASK        0xffff
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_ALIGN       0
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_BITS        16
#define AN_X1_TIMERS_LINK_UP_CL73_LINK_UP_TIMER_PERIOD_SHIFT       0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_cl72 :: link_fail_inhibit_timer_cl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72
 */
/* AN_X1_TIMERS :: link_fail_inhibit_timer_not_cl72 :: link_fail_inhibit_timer_ncl72_period [15:00] */
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_ALIGN 0
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_BITS 16
#define AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: pd_sd_timer
 */
/* AN_X1_TIMERS :: pd_sd_timer :: pd_sd_timer_period [15:00] */
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_MASK           0xffff
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_ALIGN          0
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_BITS           16
#define AN_X1_TIMERS_PD_SD_TIMER_PD_SD_TIMER_PERIOD_SHIFT          0


/****************************************************************************
 * AN_X1_TIMERS :: cl37_sync_status_filter_timer
 */
/* AN_X1_TIMERS :: cl37_sync_status_filter_timer :: cl37_sync_status_filter_timer_period [15:00] */
#define AN_X1_TIMERS_CL37_SYNC_STATUS_FILTER_TIMER_CL37_SYNC_STATUS_FILTER_TIMER_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_CL37_SYNC_STATUS_FILTER_TIMER_CL37_SYNC_STATUS_FILTER_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_CL37_SYNC_STATUS_FILTER_TIMER_CL37_SYNC_STATUS_FILTER_TIMER_PERIOD_BITS 16
#define AN_X1_TIMERS_CL37_SYNC_STATUS_FILTER_TIMER_CL37_SYNC_STATUS_FILTER_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: pd_to_cl37_link_wait_timer
 */
/* AN_X1_TIMERS :: pd_to_cl37_link_wait_timer :: pd_to_cl37_link_wait_timer [15:00] */
#define AN_X1_TIMERS_PD_TO_CL37_LINK_WAIT_TIMER_PD_TO_CL37_LINK_WAIT_TIMER_MASK 0xffff
#define AN_X1_TIMERS_PD_TO_CL37_LINK_WAIT_TIMER_PD_TO_CL37_LINK_WAIT_TIMER_ALIGN 0
#define AN_X1_TIMERS_PD_TO_CL37_LINK_WAIT_TIMER_PD_TO_CL37_LINK_WAIT_TIMER_BITS 16
#define AN_X1_TIMERS_PD_TO_CL37_LINK_WAIT_TIMER_PD_TO_CL37_LINK_WAIT_TIMER_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: ignore_link_timer
 */
/* AN_X1_TIMERS :: ignore_link_timer :: ignore_link_timer_period [15:00] */
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_MASK 0xffff
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_ALIGN 0
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_BITS 16
#define AN_X1_TIMERS_IGNORE_LINK_TIMER_IGNORE_LINK_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: dme_page_timer
 */
/* AN_X1_TIMERS :: dme_page_timer :: reserved0 [15:14] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_MASK                 0xc000
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_ALIGN                0
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_BITS                 2
#define AN_X1_TIMERS_DME_PAGE_TIMER_RESERVED0_SHIFT                14

/* AN_X1_TIMERS :: dme_page_timer :: cl73_page_test_max_timer [13:07] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_MASK  0x3f80
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_BITS  7
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MAX_TIMER_SHIFT 7

/* AN_X1_TIMERS :: dme_page_timer :: cl73_page_test_min_timer [06:00] */
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_MASK  0x007f
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_ALIGN 0
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_BITS  7
#define AN_X1_TIMERS_DME_PAGE_TIMER_CL73_PAGE_TEST_MIN_TIMER_SHIFT 0


/****************************************************************************
 * AN_X1_TIMERS :: sgmii_cl73_timer_type
 */
/* AN_X1_TIMERS :: sgmii_cl73_timer_type :: sgmii_timer [15:00] */
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_MASK        0xffff
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_ALIGN       0
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_BITS        16
#define AN_X1_TIMERS_SGMII_CL73_TIMER_TYPE_SGMII_TIMER_SHIFT       0


/****************************************************************************
 * TSCE_TSCE_USER1_sc_x1_control
 */
/****************************************************************************
 * sc_x1_control :: pll_lock_timer
 */
/* sc_x1_control :: pll_lock_timer :: pll_lock_timer_period [15:00] */
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_MASK    0xffff
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_ALIGN   0
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_BITS    16
#define SC_X1_CONTROL_PLL_LOCK_TIMER_PLL_LOCK_TIMER_PERIOD_SHIFT   0


/****************************************************************************
 * sc_x1_control :: pmd_lock_timer
 */
/* sc_x1_control :: pmd_lock_timer :: pmd_lock_timer_period [15:00] */
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_MASK    0xffff
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_ALIGN   0
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_BITS    16
#define SC_X1_CONTROL_PMD_LOCK_TIMER_PMD_LOCK_TIMER_PERIOD_SHIFT   0


/****************************************************************************
 * sc_x1_control :: pipeline_reset_count
 */
/* sc_x1_control :: pipeline_reset_count :: pipeline_reset_count [15:00] */
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_MASK 0xffff
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_ALIGN 0
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_BITS 16
#define SC_X1_CONTROL_PIPELINE_RESET_COUNT_PIPELINE_RESET_COUNT_SHIFT 0


/****************************************************************************
 * sc_x1_control :: tx_reset_count
 */
/* sc_x1_control :: tx_reset_count :: tx_reset_count [15:00] */
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_MASK           0xffff
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_ALIGN          0
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_BITS           16
#define SC_X1_CONTROL_TX_RESET_COUNT_TX_RESET_COUNT_SHIFT          0


/****************************************************************************
 * sc_x1_control :: status
 */
/* sc_x1_control :: status :: reserved0 [15:03] */
#define SC_X1_CONTROL_STATUS_RESERVED0_MASK                        0xfff8
#define SC_X1_CONTROL_STATUS_RESERVED0_ALIGN                       0
#define SC_X1_CONTROL_STATUS_RESERVED0_BITS                        13
#define SC_X1_CONTROL_STATUS_RESERVED0_SHIFT                       3

/* sc_x1_control :: status :: resolved_port_mode [02:00] */
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_MASK               0x0007
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_ALIGN              0
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_BITS               3
#define SC_X1_CONTROL_STATUS_RESOLVED_PORT_MODE_SHIFT              0


/****************************************************************************
 * TSCE_TSCE_USER1_sc_x1_speed_override0
 */
/****************************************************************************
 * sc_x1_speed_override0 :: override_speed
 */
/* sc_x1_speed_override0 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1_10p3125 56
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_1000M_10p3125 55
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_100M_10p3125 54
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10M_10p3125 53
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X4  50
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_5G_KR1    49
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_127G_X12  39
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_120G_X12  38
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_107G_X10  37
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_100G_CR10 36
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_42G_X4    35
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_40G_CR4   34
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_40G_KR4   33
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_21G_X2    32
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_CR2   31
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_KR2   30
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10p6_X1   29
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_KR1   28
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_40G_X4    27
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_X2    26
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_CX2   25
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_31p5G_KR4 24
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_31p5G_X4  23
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_15p75G_X2 22
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_25p45G_X4 21
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_12p7G_X2  20
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_21G_X4    19
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X2  18
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_X4    17
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_X2    16
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_CX2   15
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_20G_CX4   14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_16G_X4    13
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_15G_X4    12
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_13G_X4    11
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_X4    10
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_KX4   9
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10G_CX4   8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_5G_X1     7
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1   6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_1G_KX1    5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_1G_CX1    4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_1000M     3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_100M      2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_SPEED_SPEED_10M       1

/* sc_x1_speed_override0 :: override_speed :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_MASK        0x00f8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_BITS        5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_RESERVED0_SHIFT       3

/* sc_x1_speed_override0 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override0 :: override_0
 */
/* sc_x1_speed_override0 :: override_0 :: os_mode [15:12] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_MASK              0xf000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_OS_MODE_SHIFT             12

/* sc_x1_speed_override0 :: override_0 :: scr_mode [11:10] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_MASK             0x0c00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_BITS             2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_SCR_MODE_SHIFT            10

/* sc_x1_speed_override0 :: override_0 :: cl72_enable [09:09] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_ENABLE_MASK          0x0200
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_ENABLE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_ENABLE_BITS          1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_CL72_ENABLE_SHIFT         9

/* sc_x1_speed_override0 :: override_0 :: fec_enable [08:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_FEC_ENABLE_MASK           0x0100
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_FEC_ENABLE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_FEC_ENABLE_BITS           1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_FEC_ENABLE_SHIFT          8

/* sc_x1_speed_override0 :: override_0 :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_MASK            0x00f8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_RESERVED0_SHIFT           3

/* sc_x1_speed_override0 :: override_0 :: encodeMode [02:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_ENCODEMODE_MASK           0x0007
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_ENCODEMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_ENCODEMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_0_ENCODEMODE_SHIFT          0


/****************************************************************************
 * sc_x1_speed_override0 :: override_1
 */
/* sc_x1_speed_override0 :: override_1 :: descramblermode [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCRAMBLERMODE_MASK      0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCRAMBLERMODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCRAMBLERMODE_BITS      2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESCRAMBLERMODE_SHIFT     14

/* sc_x1_speed_override0 :: override_1 :: decodermode [13:11] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DECODERMODE_MASK          0x3800
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DECODERMODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DECODERMODE_BITS          3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DECODERMODE_SHIFT         11

/* sc_x1_speed_override0 :: override_1 :: deskewmode [10:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEWMODE_MASK           0x0700
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEWMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEWMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESKEWMODE_SHIFT          8

/* sc_x1_speed_override0 :: override_1 :: desc2_mode [07:05] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESC2_MODE_MASK           0x00e0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESC2_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESC2_MODE_BITS           3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_DESC2_MODE_SHIFT          5

/* sc_x1_speed_override0 :: override_1 :: CL36ByteDeleteMode [04:03] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_CL36BYTEDELETEMOD16E_MASK   0x0018
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_CL36BYTEDELETEMOD16E_ALIGN  0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_CL36BYTEDELETEMOD16E_BITS   2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_CL36BYTEDELETEMOD16E_SHIFT  3

/* sc_x1_speed_override0 :: override_1 :: reserved0 [02:02] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED0_MASK            0x0004
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED0_SHIFT           2

/* sc_x1_speed_override0 :: override_1 :: brcm64b66_descrambler_enable [01:01] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* sc_x1_speed_override0 :: override_1 :: reserved1 [00:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED1_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED1_BITS            1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_1_RESERVED1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_2
 */
/* sc_x1_speed_override0 :: override_2 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED0_SHIFT           11

/* sc_x1_speed_override0 :: override_2 :: chk_end_en [10:10] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CHK_END_EN_MASK           0x0400
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CHK_END_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CHK_END_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CHK_END_EN_SHIFT          10

/* sc_x1_speed_override0 :: override_2 :: reserved1 [09:07] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED1_MASK            0x0380
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED1_BITS            3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED1_SHIFT           7

/* sc_x1_speed_override0 :: override_2 :: block_sync_mode [06:04] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_BLOCK_SYNC_MODE_MASK      0x0070
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_BLOCK_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_BLOCK_SYNC_MODE_BITS      3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_BLOCK_SYNC_MODE_SHIFT     4

/* sc_x1_speed_override0 :: override_2 :: reserved2 [03:02] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED2_MASK            0x000c
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED2_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED2_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_RESERVED2_SHIFT           2

/* sc_x1_speed_override0 :: override_2 :: reorder_en [01:01] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_REORDER_EN_MASK           0x0002
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_REORDER_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_REORDER_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_REORDER_EN_SHIFT          1

/* sc_x1_speed_override0 :: override_2 :: cl36_en [00:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CL36_EN_MASK              0x0001
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CL36_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CL36_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_2_CL36_EN_SHIFT             0


/****************************************************************************
 * sc_x1_speed_override0 :: override_3
 */
/* sc_x1_speed_override0 :: override_3 :: sgmii_spd_switch [15:15] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_SGMII_SPD_SWITCH_MASK     0x8000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_SGMII_SPD_SWITCH_ALIGN    0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_SGMII_SPD_SWITCH_BITS     1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_SGMII_SPD_SWITCH_SHIFT    15

/* sc_x1_speed_override0 :: override_3 :: reserved0 [14:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_MASK            0x4000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_RESERVED0_SHIFT           14

/* sc_x1_speed_override0 :: override_3 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_3_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_4
 */
/* sc_x1_speed_override0 :: override_4 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_RESERVED0_SHIFT           8

/* sc_x1_speed_override0 :: override_4 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_4_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override0 :: override_5
 */
/* sc_x1_speed_override0 :: override_5 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_RESERVED0_SHIFT           14

/* sc_x1_speed_override0 :: override_5 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override0 :: override_5 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_5_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override0 :: override_6
 */
/* sc_x1_speed_override0 :: override_6 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_RESERVED0_SHIFT           13

/* sc_x1_speed_override0 :: override_6 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_6_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override0 :: override_7
 */
/* sc_x1_speed_override0 :: override_7 :: replication_cnt [15:15] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_REPLICATION_CNT_MASK      0x8000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_REPLICATION_CNT_ALIGN     0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_REPLICATION_CNT_BITS      1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_REPLICATION_CNT_SHIFT     15

/* sc_x1_speed_override0 :: override_7 :: pcs_creditenable [14:14] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CREDITENABLE_MASK     0x4000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CREDITENABLE_ALIGN    0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CREDITENABLE_BITS     1
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CREDITENABLE_SHIFT    14

/* sc_x1_speed_override0 :: override_7 :: pcs_clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CLOCKCNT0_MASK        0x3fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CLOCKCNT0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CLOCKCNT0_BITS        14
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_7_PCS_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override0 :: override_8
 */
/* sc_x1_speed_override0 :: override_8 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_RESERVED0_SHIFT           13

/* sc_x1_speed_override0 :: override_8 :: pcs_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_PCS_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_PCS_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_PCS_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE0_OVERRIDE_8_PCS_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER1_sc_x1_speed_override1
 */
/****************************************************************************
 * sc_x1_speed_override1 :: override_speed
 */
/* sc_x1_speed_override1 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1_10p3125 56
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_1000M_10p3125 55
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_100M_10p3125 54
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10M_10p3125 53
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X4  50
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_5G_KR1    49
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_127G_X12  39
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_120G_X12  38
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_107G_X10  37
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_100G_CR10 36
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_42G_X4    35
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_40G_CR4   34
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_40G_KR4   33
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_21G_X2    32
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_CR2   31
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_KR2   30
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10p6_X1   29
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_KR1   28
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_40G_X4    27
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_X2    26
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_CX2   25
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_31p5G_KR4 24
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_31p5G_X4  23
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_15p75G_X2 22
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_25p45G_X4 21
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_12p7G_X2  20
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_21G_X4    19
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X2  18
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_X4    17
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_X2    16
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_CX2   15
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_20G_CX4   14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_16G_X4    13
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_15G_X4    12
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_13G_X4    11
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_X4    10
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_KX4   9
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10G_CX4   8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_5G_X1     7
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1   6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_1G_KX1    5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_1G_CX1    4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_1000M     3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_100M      2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_SPEED_SPEED_10M       1

/* sc_x1_speed_override1 :: override_speed :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_MASK        0x00f8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_BITS        5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_RESERVED0_SHIFT       3

/* sc_x1_speed_override1 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override1 :: override_0
 */
/* sc_x1_speed_override1 :: override_0 :: os_mode [15:12] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_MASK              0xf000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_OS_MODE_SHIFT             12

/* sc_x1_speed_override1 :: override_0 :: scr_mode [11:10] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_MASK             0x0c00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_BITS             2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_SCR_MODE_SHIFT            10

/* sc_x1_speed_override1 :: override_0 :: cl72_enable [09:09] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_ENABLE_MASK          0x0200
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_ENABLE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_ENABLE_BITS          1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_CL72_ENABLE_SHIFT         9

/* sc_x1_speed_override1 :: override_0 :: fec_enable [08:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_FEC_ENABLE_MASK           0x0100
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_FEC_ENABLE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_FEC_ENABLE_BITS           1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_FEC_ENABLE_SHIFT          8

/* sc_x1_speed_override1 :: override_0 :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_MASK            0x00f8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_RESERVED0_SHIFT           3

/* sc_x1_speed_override1 :: override_0 :: encodeMode [02:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_ENCODEMODE_MASK           0x0007
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_ENCODEMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_ENCODEMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_0_ENCODEMODE_SHIFT          0


/****************************************************************************
 * sc_x1_speed_override1 :: override_1
 */
/* sc_x1_speed_override1 :: override_1 :: descramblermode [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCRAMBLERMODE_MASK      0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCRAMBLERMODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCRAMBLERMODE_BITS      2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESCRAMBLERMODE_SHIFT     14

/* sc_x1_speed_override1 :: override_1 :: decodermode [13:11] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DECODERMODE_MASK          0x3800
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DECODERMODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DECODERMODE_BITS          3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DECODERMODE_SHIFT         11

/* sc_x1_speed_override1 :: override_1 :: deskewmode [10:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEWMODE_MASK           0x0700
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEWMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEWMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESKEWMODE_SHIFT          8

/* sc_x1_speed_override1 :: override_1 :: desc2_mode [07:05] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESC2_MODE_MASK           0x00e0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESC2_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESC2_MODE_BITS           3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_DESC2_MODE_SHIFT          5

/* sc_x1_speed_override1 :: override_1 :: CL36ByteDeleteMode [04:03] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_CL36BYTEDELETEMOD16E_MASK   0x0018
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_CL36BYTEDELETEMOD16E_ALIGN  0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_CL36BYTEDELETEMOD16E_BITS   2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_CL36BYTEDELETEMOD16E_SHIFT  3

/* sc_x1_speed_override1 :: override_1 :: reserved0 [02:02] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED0_MASK            0x0004
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED0_SHIFT           2

/* sc_x1_speed_override1 :: override_1 :: brcm64b66_descrambler_enable [01:01] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* sc_x1_speed_override1 :: override_1 :: reserved1 [00:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED1_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED1_BITS            1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_1_RESERVED1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_2
 */
/* sc_x1_speed_override1 :: override_2 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED0_SHIFT           11

/* sc_x1_speed_override1 :: override_2 :: chk_end_en [10:10] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CHK_END_EN_MASK           0x0400
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CHK_END_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CHK_END_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CHK_END_EN_SHIFT          10

/* sc_x1_speed_override1 :: override_2 :: reserved1 [09:07] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED1_MASK            0x0380
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED1_BITS            3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED1_SHIFT           7

/* sc_x1_speed_override1 :: override_2 :: block_sync_mode [06:04] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_BLOCK_SYNC_MODE_MASK      0x0070
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_BLOCK_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_BLOCK_SYNC_MODE_BITS      3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_BLOCK_SYNC_MODE_SHIFT     4

/* sc_x1_speed_override1 :: override_2 :: reserved2 [03:02] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED2_MASK            0x000c
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED2_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED2_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_RESERVED2_SHIFT           2

/* sc_x1_speed_override1 :: override_2 :: reorder_en [01:01] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_REORDER_EN_MASK           0x0002
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_REORDER_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_REORDER_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_REORDER_EN_SHIFT          1

/* sc_x1_speed_override1 :: override_2 :: cl36_en [00:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CL36_EN_MASK              0x0001
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CL36_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CL36_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_2_CL36_EN_SHIFT             0


/****************************************************************************
 * sc_x1_speed_override1 :: override_3
 */
/* sc_x1_speed_override1 :: override_3 :: sgmii_spd_switch [15:15] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_SGMII_SPD_SWITCH_MASK     0x8000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_SGMII_SPD_SWITCH_ALIGN    0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_SGMII_SPD_SWITCH_BITS     1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_SGMII_SPD_SWITCH_SHIFT    15

/* sc_x1_speed_override1 :: override_3 :: reserved0 [14:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_MASK            0x4000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_RESERVED0_SHIFT           14

/* sc_x1_speed_override1 :: override_3 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_3_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_4
 */
/* sc_x1_speed_override1 :: override_4 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_RESERVED0_SHIFT           8

/* sc_x1_speed_override1 :: override_4 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_4_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override1 :: override_5
 */
/* sc_x1_speed_override1 :: override_5 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_RESERVED0_SHIFT           14

/* sc_x1_speed_override1 :: override_5 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override1 :: override_5 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_5_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override1 :: override_6
 */
/* sc_x1_speed_override1 :: override_6 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_RESERVED0_SHIFT           13

/* sc_x1_speed_override1 :: override_6 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_6_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override1 :: override_7
 */
/* sc_x1_speed_override1 :: override_7 :: replication_cnt [15:15] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_REPLICATION_CNT_MASK      0x8000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_REPLICATION_CNT_ALIGN     0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_REPLICATION_CNT_BITS      1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_REPLICATION_CNT_SHIFT     15

/* sc_x1_speed_override1 :: override_7 :: pcs_creditenable [14:14] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CREDITENABLE_MASK     0x4000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CREDITENABLE_ALIGN    0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CREDITENABLE_BITS     1
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CREDITENABLE_SHIFT    14

/* sc_x1_speed_override1 :: override_7 :: pcs_clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CLOCKCNT0_MASK        0x3fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CLOCKCNT0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CLOCKCNT0_BITS        14
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_7_PCS_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override1 :: override_8
 */
/* sc_x1_speed_override1 :: override_8 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_RESERVED0_SHIFT           13

/* sc_x1_speed_override1 :: override_8 :: pcs_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_PCS_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_PCS_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_PCS_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE1_OVERRIDE_8_PCS_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER1_sc_x1_speed_override2
 */
/****************************************************************************
 * sc_x1_speed_override2 :: override_speed
 */
/* sc_x1_speed_override2 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1_10p3125 56
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_1000M_10p3125 55
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_100M_10p3125 54
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10M_10p3125 53
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X4  50
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_5G_KR1    49
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_127G_X12  39
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_120G_X12  38
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_107G_X10  37
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_100G_CR10 36
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_42G_X4    35
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_40G_CR4   34
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_40G_KR4   33
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_21G_X2    32
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_CR2   31
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_KR2   30
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10p6_X1   29
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_KR1   28
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_40G_X4    27
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_X2    26
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_CX2   25
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_31p5G_KR4 24
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_31p5G_X4  23
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_15p75G_X2 22
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_25p45G_X4 21
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_12p7G_X2  20
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_21G_X4    19
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X2  18
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_X4    17
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_X2    16
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_CX2   15
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_20G_CX4   14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_16G_X4    13
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_15G_X4    12
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_13G_X4    11
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_X4    10
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_KX4   9
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10G_CX4   8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_5G_X1     7
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1   6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_1G_KX1    5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_1G_CX1    4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_1000M     3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_100M      2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_SPEED_SPEED_10M       1

/* sc_x1_speed_override2 :: override_speed :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_MASK        0x00f8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_BITS        5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_RESERVED0_SHIFT       3

/* sc_x1_speed_override2 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override2 :: override_0
 */
/* sc_x1_speed_override2 :: override_0 :: os_mode [15:12] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_MASK              0xf000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_OS_MODE_SHIFT             12

/* sc_x1_speed_override2 :: override_0 :: scr_mode [11:10] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_MASK             0x0c00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_BITS             2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_SCR_MODE_SHIFT            10

/* sc_x1_speed_override2 :: override_0 :: cl72_enable [09:09] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_ENABLE_MASK          0x0200
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_ENABLE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_ENABLE_BITS          1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_CL72_ENABLE_SHIFT         9

/* sc_x1_speed_override2 :: override_0 :: fec_enable [08:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_FEC_ENABLE_MASK           0x0100
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_FEC_ENABLE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_FEC_ENABLE_BITS           1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_FEC_ENABLE_SHIFT          8

/* sc_x1_speed_override2 :: override_0 :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_MASK            0x00f8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_RESERVED0_SHIFT           3

/* sc_x1_speed_override2 :: override_0 :: encodeMode [02:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_ENCODEMODE_MASK           0x0007
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_ENCODEMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_ENCODEMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_0_ENCODEMODE_SHIFT          0


/****************************************************************************
 * sc_x1_speed_override2 :: override_1
 */
/* sc_x1_speed_override2 :: override_1 :: descramblermode [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCRAMBLERMODE_MASK      0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCRAMBLERMODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCRAMBLERMODE_BITS      2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESCRAMBLERMODE_SHIFT     14

/* sc_x1_speed_override2 :: override_1 :: decodermode [13:11] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DECODERMODE_MASK          0x3800
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DECODERMODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DECODERMODE_BITS          3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DECODERMODE_SHIFT         11

/* sc_x1_speed_override2 :: override_1 :: deskewmode [10:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEWMODE_MASK           0x0700
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEWMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEWMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESKEWMODE_SHIFT          8

/* sc_x1_speed_override2 :: override_1 :: desc2_mode [07:05] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESC2_MODE_MASK           0x00e0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESC2_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESC2_MODE_BITS           3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_DESC2_MODE_SHIFT          5

/* sc_x1_speed_override2 :: override_1 :: CL36ByteDeleteMode [04:03] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_CL36BYTEDELETEMOD16E_MASK   0x0018
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_CL36BYTEDELETEMOD16E_ALIGN  0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_CL36BYTEDELETEMOD16E_BITS   2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_CL36BYTEDELETEMOD16E_SHIFT  3

/* sc_x1_speed_override2 :: override_1 :: reserved0 [02:02] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED0_MASK            0x0004
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED0_SHIFT           2

/* sc_x1_speed_override2 :: override_1 :: brcm64b66_descrambler_enable [01:01] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* sc_x1_speed_override2 :: override_1 :: reserved1 [00:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED1_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED1_BITS            1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_1_RESERVED1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_2
 */
/* sc_x1_speed_override2 :: override_2 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED0_SHIFT           11

/* sc_x1_speed_override2 :: override_2 :: chk_end_en [10:10] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CHK_END_EN_MASK           0x0400
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CHK_END_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CHK_END_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CHK_END_EN_SHIFT          10

/* sc_x1_speed_override2 :: override_2 :: reserved1 [09:07] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED1_MASK            0x0380
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED1_BITS            3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED1_SHIFT           7

/* sc_x1_speed_override2 :: override_2 :: block_sync_mode [06:04] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_BLOCK_SYNC_MODE_MASK      0x0070
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_BLOCK_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_BLOCK_SYNC_MODE_BITS      3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_BLOCK_SYNC_MODE_SHIFT     4

/* sc_x1_speed_override2 :: override_2 :: reserved2 [03:02] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED2_MASK            0x000c
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED2_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED2_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_RESERVED2_SHIFT           2

/* sc_x1_speed_override2 :: override_2 :: reorder_en [01:01] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_REORDER_EN_MASK           0x0002
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_REORDER_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_REORDER_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_REORDER_EN_SHIFT          1

/* sc_x1_speed_override2 :: override_2 :: cl36_en [00:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CL36_EN_MASK              0x0001
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CL36_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CL36_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_2_CL36_EN_SHIFT             0


/****************************************************************************
 * sc_x1_speed_override2 :: override_3
 */
/* sc_x1_speed_override2 :: override_3 :: sgmii_spd_switch [15:15] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_SGMII_SPD_SWITCH_MASK     0x8000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_SGMII_SPD_SWITCH_ALIGN    0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_SGMII_SPD_SWITCH_BITS     1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_SGMII_SPD_SWITCH_SHIFT    15

/* sc_x1_speed_override2 :: override_3 :: reserved0 [14:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_MASK            0x4000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_RESERVED0_SHIFT           14

/* sc_x1_speed_override2 :: override_3 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_3_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_4
 */
/* sc_x1_speed_override2 :: override_4 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_RESERVED0_SHIFT           8

/* sc_x1_speed_override2 :: override_4 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_4_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override2 :: override_5
 */
/* sc_x1_speed_override2 :: override_5 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_RESERVED0_SHIFT           14

/* sc_x1_speed_override2 :: override_5 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override2 :: override_5 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_5_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override2 :: override_6
 */
/* sc_x1_speed_override2 :: override_6 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_RESERVED0_SHIFT           13

/* sc_x1_speed_override2 :: override_6 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_6_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override2 :: override_7
 */
/* sc_x1_speed_override2 :: override_7 :: replication_cnt [15:15] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_REPLICATION_CNT_MASK      0x8000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_REPLICATION_CNT_ALIGN     0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_REPLICATION_CNT_BITS      1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_REPLICATION_CNT_SHIFT     15

/* sc_x1_speed_override2 :: override_7 :: pcs_creditenable [14:14] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CREDITENABLE_MASK     0x4000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CREDITENABLE_ALIGN    0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CREDITENABLE_BITS     1
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CREDITENABLE_SHIFT    14

/* sc_x1_speed_override2 :: override_7 :: pcs_clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CLOCKCNT0_MASK        0x3fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CLOCKCNT0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CLOCKCNT0_BITS        14
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_7_PCS_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override2 :: override_8
 */
/* sc_x1_speed_override2 :: override_8 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_RESERVED0_SHIFT           13

/* sc_x1_speed_override2 :: override_8 :: pcs_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_PCS_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_PCS_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_PCS_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE2_OVERRIDE_8_PCS_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER1_sc_x1_speed_override3
 */
/****************************************************************************
 * sc_x1_speed_override3 :: override_speed
 */
/* sc_x1_speed_override3 :: override_speed :: speed [15:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SHIFT           8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1_10p3125 56
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_1000M_10p3125 55
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_100M_10p3125 54
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10M_10p3125 53
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X4  50
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_5G_KR1    49
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_127G_X12  39
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_120G_X12  38
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_107G_X10  37
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_100G_CR10 36
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_42G_X4    35
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_40G_CR4   34
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_40G_KR4   33
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_21G_X2    32
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_CR2   31
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_KR2   30
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10p6_X1   29
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_KR1   28
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_40G_X4    27
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_X2    26
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_CX2   25
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_31p5G_KR4 24
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_31p5G_X4  23
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_15p75G_X2 22
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_25p45G_X4 21
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_12p7G_X2  20
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_21G_X4    19
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10p5G_X2  18
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_X4    17
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_X2    16
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_CX2   15
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_20G_CX4   14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_16G_X4    13
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_15G_X4    12
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_13G_X4    11
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_X4    10
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_KX4   9
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10G_CX4   8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_5G_X1     7
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_2p5G_X1   6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_1G_KX1    5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_1G_CX1    4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_1000M     3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_100M      2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_SPEED_SPEED_10M       1

/* sc_x1_speed_override3 :: override_speed :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_MASK        0x00f8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_BITS        5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_RESERVED0_SHIFT       3

/* sc_x1_speed_override3 :: override_speed :: num_lanes [02:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_MASK        0x0007
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_BITS        3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_SPEED_NUM_LANES_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override3 :: override_0
 */
/* sc_x1_speed_override3 :: override_0 :: os_mode [15:12] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_MASK              0xf000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_ALIGN             0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_BITS              4
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_OS_MODE_SHIFT             12

/* sc_x1_speed_override3 :: override_0 :: scr_mode [11:10] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_MASK             0x0c00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_BITS             2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_SCR_MODE_SHIFT            10

/* sc_x1_speed_override3 :: override_0 :: cl72_enable [09:09] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_ENABLE_MASK          0x0200
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_ENABLE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_ENABLE_BITS          1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_CL72_ENABLE_SHIFT         9

/* sc_x1_speed_override3 :: override_0 :: fec_enable [08:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_FEC_ENABLE_MASK           0x0100
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_FEC_ENABLE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_FEC_ENABLE_BITS           1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_FEC_ENABLE_SHIFT          8

/* sc_x1_speed_override3 :: override_0 :: reserved0 [07:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_MASK            0x00f8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_RESERVED0_SHIFT           3

/* sc_x1_speed_override3 :: override_0 :: encodeMode [02:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_ENCODEMODE_MASK           0x0007
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_ENCODEMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_ENCODEMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_0_ENCODEMODE_SHIFT          0


/****************************************************************************
 * sc_x1_speed_override3 :: override_1
 */
/* sc_x1_speed_override3 :: override_1 :: descramblermode [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCRAMBLERMODE_MASK      0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCRAMBLERMODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCRAMBLERMODE_BITS      2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESCRAMBLERMODE_SHIFT     14

/* sc_x1_speed_override3 :: override_1 :: decodermode [13:11] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DECODERMODE_MASK          0x3800
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DECODERMODE_ALIGN         0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DECODERMODE_BITS          3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DECODERMODE_SHIFT         11

/* sc_x1_speed_override3 :: override_1 :: deskewmode [10:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEWMODE_MASK           0x0700
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEWMODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEWMODE_BITS           3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESKEWMODE_SHIFT          8

/* sc_x1_speed_override3 :: override_1 :: desc2_mode [07:05] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESC2_MODE_MASK           0x00e0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESC2_MODE_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESC2_MODE_BITS           3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_DESC2_MODE_SHIFT          5

/* sc_x1_speed_override3 :: override_1 :: CL36ByteDeleteMode [04:03] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_CL36BYTEDELETEMOD16E_MASK   0x0018
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_CL36BYTEDELETEMOD16E_ALIGN  0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_CL36BYTEDELETEMOD16E_BITS   2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_CL36BYTEDELETEMOD16E_SHIFT  3

/* sc_x1_speed_override3 :: override_1 :: reserved0 [02:02] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED0_MASK            0x0004
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED0_SHIFT           2

/* sc_x1_speed_override3 :: override_1 :: brcm64b66_descrambler_enable [01:01] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* sc_x1_speed_override3 :: override_1 :: reserved1 [00:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED1_MASK            0x0001
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED1_BITS            1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_1_RESERVED1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_2
 */
/* sc_x1_speed_override3 :: override_2 :: reserved0 [15:11] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_MASK            0xf800
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_BITS            5
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED0_SHIFT           11

/* sc_x1_speed_override3 :: override_2 :: chk_end_en [10:10] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CHK_END_EN_MASK           0x0400
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CHK_END_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CHK_END_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CHK_END_EN_SHIFT          10

/* sc_x1_speed_override3 :: override_2 :: reserved1 [09:07] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED1_MASK            0x0380
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED1_BITS            3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED1_SHIFT           7

/* sc_x1_speed_override3 :: override_2 :: block_sync_mode [06:04] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_BLOCK_SYNC_MODE_MASK      0x0070
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_BLOCK_SYNC_MODE_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_BLOCK_SYNC_MODE_BITS      3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_BLOCK_SYNC_MODE_SHIFT     4

/* sc_x1_speed_override3 :: override_2 :: reserved2 [03:02] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED2_MASK            0x000c
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED2_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED2_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_RESERVED2_SHIFT           2

/* sc_x1_speed_override3 :: override_2 :: reorder_en [01:01] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_REORDER_EN_MASK           0x0002
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_REORDER_EN_ALIGN          0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_REORDER_EN_BITS           1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_REORDER_EN_SHIFT          1

/* sc_x1_speed_override3 :: override_2 :: cl36_en [00:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CL36_EN_MASK              0x0001
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CL36_EN_ALIGN             0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CL36_EN_BITS              1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_2_CL36_EN_SHIFT             0


/****************************************************************************
 * sc_x1_speed_override3 :: override_3
 */
/* sc_x1_speed_override3 :: override_3 :: sgmii_spd_switch [15:15] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_SGMII_SPD_SWITCH_MASK     0x8000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_SGMII_SPD_SWITCH_ALIGN    0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_SGMII_SPD_SWITCH_BITS     1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_SGMII_SPD_SWITCH_SHIFT    15

/* sc_x1_speed_override3 :: override_3 :: reserved0 [14:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_MASK            0x4000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_BITS            1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_RESERVED0_SHIFT           14

/* sc_x1_speed_override3 :: override_3 :: clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT0_MASK            0x3fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT0_BITS            14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_3_CLOCKCNT0_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_4
 */
/* sc_x1_speed_override3 :: override_4 :: reserved0 [15:08] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_MASK            0xff00
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_RESERVED0_SHIFT           8

/* sc_x1_speed_override3 :: override_4 :: clockcnt1 [07:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_CLOCKCNT1_MASK            0x00ff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_CLOCKCNT1_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_CLOCKCNT1_BITS            8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_4_CLOCKCNT1_SHIFT           0


/****************************************************************************
 * sc_x1_speed_override3 :: override_5
 */
/* sc_x1_speed_override3 :: override_5 :: reserved0 [15:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_MASK            0xc000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_BITS            2
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_RESERVED0_SHIFT           14

/* sc_x1_speed_override3 :: override_5 :: loopcnt0 [13:06] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT0_MASK             0x3fc0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT0_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT0_BITS             8
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT0_SHIFT            6

/* sc_x1_speed_override3 :: override_5 :: loopcnt1 [05:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT1_MASK             0x003f
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT1_ALIGN            0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT1_BITS             6
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_5_LOOPCNT1_SHIFT            0


/****************************************************************************
 * sc_x1_speed_override3 :: override_6
 */
/* sc_x1_speed_override3 :: override_6 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_RESERVED0_SHIFT           13

/* sc_x1_speed_override3 :: override_6 :: mac_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_MAC_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_MAC_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_MAC_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_6_MAC_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * sc_x1_speed_override3 :: override_7
 */
/* sc_x1_speed_override3 :: override_7 :: replication_cnt [15:15] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_REPLICATION_CNT_MASK      0x8000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_REPLICATION_CNT_ALIGN     0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_REPLICATION_CNT_BITS      1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_REPLICATION_CNT_SHIFT     15

/* sc_x1_speed_override3 :: override_7 :: pcs_creditenable [14:14] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CREDITENABLE_MASK     0x4000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CREDITENABLE_ALIGN    0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CREDITENABLE_BITS     1
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CREDITENABLE_SHIFT    14

/* sc_x1_speed_override3 :: override_7 :: pcs_clockcnt0 [13:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CLOCKCNT0_MASK        0x3fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CLOCKCNT0_ALIGN       0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CLOCKCNT0_BITS        14
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_7_PCS_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x1_speed_override3 :: override_8
 */
/* sc_x1_speed_override3 :: override_8 :: reserved0 [15:13] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_RESERVED0_MASK            0xe000
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_RESERVED0_ALIGN           0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_RESERVED0_BITS            3
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_RESERVED0_SHIFT           13

/* sc_x1_speed_override3 :: override_8 :: pcs_creditgencnt [12:00] */
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_PCS_CREDITGENCNT_MASK     0x1fff
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_PCS_CREDITGENCNT_ALIGN    0
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_PCS_CREDITGENCNT_BITS     13
#define SC_X1_SPEED_OVERRIDE3_OVERRIDE_8_PCS_CREDITGENCNT_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER2_TX_X2_Control0
 */
/****************************************************************************
 * TX_X2_Control0 :: MLD_swap_count
 */
/* TX_X2_Control0 :: MLD_swap_count :: MLD_swap_count [15:00] */
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_MASK          0xffff
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_ALIGN         0
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_BITS          16
#define TX_X2_CONTROL0_MLD_SWAP_COUNT_MLD_SWAP_COUNT_SHIFT         0


/****************************************************************************
 * TX_X2_Control0 :: cl48_0
 */
/* TX_X2_Control0 :: cl48_0 :: BRCM_MODE_USE_K20PT5 [15:15] */
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_MASK            0x8000
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_ALIGN           0
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_BITS            1
#define TX_X2_CONTROL0_CL48_0_BRCM_MODE_USE_K20PT5_SHIFT           15

/* TX_X2_Control0 :: cl48_0 :: reserved0 [14:07] */
#define TX_X2_CONTROL0_CL48_0_RESERVED0_MASK                       0x7f80
#define TX_X2_CONTROL0_CL48_0_RESERVED0_ALIGN                      0
#define TX_X2_CONTROL0_CL48_0_RESERVED0_BITS                       8
#define TX_X2_CONTROL0_CL48_0_RESERVED0_SHIFT                      7

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_li_enable [06:06] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_MASK               0x0040
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LI_ENABLE_SHIFT              6

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_lf_enable [05:05] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_MASK               0x0020
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_LF_ENABLE_SHIFT              5

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_rf_enable [04:04] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_MASK               0x0010
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL48_0_CL48_TX_RF_ENABLE_SHIFT              4

/* TX_X2_Control0 :: cl48_0 :: cl48_tx_QrsvdCtrl [03:00] */
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_MASK               0x000f
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_ALIGN              0
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_BITS               4
#define TX_X2_CONTROL0_CL48_0_CL48_TX_QRSVDCTRL_SHIFT              0


/****************************************************************************
 * TX_X2_Control0 :: cl82_0
 */
/* TX_X2_Control0 :: cl82_0 :: reserved0 [15:11] */
#define TX_X2_CONTROL0_CL82_0_RESERVED0_MASK                       0xf800
#define TX_X2_CONTROL0_CL82_0_RESERVED0_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED0_BITS                       5
#define TX_X2_CONTROL0_CL82_0_RESERVED0_SHIFT                      11

/* TX_X2_Control0 :: cl82_0 :: cl82_bypass_txsm [10:10] */
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_MASK                0x0400
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_ALIGN               0
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_BITS                1
#define TX_X2_CONTROL0_CL82_0_CL82_BYPASS_TXSM_SHIFT               10

/* TX_X2_Control0 :: cl82_0 :: reserved1 [09:07] */
#define TX_X2_CONTROL0_CL82_0_RESERVED1_MASK                       0x0380
#define TX_X2_CONTROL0_CL82_0_RESERVED1_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED1_BITS                       3
#define TX_X2_CONTROL0_CL82_0_RESERVED1_SHIFT                      7

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_li_enable [06:06] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_MASK               0x0040
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LI_ENABLE_SHIFT              6

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_lf_enable [05:05] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_MASK               0x0020
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_LF_ENABLE_SHIFT              5

/* TX_X2_Control0 :: cl82_0 :: cl82_tx_rf_enable [04:04] */
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_MASK               0x0010
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_ALIGN              0
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_BITS               1
#define TX_X2_CONTROL0_CL82_0_CL82_TX_RF_ENABLE_SHIFT              4

/* TX_X2_Control0 :: cl82_0 :: reserved2 [03:00] */
#define TX_X2_CONTROL0_CL82_0_RESERVED2_MASK                       0x000f
#define TX_X2_CONTROL0_CL82_0_RESERVED2_ALIGN                      0
#define TX_X2_CONTROL0_CL82_0_RESERVED2_BITS                       4
#define TX_X2_CONTROL0_CL82_0_RESERVED2_SHIFT                      0


/****************************************************************************
 * TX_X2_Control0 :: brcm_mode
 */
/* TX_X2_Control0 :: brcm_mode :: reserved0 [15:08] */
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_MASK                    0xff00
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_ALIGN                   0
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_BITS                    8
#define TX_X2_CONTROL0_BRCM_MODE_RESERVED0_SHIFT                   8

/* TX_X2_Control0 :: brcm_mode :: acol_swap_count64B66B [07:00] */
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_MASK        0x00ff
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_ALIGN       0
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_BITS        8
#define TX_X2_CONTROL0_BRCM_MODE_ACOL_SWAP_COUNT64B66B_SHIFT       0


/****************************************************************************
 * TSCE_TSCE_USER2_TX_X2_Status0
 */
/****************************************************************************
 * TX_X2_Status0 :: cl82_tx_status_0
 */
/* TX_X2_Status0 :: cl82_tx_status_0 :: reserved0 [15:14] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_MASK              0xc000
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_ALIGN             0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_BITS              2
#define TX_X2_STATUS0_CL82_TX_STATUS_0_RESERVED0_SHIFT             14

/* TX_X2_Status0 :: cl82_tx_status_0 :: cl82_idle_deletion_underflow [13:13] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_MASK 0x2000
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_ALIGN 0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_BITS 1
#define TX_X2_STATUS0_CL82_TX_STATUS_0_CL82_IDLE_DELETION_UNDERFLOW_SHIFT 13

/* TX_X2_Status0 :: cl82_tx_status_0 :: t_type_coded [12:10] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_MASK           0x1c00
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_ALIGN          0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_BITS           3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_T_TYPE_CODED_SHIFT          10

/* TX_X2_Status0 :: cl82_tx_status_0 :: ltxsm_state [09:03] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_MASK            0x03f8
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_ALIGN           0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_BITS            7
#define TX_X2_STATUS0_CL82_TX_STATUS_0_LTXSM_STATE_SHIFT           3

/* TX_X2_Status0 :: cl82_tx_status_0 :: txsm_state [02:00] */
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_MASK             0x0007
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_ALIGN            0
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_BITS             3
#define TX_X2_STATUS0_CL82_TX_STATUS_0_TXSM_STATE_SHIFT            0


/****************************************************************************
 * TSCE_TSCE_USER2_RX_X2_Control0
 */
/****************************************************************************
 * RX_X2_Control0 :: qrsvd_0
 */
/* RX_X2_Control0 :: qrsvd_0 :: reserved0 [15:15] */
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_MASK                      0x8000
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_BITS                      1
#define RX_X2_CONTROL0_QRSVD_0_RESERVED0_SHIFT                     15

/* RX_X2_Control0 :: qrsvd_0 :: QrsvdSwap [14:05] */
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_MASK                      0x7fe0
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_BITS                      10
#define RX_X2_CONTROL0_QRSVD_0_QRSVDSWAP_SHIFT                     5

/* RX_X2_Control0 :: qrsvd_0 :: CL48_rx_QrsvdCtrl [04:01] */
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_MASK              0x001e
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_ALIGN             0
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_BITS              4
#define RX_X2_CONTROL0_QRSVD_0_CL48_RX_QRSVDCTRL_SHIFT             1

/* RX_X2_Control0 :: qrsvd_0 :: reserved1 [00:00] */
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_MASK                      0x0001
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_BITS                      1
#define RX_X2_CONTROL0_QRSVD_0_RESERVED1_SHIFT                     0


/****************************************************************************
 * RX_X2_Control0 :: qrsvd_1
 */
/* RX_X2_Control0 :: qrsvd_1 :: Qrsvd1 [15:07] */
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_MASK                         0xff80
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_ALIGN                        0
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_BITS                         9
#define RX_X2_CONTROL0_QRSVD_1_QRSVD1_SHIFT                        7

/* RX_X2_Control0 :: qrsvd_1 :: Qrsvd2_8_2 [06:00] */
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_MASK                     0x007f
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_ALIGN                    0
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_BITS                     7
#define RX_X2_CONTROL0_QRSVD_1_QRSVD2_8_2_SHIFT                    0


/****************************************************************************
 * RX_X2_Control0 :: qrsvd_2
 */
/* RX_X2_Control0 :: qrsvd_2 :: Qrsvd2_1_0 [15:14] */
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_MASK                     0xc000
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_ALIGN                    0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_BITS                     2
#define RX_X2_CONTROL0_QRSVD_2_QRSVD2_1_0_SHIFT                    14

/* RX_X2_Control0 :: qrsvd_2 :: Qrsvd3 [13:05] */
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_MASK                         0x3fe0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_ALIGN                        0
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_BITS                         9
#define RX_X2_CONTROL0_QRSVD_2_QRSVD3_SHIFT                        5

/* RX_X2_Control0 :: qrsvd_2 :: reserved0 [04:00] */
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_MASK                      0x001f
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_ALIGN                     0
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_BITS                      5
#define RX_X2_CONTROL0_QRSVD_2_RESERVED0_SHIFT                     0


/****************************************************************************
 * RX_X2_Control0 :: misc_0
 */
/* RX_X2_Control0 :: misc_0 :: reserved0 [15:13] */
#define RX_X2_CONTROL0_MISC_0_RESERVED0_MASK                       0xe000
#define RX_X2_CONTROL0_MISC_0_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED0_BITS                       3
#define RX_X2_CONTROL0_MISC_0_RESERVED0_SHIFT                      13

/* RX_X2_Control0 :: misc_0 :: link_en [12:12] */
#define RX_X2_CONTROL0_MISC_0_LINK_EN_MASK                         0x1000
#define RX_X2_CONTROL0_MISC_0_LINK_EN_ALIGN                        0
#define RX_X2_CONTROL0_MISC_0_LINK_EN_BITS                         1
#define RX_X2_CONTROL0_MISC_0_LINK_EN_SHIFT                        12

/* RX_X2_Control0 :: misc_0 :: reserved1 [11:11] */
#define RX_X2_CONTROL0_MISC_0_RESERVED1_MASK                       0x0800
#define RX_X2_CONTROL0_MISC_0_RESERVED1_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED1_BITS                       1
#define RX_X2_CONTROL0_MISC_0_RESERVED1_SHIFT                      11

/* RX_X2_Control0 :: misc_0 :: chk_end_en [10:10] */
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_MASK                      0x0400
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_ALIGN                     0
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_BITS                      1
#define RX_X2_CONTROL0_MISC_0_CHK_END_EN_SHIFT                     10

/* RX_X2_Control0 :: misc_0 :: reserved2 [09:09] */
#define RX_X2_CONTROL0_MISC_0_RESERVED2_MASK                       0x0200
#define RX_X2_CONTROL0_MISC_0_RESERVED2_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED2_BITS                       1
#define RX_X2_CONTROL0_MISC_0_RESERVED2_SHIFT                      9

/* RX_X2_Control0 :: misc_0 :: brcm_mode_use_k20pt5 [08:08] */
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_MASK            0x0100
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_ALIGN           0
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_BITS            1
#define RX_X2_CONTROL0_MISC_0_BRCM_MODE_USE_K20PT5_SHIFT           8

/* RX_X2_Control0 :: misc_0 :: reserved3 [07:02] */
#define RX_X2_CONTROL0_MISC_0_RESERVED3_MASK                       0x00fc
#define RX_X2_CONTROL0_MISC_0_RESERVED3_ALIGN                      0
#define RX_X2_CONTROL0_MISC_0_RESERVED3_BITS                       6
#define RX_X2_CONTROL0_MISC_0_RESERVED3_SHIFT                      2

/* RX_X2_Control0 :: misc_0 :: dis_cl82_bermon [01:01] */
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_MASK                 0x0002
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_BITS                 1
#define RX_X2_CONTROL0_MISC_0_DIS_CL82_BERMON_SHIFT                1

/* RX_X2_Control0 :: misc_0 :: bypass_cl82rxsm [00:00] */
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_MASK                 0x0001
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_ALIGN                0
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_BITS                 1
#define RX_X2_CONTROL0_MISC_0_BYPASS_CL82RXSM_SHIFT                0


/****************************************************************************
 * RX_X2_Control0 :: misc_1
 */
/* RX_X2_Control0 :: misc_1 :: reserved0 [15:10] */
#define RX_X2_CONTROL0_MISC_1_RESERVED0_MASK                       0xfc00
#define RX_X2_CONTROL0_MISC_1_RESERVED0_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED0_BITS                       6
#define RX_X2_CONTROL0_MISC_1_RESERVED0_SHIFT                      10

/* RX_X2_Control0 :: misc_1 :: cl82_rx_li_enable [09:09] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_MASK               0x0200
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LI_ENABLE_SHIFT              9

/* RX_X2_Control0 :: misc_1 :: cl48_rx_li_enable [08:08] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_MASK               0x0100
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LI_ENABLE_SHIFT              8

/* RX_X2_Control0 :: misc_1 :: reserved1 [07:04] */
#define RX_X2_CONTROL0_MISC_1_RESERVED1_MASK                       0x00f0
#define RX_X2_CONTROL0_MISC_1_RESERVED1_ALIGN                      0
#define RX_X2_CONTROL0_MISC_1_RESERVED1_BITS                       4
#define RX_X2_CONTROL0_MISC_1_RESERVED1_SHIFT                      4

/* RX_X2_Control0 :: misc_1 :: cl48_rx_lf_enable [03:03] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_MASK               0x0008
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_LF_ENABLE_SHIFT              3

/* RX_X2_Control0 :: misc_1 :: cl48_rx_rf_enable [02:02] */
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_MASK               0x0004
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL48_RX_RF_ENABLE_SHIFT              2

/* RX_X2_Control0 :: misc_1 :: cl82_rx_lf_enable [01:01] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_MASK               0x0002
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_LF_ENABLE_SHIFT              1

/* RX_X2_Control0 :: misc_1 :: cl82_rx_rf_enable [00:00] */
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_MASK               0x0001
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_ALIGN              0
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_BITS               1
#define RX_X2_CONTROL0_MISC_1_CL82_RX_RF_ENABLE_SHIFT              0


/****************************************************************************
 * TSCE_TSCE_USER2_RX_X2_Status0
 */
/****************************************************************************
 * RX_X2_Status0 :: skew_status_0
 */
/* RX_X2_Status0 :: skew_status_0 :: cl48_skew_status [15:15] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_MASK          0x8000
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_ALIGN         0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_BITS          1
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEW_STATUS_SHIFT         15

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_0 [14:12] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_MASK    0x7000
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_0_SHIFT   12

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_1 [11:09] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_MASK    0x0e00
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_1_SHIFT   9

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_2 [08:06] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_MASK    0x01c0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_2_SHIFT   6

/* RX_X2_Status0 :: skew_status_0 :: cl48_skewacq_state_d_3 [05:03] */
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_MASK    0x0038
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_ALIGN   0
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_BITS    3
#define RX_X2_STATUS0_SKEW_STATUS_0_CL48_SKEWACQ_STATE_D_3_SHIFT   3

/* RX_X2_Status0 :: skew_status_0 :: reserved0 [02:00] */
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_MASK                 0x0007
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_ALIGN                0
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_BITS                 3
#define RX_X2_STATUS0_SKEW_STATUS_0_RESERVED0_SHIFT                0


/****************************************************************************
 * RX_X2_Status0 :: skew_status_1
 */
/* RX_X2_Status0 :: skew_status_1 :: reserved0 [15:08] */
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_MASK                 0xff00
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_ALIGN                0
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_BITS                 8
#define RX_X2_STATUS0_SKEW_STATUS_1_RESERVED0_SHIFT                8

/* RX_X2_Status0 :: skew_status_1 :: cl48_skewacq_state_l [07:00] */
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_MASK      0x00ff
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_ALIGN     0
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_BITS      8
#define RX_X2_STATUS0_SKEW_STATUS_1_CL48_SKEWACQ_STATE_L_SHIFT     0


/****************************************************************************
 * TSCE_TSCE_USER2_CL82
 */
/****************************************************************************
 * CL82 :: rx_decoder_status
 */
/* CL82 :: rx_decoder_status :: reserved0 [15:13] */
#define CL82_RX_DECODER_STATUS_RESERVED0_MASK                      0xe000
#define CL82_RX_DECODER_STATUS_RESERVED0_ALIGN                     0
#define CL82_RX_DECODER_STATUS_RESERVED0_BITS                      3
#define CL82_RX_DECODER_STATUS_RESERVED0_SHIFT                     13

/* CL82 :: rx_decoder_status :: r_type_coded [12:07] */
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_MASK                   0x1f80
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_ALIGN                  0
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_BITS                   6
#define CL82_RX_DECODER_STATUS_R_TYPE_CODED_SHIFT                  7

/* CL82 :: rx_decoder_status :: rxsm_state [06:00] */
#define CL82_RX_DECODER_STATUS_RXSM_STATE_MASK                     0x007f
#define CL82_RX_DECODER_STATUS_RXSM_STATE_ALIGN                    0
#define CL82_RX_DECODER_STATUS_RXSM_STATE_BITS                     7
#define CL82_RX_DECODER_STATUS_RXSM_STATE_SHIFT                    0


/****************************************************************************
 * CL82 :: rx_deskew_ber_status
 */
/* CL82 :: rx_deskew_ber_status :: deskew_state [15:14] */
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_MASK                0xc000
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_ALIGN               0
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_BITS                2
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_STATE_SHIFT               14

/* CL82 :: rx_deskew_ber_status :: deskew_his_state [13:12] */
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_MASK            0x3000
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_ALIGN           0
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_BITS            2
#define CL82_RX_DESKEW_BER_STATUS_DESKEW_HIS_STATE_SHIFT           12

/* CL82 :: rx_deskew_ber_status :: reserved0 [11:11] */
#define CL82_RX_DESKEW_BER_STATUS_RESERVED0_MASK                   0x0800
#define CL82_RX_DESKEW_BER_STATUS_RESERVED0_ALIGN                  0
#define CL82_RX_DESKEW_BER_STATUS_RESERVED0_BITS                   1
#define CL82_RX_DESKEW_BER_STATUS_RESERVED0_SHIFT                  11

/* CL82 :: rx_deskew_ber_status :: lbermon_state [10:06] */
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_MASK               0x07c0
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_ALIGN              0
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_BITS               5
#define CL82_RX_DESKEW_BER_STATUS_LBERMON_STATE_SHIFT              6

/* CL82 :: rx_deskew_ber_status :: reserved1 [05:05] */
#define CL82_RX_DESKEW_BER_STATUS_RESERVED1_MASK                   0x0020
#define CL82_RX_DESKEW_BER_STATUS_RESERVED1_ALIGN                  0
#define CL82_RX_DESKEW_BER_STATUS_RESERVED1_BITS                   1
#define CL82_RX_DESKEW_BER_STATUS_RESERVED1_SHIFT                  5

/* CL82 :: rx_deskew_ber_status :: bermon_state [04:00] */
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_MASK                0x001f
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_ALIGN               0
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_BITS                5
#define CL82_RX_DESKEW_BER_STATUS_BERMON_STATE_SHIFT               0


/****************************************************************************
 * CL82 :: ber_ho_status
 */
/* CL82 :: ber_ho_status :: ber_ho [15:00] */
#define CL82_BER_HO_STATUS_BER_HO_MASK                             0xffff
#define CL82_BER_HO_STATUS_BER_HO_ALIGN                            0
#define CL82_BER_HO_STATUS_BER_HO_BITS                             16
#define CL82_BER_HO_STATUS_BER_HO_SHIFT                            0


/****************************************************************************
 * CL82 :: PCS_errored_blocks_ho
 */
/* CL82 :: PCS_errored_blocks_ho :: errored_blocks_ho_present [15:15] */
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_MASK  0x8000
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_ALIGN 0
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_BITS  1
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_PRESENT_SHIFT 15

/* CL82 :: PCS_errored_blocks_ho :: reserved0 [14:14] */
#define CL82_PCS_ERRORED_BLOCKS_HO_RESERVED0_MASK                  0x4000
#define CL82_PCS_ERRORED_BLOCKS_HO_RESERVED0_ALIGN                 0
#define CL82_PCS_ERRORED_BLOCKS_HO_RESERVED0_BITS                  1
#define CL82_PCS_ERRORED_BLOCKS_HO_RESERVED0_SHIFT                 14

/* CL82 :: PCS_errored_blocks_ho :: errored_blocks_ho [13:00] */
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_MASK          0x3fff
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_ALIGN         0
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_BITS          14
#define CL82_PCS_ERRORED_BLOCKS_HO_ERRORED_BLOCKS_HO_SHIFT         0


/****************************************************************************
 * TSCE_TSCE_USER4_pmd_x4
 */
/****************************************************************************
 * pmd_x4 :: control
 */
/* pmd_x4 :: control :: reserved0 [15:14] */
#define PMD_X4_CONTROL_RESERVED0_MASK                              0xc000
#define PMD_X4_CONTROL_RESERVED0_ALIGN                             0
#define PMD_X4_CONTROL_RESERVED0_BITS                              2
#define PMD_X4_CONTROL_RESERVED0_SHIFT                             14

/* pmd_x4 :: control :: rx_dme_en [13:13] */
#define PMD_X4_CONTROL_RX_DME_EN_MASK                              0x2000
#define PMD_X4_CONTROL_RX_DME_EN_ALIGN                             0
#define PMD_X4_CONTROL_RX_DME_EN_BITS                              1
#define PMD_X4_CONTROL_RX_DME_EN_SHIFT                             13

/* pmd_x4 :: control :: osr_mode [12:09] */
#define PMD_X4_CONTROL_OSR_MODE_MASK                               0x1e00
#define PMD_X4_CONTROL_OSR_MODE_ALIGN                              0
#define PMD_X4_CONTROL_OSR_MODE_BITS                               4
#define PMD_X4_CONTROL_OSR_MODE_SHIFT                              9

/* pmd_x4 :: control :: tx_disable [08:08] */
#define PMD_X4_CONTROL_TX_DISABLE_MASK                             0x0100
#define PMD_X4_CONTROL_TX_DISABLE_ALIGN                            0
#define PMD_X4_CONTROL_TX_DISABLE_BITS                             1
#define PMD_X4_CONTROL_TX_DISABLE_SHIFT                            8

/* pmd_x4 :: control :: reserved1 [07:04] */
#define PMD_X4_CONTROL_RESERVED1_MASK                              0x00f0
#define PMD_X4_CONTROL_RESERVED1_ALIGN                             0
#define PMD_X4_CONTROL_RESERVED1_BITS                              4
#define PMD_X4_CONTROL_RESERVED1_SHIFT                             4

/* pmd_x4 :: control :: ln_rx_h_pwrdn [03:03] */
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_MASK                          0x0008
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_ALIGN                         0
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_BITS                          1
#define PMD_X4_CONTROL_LN_RX_H_PWRDN_SHIFT                         3

/* pmd_x4 :: control :: ln_tx_h_pwrdn [02:02] */
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_MASK                          0x0004
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_ALIGN                         0
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_BITS                          1
#define PMD_X4_CONTROL_LN_TX_H_PWRDN_SHIFT                         2

/* pmd_x4 :: control :: ln_h_rstb [01:01] */
#define PMD_X4_CONTROL_LN_H_RSTB_MASK                              0x0002
#define PMD_X4_CONTROL_LN_H_RSTB_ALIGN                             0
#define PMD_X4_CONTROL_LN_H_RSTB_BITS                              1
#define PMD_X4_CONTROL_LN_H_RSTB_SHIFT                             1

/* pmd_x4 :: control :: ln_dp_h_rstb [00:00] */
#define PMD_X4_CONTROL_LN_DP_H_RSTB_MASK                           0x0001
#define PMD_X4_CONTROL_LN_DP_H_RSTB_ALIGN                          0
#define PMD_X4_CONTROL_LN_DP_H_RSTB_BITS                           1
#define PMD_X4_CONTROL_LN_DP_H_RSTB_SHIFT                          0


/****************************************************************************
 * pmd_x4 :: mode
 */
/* pmd_x4 :: mode :: lane_mode [15:00] */
#define PMD_X4_MODE_LANE_MODE_MASK                                 0xffff
#define PMD_X4_MODE_LANE_MODE_ALIGN                                0
#define PMD_X4_MODE_LANE_MODE_BITS                                 16
#define PMD_X4_MODE_LANE_MODE_SHIFT                                0


/****************************************************************************
 * pmd_x4 :: status
 */
/* pmd_x4 :: status :: reserved0 [15:03] */
#define PMD_X4_STATUS_RESERVED0_MASK                               0xfff8
#define PMD_X4_STATUS_RESERVED0_ALIGN                              0
#define PMD_X4_STATUS_RESERVED0_BITS                               13
#define PMD_X4_STATUS_RESERVED0_SHIFT                              3

/* pmd_x4 :: status :: rx_clk_vld_sts [02:02] */
#define PMD_X4_STATUS_RX_CLK_VLD_STS_MASK                          0x0004
#define PMD_X4_STATUS_RX_CLK_VLD_STS_ALIGN                         0
#define PMD_X4_STATUS_RX_CLK_VLD_STS_BITS                          1
#define PMD_X4_STATUS_RX_CLK_VLD_STS_SHIFT                         2

/* pmd_x4 :: status :: signal_detect_sts [01:01] */
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_MASK                       0x0002
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_ALIGN                      0
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_BITS                       1
#define PMD_X4_STATUS_SIGNAL_DETECT_STS_SHIFT                      1

/* pmd_x4 :: status :: rx_lock_sts [00:00] */
#define PMD_X4_STATUS_RX_LOCK_STS_MASK                             0x0001
#define PMD_X4_STATUS_RX_LOCK_STS_ALIGN                            0
#define PMD_X4_STATUS_RX_LOCK_STS_BITS                             1
#define PMD_X4_STATUS_RX_LOCK_STS_SHIFT                            0


/****************************************************************************
 * pmd_x4 :: latch_status
 */
/* pmd_x4 :: latch_status :: reserved0 [15:06] */
#define PMD_X4_LATCH_STATUS_RESERVED0_MASK                         0xffc0
#define PMD_X4_LATCH_STATUS_RESERVED0_ALIGN                        0
#define PMD_X4_LATCH_STATUS_RESERVED0_BITS                         10
#define PMD_X4_LATCH_STATUS_RESERVED0_SHIFT                        6

/* pmd_x4 :: latch_status :: rx_clk_vld_LH [05:05] */
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_MASK                     0x0020
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_ALIGN                    0
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_BITS                     1
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LH_SHIFT                    5

/* pmd_x4 :: latch_status :: rx_clk_vld_LL [04:04] */
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_MASK                     0x0010
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_ALIGN                    0
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_BITS                     1
#define PMD_X4_LATCH_STATUS_RX_CLK_VLD_LL_SHIFT                    4

/* pmd_x4 :: latch_status :: signal_detect_LH [03:03] */
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_MASK                  0x0008
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_ALIGN                 0
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_BITS                  1
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LH_SHIFT                 3

/* pmd_x4 :: latch_status :: signal_detect_LL [02:02] */
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_MASK                  0x0004
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_ALIGN                 0
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_BITS                  1
#define PMD_X4_LATCH_STATUS_SIGNAL_DETECT_LL_SHIFT                 2

/* pmd_x4 :: latch_status :: rx_lock_LH [01:01] */
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_MASK                        0x0002
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_ALIGN                       0
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_BITS                        1
#define PMD_X4_LATCH_STATUS_RX_LOCK_LH_SHIFT                       1

/* pmd_x4 :: latch_status :: rx_lock_LL [00:00] */
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_MASK                        0x0001
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_ALIGN                       0
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_BITS                        1
#define PMD_X4_LATCH_STATUS_RX_LOCK_LL_SHIFT                       0


/****************************************************************************
 * pmd_x4 :: override
 */
/* pmd_x4 :: override :: reserved0 [15:08] */
#define PMD_X4_OVERRIDE_RESERVED0_MASK                             0xff00
#define PMD_X4_OVERRIDE_RESERVED0_ALIGN                            0
#define PMD_X4_OVERRIDE_RESERVED0_BITS                             8
#define PMD_X4_OVERRIDE_RESERVED0_SHIFT                            8

/* pmd_x4 :: override :: ln_dp_h_rstb_oen [07:07] */
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_MASK                      0x0080
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_ALIGN                     0
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_BITS                      1
#define PMD_X4_OVERRIDE_LN_DP_H_RSTB_OEN_SHIFT                     7

/* pmd_x4 :: override :: tx_disable_oen [06:06] */
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_MASK                        0x0040
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_ALIGN                       0
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_BITS                        1
#define PMD_X4_OVERRIDE_TX_DISABLE_OEN_SHIFT                       6

/* pmd_x4 :: override :: rx_dme_en_oen [05:05] */
#define PMD_X4_OVERRIDE_RX_DME_EN_OEN_MASK                         0x0020
#define PMD_X4_OVERRIDE_RX_DME_EN_OEN_ALIGN                        0
#define PMD_X4_OVERRIDE_RX_DME_EN_OEN_BITS                         1
#define PMD_X4_OVERRIDE_RX_DME_EN_OEN_SHIFT                        5

/* pmd_x4 :: override :: osr_mode_oen [04:04] */
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_MASK                          0x0010
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_ALIGN                         0
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_BITS                          1
#define PMD_X4_OVERRIDE_OSR_MODE_OEN_SHIFT                         4

/* pmd_x4 :: override :: lane_mode_oen [03:03] */
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_MASK                         0x0008
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_ALIGN                        0
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_BITS                         1
#define PMD_X4_OVERRIDE_LANE_MODE_OEN_SHIFT                        3

/* pmd_x4 :: override :: rx_clk_vld_ovrd [02:02] */
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_MASK                       0x0004
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_ALIGN                      0
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_BITS                       1
#define PMD_X4_OVERRIDE_RX_CLK_VLD_OVRD_SHIFT                      2

/* pmd_x4 :: override :: signal_detect_ovrd [01:01] */
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_MASK                    0x0002
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_ALIGN                   0
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_BITS                    1
#define PMD_X4_OVERRIDE_SIGNAL_DETECT_OVRD_SHIFT                   1

/* pmd_x4 :: override :: rx_lock_ovrd [00:00] */
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_MASK                          0x0001
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_ALIGN                         0
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_BITS                          1
#define PMD_X4_OVERRIDE_RX_LOCK_OVRD_SHIFT                         0


/****************************************************************************
 * pmd_x4 :: eee_control
 */
/* pmd_x4 :: eee_control :: reserved0 [15:03] */
#define PMD_X4_EEE_CONTROL_RESERVED0_MASK                          0xfff8
#define PMD_X4_EEE_CONTROL_RESERVED0_ALIGN                         0
#define PMD_X4_EEE_CONTROL_RESERVED0_BITS                          13
#define PMD_X4_EEE_CONTROL_RESERVED0_SHIFT                         3

/* pmd_x4 :: eee_control :: rx_mode [02:02] */
#define PMD_X4_EEE_CONTROL_RX_MODE_MASK                            0x0004
#define PMD_X4_EEE_CONTROL_RX_MODE_ALIGN                           0
#define PMD_X4_EEE_CONTROL_RX_MODE_BITS                            1
#define PMD_X4_EEE_CONTROL_RX_MODE_SHIFT                           2

/* pmd_x4 :: eee_control :: tx_mode [01:00] */
#define PMD_X4_EEE_CONTROL_TX_MODE_MASK                            0x0003
#define PMD_X4_EEE_CONTROL_TX_MODE_ALIGN                           0
#define PMD_X4_EEE_CONTROL_TX_MODE_BITS                            2
#define PMD_X4_EEE_CONTROL_TX_MODE_SHIFT                           0


/****************************************************************************
 * pmd_x4 :: eee_status
 */
/* pmd_x4 :: eee_status :: reserved0 [15:01] */
#define PMD_X4_EEE_STATUS_RESERVED0_MASK                           0xfffe
#define PMD_X4_EEE_STATUS_RESERVED0_ALIGN                          0
#define PMD_X4_EEE_STATUS_RESERVED0_BITS                           15
#define PMD_X4_EEE_STATUS_RESERVED0_SHIFT                          1

/* pmd_x4 :: eee_status :: energy_detect [00:00] */
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_MASK                       0x0001
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_ALIGN                      0
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_BITS                       1
#define PMD_X4_EEE_STATUS_ENERGY_DETECT_SHIFT                      0


/****************************************************************************
 * TSCE_TSCE_USER4_PatGen1
 */
/****************************************************************************
 * PatGen1 :: txpktcnt_U
 */
/* PatGen1 :: txpktcnt_U :: txpktcnt_U [15:00] */
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_MASK                         0xffff
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_ALIGN                        0
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_BITS                         16
#define PATGEN1_TXPKTCNT_U_TXPKTCNT_U_SHIFT                        0


/****************************************************************************
 * PatGen1 :: txpktcnt_L
 */
/* PatGen1 :: txpktcnt_L :: txpktcnt_L [15:00] */
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_MASK                         0xffff
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_ALIGN                        0
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_BITS                         16
#define PATGEN1_TXPKTCNT_L_TXPKTCNT_L_SHIFT                        0


/****************************************************************************
 * PatGen1 :: rxpktcnt_U
 */
/* PatGen1 :: rxpktcnt_U :: rxpktcnt_U [15:00] */
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_MASK                         0xffff
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_ALIGN                        0
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_BITS                         16
#define PATGEN1_RXPKTCNT_U_RXPKTCNT_U_SHIFT                        0


/****************************************************************************
 * PatGen1 :: rxpktcnt_L
 */
/* PatGen1 :: rxpktcnt_L :: rxpktcnt_L [15:00] */
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_MASK                         0xffff
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_ALIGN                        0
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_BITS                         16
#define PATGEN1_RXPKTCNT_L_RXPKTCNT_L_SHIFT                        0


/****************************************************************************
 * TSCE_TSCE_USER4_sc_x4_control
 */
/****************************************************************************
 * sc_x4_control :: control
 */
/* sc_x4_control :: control :: reserved0 [15:09] */
#define SC_X4_CONTROL_CONTROL_RESERVED0_MASK                       0xfe00
#define SC_X4_CONTROL_CONTROL_RESERVED0_ALIGN                      0
#define SC_X4_CONTROL_CONTROL_RESERVED0_BITS                       7
#define SC_X4_CONTROL_CONTROL_RESERVED0_SHIFT                      9

/* sc_x4_control :: control :: sw_speed_change [08:08] */
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_MASK                 0x0100
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_ALIGN                0
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_BITS                 1
#define SC_X4_CONTROL_CONTROL_SW_SPEED_CHANGE_SHIFT                8

/* sc_x4_control :: control :: sw_speed [07:00] */
#define SC_X4_CONTROL_CONTROL_SW_SPEED_MASK                        0x00ff
#define SC_X4_CONTROL_CONTROL_SW_SPEED_ALIGN                       0
#define SC_X4_CONTROL_CONTROL_SW_SPEED_BITS                        8
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SHIFT                       0
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_2p5G_X1_10p3125       56
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_1000M_10p3125         55
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_100M_10p3125          54
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10M_10p3125           53
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10p5G_X4              50
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_5G_KR1                49
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_127G_X12              39
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_120G_X12              38
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_107G_X10              37
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_100G_CR10             36
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_42G_X4                35
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_40G_CR4               34
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_40G_KR4               33
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_21G_X2                32
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_CR2               31
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_KR2               30
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10p6_X1               29
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_KR1               28
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_40G_X4                27
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_X2                26
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_CX2               25
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_31p5G_KR4             24
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_31p5G_X4              23
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_15p75G_X2             22
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_25p45G_X4             21
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_12p7G_X2              20
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_21G_X4                19
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10p5G_X2              18
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_X4                17
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_X2                16
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_CX2               15
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_20G_CX4               14
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_16G_X4                13
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_15G_X4                12
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_13G_X4                11
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_X4                10
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_KX4               9
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10G_CX4               8
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_5G_X1                 7
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_2p5G_X1               6
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_1G_KX1                5
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_1G_CX1                4
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_1000M                 3
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_100M                  2
#define SC_X4_CONTROL_CONTROL_SW_SPEED_SPEED_10M                   1


/****************************************************************************
 * sc_x4_control :: status
 */
/* sc_x4_control :: status :: reserved0 [15:02] */
#define SC_X4_CONTROL_STATUS_RESERVED0_MASK                        0xfffc
#define SC_X4_CONTROL_STATUS_RESERVED0_ALIGN                       0
#define SC_X4_CONTROL_STATUS_RESERVED0_BITS                        14
#define SC_X4_CONTROL_STATUS_RESERVED0_SHIFT                       2

/* sc_x4_control :: status :: sw_speed_config_vld [01:01] */
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_MASK              0x0002
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_ALIGN             0
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_BITS              1
#define SC_X4_CONTROL_STATUS_SW_SPEED_CONFIG_VLD_SHIFT             1

/* sc_x4_control :: status :: sw_speed_change_done [00:00] */
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_MASK             0x0001
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_ALIGN            0
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_BITS             1
#define SC_X4_CONTROL_STATUS_SW_SPEED_CHANGE_DONE_SHIFT            0


/****************************************************************************
 * sc_x4_control :: error
 */
/* sc_x4_control :: error :: reserved0 [15:02] */
#define SC_X4_CONTROL_ERROR_RESERVED0_MASK                         0xfffc
#define SC_X4_CONTROL_ERROR_RESERVED0_ALIGN                        0
#define SC_X4_CONTROL_ERROR_RESERVED0_BITS                         14
#define SC_X4_CONTROL_ERROR_RESERVED0_SHIFT                        2

/* sc_x4_control :: error :: pmd_lock_timed_out [01:01] */
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_MASK                0x0002
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_ALIGN               0
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_BITS                1
#define SC_X4_CONTROL_ERROR_PMD_LOCK_TIMED_OUT_SHIFT               1

/* sc_x4_control :: error :: pll_lock_timed_out [00:00] */
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_MASK                0x0001
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_ALIGN               0
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_BITS                1
#define SC_X4_CONTROL_ERROR_PLL_LOCK_TIMED_OUT_SHIFT               0


/****************************************************************************
 * sc_x4_control :: debug
 */
/* sc_x4_control :: debug :: sc_fsm_status [15:00] */
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_MASK                     0xffff
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_ALIGN                    0
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_BITS                     16
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_SHIFT                    0
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_START                    32768
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_RESET_PCS                16384
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_RESET_PMD_LANE           8192
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_RESET_PMD_PLL            4096
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_APPLY_SPEED_CFG          2048
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_WAIT_CFG_DONE            1024
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_ACTIVATE_PMD             512
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_WAIT_PLL_RESET           256
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_PLL_LOCK_FAIL            128
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_ACTIVATE_TX              64
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_WAIT_PMD_LOCK            32
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_ACTIVATE_RX              16
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_PMD_LOCK_FAIL            8
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_DONE                     4
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_STOP                     2
#define SC_X4_CONTROL_DEBUG_SC_FSM_STATUS_BYPASS                   1


/****************************************************************************
 * sc_x4_control :: lane_num_override
 */
/* sc_x4_control :: lane_num_override :: reserved0 [15:03] */
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_RESERVED0_MASK             0xfff8
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_RESERVED0_ALIGN            0
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_RESERVED0_BITS             13
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_RESERVED0_SHIFT            3

/* sc_x4_control :: lane_num_override :: num_lanes_override_value [02:00] */
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_MASK 0x0007
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_ALIGN 0
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_BITS 3
#define SC_X4_CONTROL_LANE_NUM_OVERRIDE_NUM_LANES_OVERRIDE_VALUE_SHIFT 0


/****************************************************************************
 * sc_x4_control :: bypass
 */
/* sc_x4_control :: bypass :: reserved0 [15:02] */
#define SC_X4_CONTROL_BYPASS_RESERVED0_MASK                        0xfffc
#define SC_X4_CONTROL_BYPASS_RESERVED0_ALIGN                       0
#define SC_X4_CONTROL_BYPASS_RESERVED0_BITS                        14
#define SC_X4_CONTROL_BYPASS_RESERVED0_SHIFT                       2

/* sc_x4_control :: bypass :: sc_ignore_tx_data_vld [01:01] */
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_MASK            0x0002
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_ALIGN           0
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_BITS            1
#define SC_X4_CONTROL_BYPASS_SC_IGNORE_TX_DATA_VLD_SHIFT           1

/* sc_x4_control :: bypass :: sc_bypass [00:00] */
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_MASK                        0x0001
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_ALIGN                       0
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_BITS                        1
#define SC_X4_CONTROL_BYPASS_SC_BYPASS_SHIFT                       0


/****************************************************************************
 * TSCE_TSCE_USER4_sc_x4_field_override_enable
 */
/****************************************************************************
 * sc_x4_field_override_enable :: field_override_enable0_type
 */
/* sc_x4_field_override_enable :: field_override_enable0_type :: reserved0 [15:15] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_MASK 0x8000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED0_SHIFT 15

/* sc_x4_field_override_enable :: field_override_enable0_type :: num_lanes_oen [14:14] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_MASK 0x4000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_NUM_LANES_OEN_SHIFT 14

/* sc_x4_field_override_enable :: field_override_enable0_type :: reserved1 [13:13] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED1_MASK 0x2000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED1_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED1_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED1_SHIFT 13

/* sc_x4_field_override_enable :: field_override_enable0_type :: os_mode_oen [12:12] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_MASK 0x1000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_OS_MODE_OEN_SHIFT 12

/* sc_x4_field_override_enable :: field_override_enable0_type :: scr_mode_oen [11:11] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_MASK 0x0800
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_SCR_MODE_OEN_SHIFT 11

/* sc_x4_field_override_enable :: field_override_enable0_type :: fec_enable_oen [10:10] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_FEC_ENABLE_OEN_MASK 0x0400
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_FEC_ENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_FEC_ENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_FEC_ENABLE_OEN_SHIFT 10

/* sc_x4_field_override_enable :: field_override_enable0_type :: encodeMode_oen [09:09] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_ENCODEMODE_OEN_MASK 0x0200
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_ENCODEMODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_ENCODEMODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_ENCODEMODE_OEN_SHIFT 9

/* sc_x4_field_override_enable :: field_override_enable0_type :: descramblermode_oen [08:08] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCRAMBLERMODE_OEN_MASK 0x0100
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCRAMBLERMODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCRAMBLERMODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESCRAMBLERMODE_OEN_SHIFT 8

/* sc_x4_field_override_enable :: field_override_enable0_type :: decodermode_oen [07:07] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DECODERMODE_OEN_MASK 0x0080
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DECODERMODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DECODERMODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DECODERMODE_OEN_SHIFT 7

/* sc_x4_field_override_enable :: field_override_enable0_type :: deskewmode_oen [06:06] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEWMODE_OEN_MASK 0x0040
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEWMODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEWMODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESKEWMODE_OEN_SHIFT 6

/* sc_x4_field_override_enable :: field_override_enable0_type :: desc2_mode_oen [05:05] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESC2_MODE_OEN_MASK 0x0020
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESC2_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESC2_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_DESC2_MODE_OEN_SHIFT 5

/* sc_x4_field_override_enable :: field_override_enable0_type :: CL36ByteDeleteMode_oen [04:04] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36BYTEDELETEMOD16E_OEN_MASK 0x0010
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36BYTEDELETEMOD16E_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36BYTEDELETEMOD16E_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CL36BYTEDELETEMOD16E_OEN_SHIFT 4

/* sc_x4_field_override_enable :: field_override_enable0_type :: brcm64b66_descrambler_enable_oen [03:03] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BRCM64B66_DESCRAMBLER_ENABLE_OEN_MASK 0x0008
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BRCM64B66_DESCRAMBLER_ENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BRCM64B66_DESCRAMBLER_ENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BRCM64B66_DESCRAMBLER_ENABLE_OEN_SHIFT 3

/* sc_x4_field_override_enable :: field_override_enable0_type :: chk_end_en_oen [02:02] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CHK_END_EN_OEN_MASK 0x0004
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CHK_END_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CHK_END_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_CHK_END_EN_OEN_SHIFT 2

/* sc_x4_field_override_enable :: field_override_enable0_type :: reserved2 [01:01] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED2_MASK 0x0002
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED2_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED2_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_RESERVED2_SHIFT 1

/* sc_x4_field_override_enable :: field_override_enable0_type :: block_sync_mode_oen [00:00] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BLOCK_SYNC_MODE_OEN_MASK 0x0001
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BLOCK_SYNC_MODE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BLOCK_SYNC_MODE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE0_TYPE_BLOCK_SYNC_MODE_OEN_SHIFT 0


/****************************************************************************
 * sc_x4_field_override_enable :: field_override_enable1_type
 */
/* sc_x4_field_override_enable :: field_override_enable1_type :: reserved0 [15:14] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_RESERVED0_MASK 0xc000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_RESERVED0_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_RESERVED0_BITS 2
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_RESERVED0_SHIFT 14

/* sc_x4_field_override_enable :: field_override_enable1_type :: cl72_en_oen [13:13] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL72_EN_OEN_MASK 0x2000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL72_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL72_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL72_EN_OEN_SHIFT 13

/* sc_x4_field_override_enable :: field_override_enable1_type :: reorder_en_oen [12:12] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REORDER_EN_OEN_MASK 0x1000
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REORDER_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REORDER_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REORDER_EN_OEN_SHIFT 12

/* sc_x4_field_override_enable :: field_override_enable1_type :: cl36_en_oen [11:11] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL36_EN_OEN_MASK 0x0800
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL36_EN_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL36_EN_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CL36_EN_OEN_SHIFT 11

/* sc_x4_field_override_enable :: field_override_enable1_type :: sgmii_spd_switch_oen [10:10] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_SGMII_SPD_SWITCH_OEN_MASK 0x0400
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_SGMII_SPD_SWITCH_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_SGMII_SPD_SWITCH_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_SGMII_SPD_SWITCH_OEN_SHIFT 10

/* sc_x4_field_override_enable :: field_override_enable1_type :: creditenable_oen [09:09] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_MASK 0x0200
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CREDITENABLE_OEN_SHIFT 9

/* sc_x4_field_override_enable :: field_override_enable1_type :: clockcnt0_oen [08:08] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_MASK 0x0100
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT0_OEN_SHIFT 8

/* sc_x4_field_override_enable :: field_override_enable1_type :: clockcnt1_oen [07:07] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_MASK 0x0080
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_CLOCKCNT1_OEN_SHIFT 7

/* sc_x4_field_override_enable :: field_override_enable1_type :: loopcnt0_oen [06:06] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_MASK 0x0040
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT0_OEN_SHIFT 6

/* sc_x4_field_override_enable :: field_override_enable1_type :: loopcnt1_oen [05:05] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_MASK 0x0020
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_LOOPCNT1_OEN_SHIFT 5

/* sc_x4_field_override_enable :: field_override_enable1_type :: mac_creditgencnt_oen [04:04] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_MASK 0x0010
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_MAC_CREDITGENCNT_OEN_SHIFT 4

/* sc_x4_field_override_enable :: field_override_enable1_type :: replication_cnt_oen [03:03] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REPLICATION_CNT_OEN_MASK 0x0008
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REPLICATION_CNT_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REPLICATION_CNT_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_REPLICATION_CNT_OEN_SHIFT 3

/* sc_x4_field_override_enable :: field_override_enable1_type :: pcs_creditenable_oen [02:02] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITENABLE_OEN_MASK 0x0004
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITENABLE_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITENABLE_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITENABLE_OEN_SHIFT 2

/* sc_x4_field_override_enable :: field_override_enable1_type :: pcs_clockcnt0_oen [01:01] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CLOCKCNT0_OEN_MASK 0x0002
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CLOCKCNT0_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CLOCKCNT0_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CLOCKCNT0_OEN_SHIFT 1

/* sc_x4_field_override_enable :: field_override_enable1_type :: pcs_creditgencnt_oen [00:00] */
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITGENCNT_OEN_MASK 0x0001
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITGENCNT_OEN_ALIGN 0
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITGENCNT_OEN_BITS 1
#define SC_X4_FIELD_OVERRIDE_ENABLE_FIELD_OVERRIDE_ENABLE1_TYPE_PCS_CREDITGENCNT_OEN_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER4_sc_x4_final_config_status
 */
/****************************************************************************
 * sc_x4_final_config_status :: resolved_speed
 */
/* sc_x4_final_config_status :: resolved_speed :: speed [15:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_MASK        0xff00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SHIFT       8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_2p5G_X1_10p3125 56
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_1000M_10p3125 55
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_100M_10p3125 54
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10M_10p3125 53
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10p5G_X4 50
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_5G_KR1 49
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_127G_X12 39
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_120G_X12 38
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_107G_X10 37
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_100G_CR10 36
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_42G_X4 35
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_40G_CR4 34
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_40G_KR4 33
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_21G_X2 32
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_CR2 31
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_KR2 30
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10p6_X1 29
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_KR1 28
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_40G_X4 27
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_X2 26
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_CX2 25
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_31p5G_KR4 24
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_31p5G_X4 23
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_15p75G_X2 22
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_25p45G_X4 21
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_12p7G_X2 20
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_21G_X4 19
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10p5G_X2 18
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_X4 17
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_X2 16
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_CX2 15
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_20G_CX4 14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_16G_X4 13
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_15G_X4 12
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_13G_X4 11
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_X4 10
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_KX4 9
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10G_CX4 8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_5G_X1 7
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_2p5G_X1 6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_1G_KX1 5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_1G_CX1 4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_1000M 3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_100M  2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_SPEED_SPEED_10M   1

/* sc_x4_final_config_status :: resolved_speed :: reserved0 [07:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_MASK    0x00f8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_BITS    5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_RESERVED0_SHIFT   3

/* sc_x4_final_config_status :: resolved_speed :: num_lanes [02:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_MASK    0x0007
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_BITS    3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_SPEED_NUM_LANES_SHIFT   0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_0
 */
/* sc_x4_final_config_status :: resolved_0 :: os_mode [15:12] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_MASK          0xf000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_ALIGN         0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_BITS          4
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_OS_MODE_SHIFT         12

/* sc_x4_final_config_status :: resolved_0 :: scr_mode [11:10] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_MASK         0x0c00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_BITS         2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_SCR_MODE_SHIFT        10

/* sc_x4_final_config_status :: resolved_0 :: cl72_enable [09:09] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_ENABLE_MASK      0x0200
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_ENABLE_ALIGN     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_ENABLE_BITS      1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_CL72_ENABLE_SHIFT     9

/* sc_x4_final_config_status :: resolved_0 :: fec_enable [08:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_FEC_ENABLE_MASK       0x0100
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_FEC_ENABLE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_FEC_ENABLE_BITS       1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_FEC_ENABLE_SHIFT      8

/* sc_x4_final_config_status :: resolved_0 :: reserved0 [07:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_MASK        0x00f8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_BITS        5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_RESERVED0_SHIFT       3

/* sc_x4_final_config_status :: resolved_0 :: encodeMode [02:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_ENCODEMODE_MASK       0x0007
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_ENCODEMODE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_ENCODEMODE_BITS       3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_0_ENCODEMODE_SHIFT      0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_1
 */
/* sc_x4_final_config_status :: resolved_1 :: descramblermode [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCRAMBLERMODE_MASK  0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCRAMBLERMODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCRAMBLERMODE_BITS  2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESCRAMBLERMODE_SHIFT 14

/* sc_x4_final_config_status :: resolved_1 :: decodermode [13:11] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DECODERMODE_MASK      0x3800
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DECODERMODE_ALIGN     0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DECODERMODE_BITS      3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DECODERMODE_SHIFT     11

/* sc_x4_final_config_status :: resolved_1 :: deskewmode [10:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEWMODE_MASK       0x0700
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEWMODE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEWMODE_BITS       3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESKEWMODE_SHIFT      8

/* sc_x4_final_config_status :: resolved_1 :: desc2_mode [07:05] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESC2_MODE_MASK       0x00e0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESC2_MODE_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESC2_MODE_BITS       3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_DESC2_MODE_SHIFT      5

/* sc_x4_final_config_status :: resolved_1 :: CL36ByteDeleteMode [04:03] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_CL36BYTEDELETEMOD16E_MASK 0x0018
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_CL36BYTEDELETEMOD16E_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_CL36BYTEDELETEMOD16E_BITS 2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_CL36BYTEDELETEMOD16E_SHIFT 3

/* sc_x4_final_config_status :: resolved_1 :: reserved0 [02:02] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED0_MASK        0x0004
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED0_BITS        1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED0_SHIFT       2

/* sc_x4_final_config_status :: resolved_1 :: brcm64b66_descrambler_enable [01:01] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* sc_x4_final_config_status :: resolved_1 :: reserved1 [00:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED1_MASK        0x0001
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED1_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED1_BITS        1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_1_RESERVED1_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_2
 */
/* sc_x4_final_config_status :: resolved_2 :: reserved0 [15:11] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_MASK        0xf800
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_BITS        5
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED0_SHIFT       11

/* sc_x4_final_config_status :: resolved_2 :: chk_end_en [10:10] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CHK_END_EN_MASK       0x0400
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CHK_END_EN_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CHK_END_EN_BITS       1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CHK_END_EN_SHIFT      10

/* sc_x4_final_config_status :: resolved_2 :: reserved1 [09:07] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED1_MASK        0x0380
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED1_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED1_BITS        3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED1_SHIFT       7

/* sc_x4_final_config_status :: resolved_2 :: block_sync_mode [06:04] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_BLOCK_SYNC_MODE_MASK  0x0070
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_BLOCK_SYNC_MODE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_BLOCK_SYNC_MODE_BITS  3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_BLOCK_SYNC_MODE_SHIFT 4

/* sc_x4_final_config_status :: resolved_2 :: reserved2 [03:02] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED2_MASK        0x000c
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED2_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED2_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_RESERVED2_SHIFT       2

/* sc_x4_final_config_status :: resolved_2 :: reorder_en [01:01] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_REORDER_EN_MASK       0x0002
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_REORDER_EN_ALIGN      0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_REORDER_EN_BITS       1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_REORDER_EN_SHIFT      1

/* sc_x4_final_config_status :: resolved_2 :: cl36_en [00:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CL36_EN_MASK          0x0001
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CL36_EN_ALIGN         0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CL36_EN_BITS          1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_2_CL36_EN_SHIFT         0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_3
 */
/* sc_x4_final_config_status :: resolved_3 :: sgmii_spd_switch [15:15] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_SGMII_SPD_SWITCH_MASK 0x8000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_SGMII_SPD_SWITCH_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_SGMII_SPD_SWITCH_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_SGMII_SPD_SWITCH_SHIFT 15

/* sc_x4_final_config_status :: resolved_3 :: reserved0 [14:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_MASK        0x4000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_BITS        1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_RESERVED0_SHIFT       14

/* sc_x4_final_config_status :: resolved_3 :: clockcnt0 [13:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT0_MASK        0x3fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT0_BITS        14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_3_CLOCKCNT0_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_4
 */
/* sc_x4_final_config_status :: resolved_4 :: reserved0 [15:08] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_MASK        0xff00
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_RESERVED0_SHIFT       8

/* sc_x4_final_config_status :: resolved_4 :: clockcnt1 [07:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_CLOCKCNT1_MASK        0x00ff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_CLOCKCNT1_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_CLOCKCNT1_BITS        8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_4_CLOCKCNT1_SHIFT       0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_5
 */
/* sc_x4_final_config_status :: resolved_5 :: reserved0 [15:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_MASK        0xc000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_BITS        2
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_RESERVED0_SHIFT       14

/* sc_x4_final_config_status :: resolved_5 :: loopcnt0 [13:06] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT0_MASK         0x3fc0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT0_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT0_BITS         8
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT0_SHIFT        6

/* sc_x4_final_config_status :: resolved_5 :: loopcnt1 [05:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT1_MASK         0x003f
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT1_ALIGN        0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT1_BITS         6
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_5_LOOPCNT1_SHIFT        0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_6
 */
/* sc_x4_final_config_status :: resolved_6 :: reserved0 [15:13] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_MASK        0xe000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_BITS        3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_RESERVED0_SHIFT       13

/* sc_x4_final_config_status :: resolved_6 :: mac_creditgencnt [12:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_MAC_CREDITGENCNT_MASK 0x1fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_MAC_CREDITGENCNT_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_MAC_CREDITGENCNT_BITS 13
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_6_MAC_CREDITGENCNT_SHIFT 0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_7
 */
/* sc_x4_final_config_status :: resolved_7 :: replication_cnt [15:15] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_REPLICATION_CNT_MASK  0x8000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_REPLICATION_CNT_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_REPLICATION_CNT_BITS  1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_REPLICATION_CNT_SHIFT 15

/* sc_x4_final_config_status :: resolved_7 :: pcs_creditenable [14:14] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CREDITENABLE_MASK 0x4000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CREDITENABLE_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CREDITENABLE_BITS 1
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CREDITENABLE_SHIFT 14

/* sc_x4_final_config_status :: resolved_7 :: pcs_clockcnt0 [13:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CLOCKCNT0_MASK    0x3fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CLOCKCNT0_ALIGN   0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CLOCKCNT0_BITS    14
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_7_PCS_CLOCKCNT0_SHIFT   0


/****************************************************************************
 * sc_x4_final_config_status :: resolved_8
 */
/* sc_x4_final_config_status :: resolved_8 :: reserved0 [15:13] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_RESERVED0_MASK        0xe000
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_RESERVED0_ALIGN       0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_RESERVED0_BITS        3
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_RESERVED0_SHIFT       13

/* sc_x4_final_config_status :: resolved_8 :: pcs_creditgencnt [12:00] */
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_PCS_CREDITGENCNT_MASK 0x1fff
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_PCS_CREDITGENCNT_ALIGN 0
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_PCS_CREDITGENCNT_BITS 13
#define SC_X4_FINAL_CONFIG_STATUS_RESOLVED_8_PCS_CREDITGENCNT_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER4_TX_X4_Credit0
 */
/****************************************************************************
 * TX_X4_Credit0 :: credit0
 */
/* TX_X4_Credit0 :: credit0 :: sgmii_spd_switch [15:15] */
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_MASK                0x8000
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_ALIGN               0
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_BITS                1
#define TX_X4_CREDIT0_CREDIT0_SGMII_SPD_SWITCH_SHIFT               15

/* TX_X4_Credit0 :: credit0 :: creditenable [14:14] */
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_MASK                    0x4000
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_ALIGN                   0
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_BITS                    1
#define TX_X4_CREDIT0_CREDIT0_CREDITENABLE_SHIFT                   14

/* TX_X4_Credit0 :: credit0 :: clockcnt0 [13:00] */
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_MASK                       0x3fff
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_BITS                       14
#define TX_X4_CREDIT0_CREDIT0_CLOCKCNT0_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: credit1
 */
/* TX_X4_Credit0 :: credit1 :: reserved0 [15:08] */
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_MASK                       0xff00
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_RESERVED0_SHIFT                      8

/* TX_X4_Credit0 :: credit1 :: clockcnt1 [07:00] */
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_MASK                       0x00ff
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_ALIGN                      0
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_BITS                       8
#define TX_X4_CREDIT0_CREDIT1_CLOCKCNT1_SHIFT                      0


/****************************************************************************
 * TX_X4_Credit0 :: loopcnt
 */
/* TX_X4_Credit0 :: loopcnt :: reserved0 [15:14] */
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_MASK                       0xc000
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_ALIGN                      0
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_BITS                       2
#define TX_X4_CREDIT0_LOOPCNT_RESERVED0_SHIFT                      14

/* TX_X4_Credit0 :: loopcnt :: loopcnt0 [13:06] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_MASK                        0x3fc0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_BITS                        8
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT0_SHIFT                       6

/* TX_X4_Credit0 :: loopcnt :: loopcnt1 [05:00] */
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_MASK                        0x003f
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_ALIGN                       0
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_BITS                        6
#define TX_X4_CREDIT0_LOOPCNT_LOOPCNT1_SHIFT                       0


/****************************************************************************
 * TX_X4_Credit0 :: mac_creditgencnt
 */
/* TX_X4_Credit0 :: mac_creditgencnt :: reserved0 [15:13] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_MASK              0xe000
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_ALIGN             0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_BITS              3
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_RESERVED0_SHIFT             13

/* TX_X4_Credit0 :: mac_creditgencnt :: mac_creditgencnt [12:00] */
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_MASK       0x1fff
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_ALIGN      0
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_BITS       13
#define TX_X4_CREDIT0_MAC_CREDITGENCNT_MAC_CREDITGENCNT_SHIFT      0


/****************************************************************************
 * TX_X4_Credit0 :: pcs_clockcnt0
 */
/* TX_X4_Credit0 :: pcs_clockcnt0 :: replication_cnt [15:15] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_MASK           0x8000
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_ALIGN          0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_BITS           1
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_REPLICATION_CNT_SHIFT          15

/* TX_X4_Credit0 :: pcs_clockcnt0 :: pcs_creditenable [14:14] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_MASK          0x4000
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_ALIGN         0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_BITS          1
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CREDITENABLE_SHIFT         14

/* TX_X4_Credit0 :: pcs_clockcnt0 :: pcs_clockcnt0 [13:00] */
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_MASK             0x3fff
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_ALIGN            0
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_BITS             14
#define TX_X4_CREDIT0_PCS_CLOCKCNT0_PCS_CLOCKCNT0_SHIFT            0


/****************************************************************************
 * TX_X4_Credit0 :: pcs_creditgencnt
 */
/* TX_X4_Credit0 :: pcs_creditgencnt :: reserved0 [15:13] */
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_MASK              0xe000
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_ALIGN             0
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_BITS              3
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_RESERVED0_SHIFT             13

/* TX_X4_Credit0 :: pcs_creditgencnt :: pcs_creditgencnt [12:00] */
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_MASK       0x1fff
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_ALIGN      0
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_BITS       13
#define TX_X4_CREDIT0_PCS_CREDITGENCNT_PCS_CREDITGENCNT_SHIFT      0


/****************************************************************************
 * TSCE_TSCE_USER4_TX_X4_Control0
 */
/****************************************************************************
 * TX_X4_Control0 :: encode_0
 */
/* TX_X4_Control0 :: encode_0 :: reserved0 [15:13] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_MASK                     0xe000
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_BITS                     3
#define TX_X4_CONTROL0_ENCODE_0_RESERVED0_SHIFT                    13

/* TX_X4_Control0 :: encode_0 :: HG2_CODEC [12:12] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_MASK                     0x1000
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_BITS                     1
#define TX_X4_CONTROL0_ENCODE_0_HG2_CODEC_SHIFT                    12

/* TX_X4_Control0 :: encode_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [11:11] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x0800
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define TX_X4_CONTROL0_ENCODE_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 11

/* TX_X4_Control0 :: encode_0 :: HG2_ENABLE [10:10] */
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_MASK                    0x0400
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_BITS                    1
#define TX_X4_CONTROL0_ENCODE_0_HG2_ENABLE_SHIFT                   10

/* TX_X4_Control0 :: encode_0 :: cl49_bypass_txsm [09:09] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_MASK              0x0200
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_ALIGN             0
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_BITS              1
#define TX_X4_CONTROL0_ENCODE_0_CL49_BYPASS_TXSM_SHIFT             9

/* TX_X4_Control0 :: encode_0 :: reserved1 [08:07] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_MASK                     0x0180
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_BITS                     2
#define TX_X4_CONTROL0_ENCODE_0_RESERVED1_SHIFT                    7

/* TX_X4_Control0 :: encode_0 :: cl49_tx_tl_mode [06:05] */
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_MASK               0x0060
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_ALIGN              0
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_BITS               2
#define TX_X4_CONTROL0_ENCODE_0_CL49_TX_TL_MODE_SHIFT              5

/* TX_X4_Control0 :: encode_0 :: encodeMode [04:02] */
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_MASK                    0x001c
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_BITS                    3
#define TX_X4_CONTROL0_ENCODE_0_ENCODEMODE_SHIFT                   2

/* TX_X4_Control0 :: encode_0 :: reserved2 [01:00] */
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_MASK                     0x0003
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_BITS                     2
#define TX_X4_CONTROL0_ENCODE_0_RESERVED2_SHIFT                    0


/****************************************************************************
 * TX_X4_Control0 :: encode_1
 */
/* TX_X4_Control0 :: encode_1 :: reserved0 [15:10] */
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_MASK                     0xfc00
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_ALIGN                    0
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_BITS                     6
#define TX_X4_CONTROL0_ENCODE_1_RESERVED0_SHIFT                    10

/* TX_X4_Control0 :: encode_1 :: catch_all_8b10b_dis [09:09] */
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_MASK           0x0200
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_ALIGN          0
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_BITS           1
#define TX_X4_CONTROL0_ENCODE_1_CATCH_ALL_8B10B_DIS_SHIFT          9

/* TX_X4_Control0 :: encode_1 :: prog_tl_en [08:08] */
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_MASK                    0x0100
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_ALIGN                   0
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_BITS                    1
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_EN_SHIFT                   8

/* TX_X4_Control0 :: encode_1 :: prog_tl_char [07:00] */
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_MASK                  0x00ff
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_ALIGN                 0
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_BITS                  8
#define TX_X4_CONTROL0_ENCODE_1_PROG_TL_CHAR_SHIFT                 0


/****************************************************************************
 * TX_X4_Control0 :: misc
 */
/* TX_X4_Control0 :: misc :: scr_mode [15:14] */
#define TX_X4_CONTROL0_MISC_SCR_MODE_MASK                          0xc000
#define TX_X4_CONTROL0_MISC_SCR_MODE_ALIGN                         0
#define TX_X4_CONTROL0_MISC_SCR_MODE_BITS                          2
#define TX_X4_CONTROL0_MISC_SCR_MODE_SHIFT                         14

/* TX_X4_Control0 :: misc :: reserved0 [13:11] */
#define TX_X4_CONTROL0_MISC_RESERVED0_MASK                         0x3800
#define TX_X4_CONTROL0_MISC_RESERVED0_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED0_BITS                         3
#define TX_X4_CONTROL0_MISC_RESERVED0_SHIFT                        11

/* TX_X4_Control0 :: misc :: fec_enable [10:10] */
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_MASK                        0x0400
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_ALIGN                       0
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_BITS                        1
#define TX_X4_CONTROL0_MISC_FEC_ENABLE_SHIFT                       10

/* TX_X4_Control0 :: misc :: reserved1 [09:09] */
#define TX_X4_CONTROL0_MISC_RESERVED1_MASK                         0x0200
#define TX_X4_CONTROL0_MISC_RESERVED1_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED1_BITS                         1
#define TX_X4_CONTROL0_MISC_RESERVED1_SHIFT                        9

/* TX_X4_Control0 :: misc :: cl49_tx_li_enable [08:08] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_MASK                 0x0100
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LI_ENABLE_SHIFT                8

/* TX_X4_Control0 :: misc :: cl49_tx_lf_enable [07:07] */
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_MASK                 0x0080
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_LF_ENABLE_SHIFT                7

/* TX_X4_Control0 :: misc :: cl49_tx_rf_enable [06:06] */
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_MASK                 0x0040
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_ALIGN                0
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_BITS                 1
#define TX_X4_CONTROL0_MISC_CL49_TX_RF_ENABLE_SHIFT                6

/* TX_X4_Control0 :: misc :: reserved2 [05:04] */
#define TX_X4_CONTROL0_MISC_RESERVED2_MASK                         0x0030
#define TX_X4_CONTROL0_MISC_RESERVED2_ALIGN                        0
#define TX_X4_CONTROL0_MISC_RESERVED2_BITS                         2
#define TX_X4_CONTROL0_MISC_RESERVED2_SHIFT                        4

/* TX_X4_Control0 :: misc :: tx_fifo_watermark [03:02] */
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_MASK                 0x000c
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_ALIGN                0
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_BITS                 2
#define TX_X4_CONTROL0_MISC_TX_FIFO_WATERMARK_SHIFT                2

/* TX_X4_Control0 :: misc :: rstb_tx_lane [01:01] */
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_MASK                      0x0002
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_ALIGN                     0
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_BITS                      1
#define TX_X4_CONTROL0_MISC_RSTB_TX_LANE_SHIFT                     1

/* TX_X4_Control0 :: misc :: enable_tx_lane [00:00] */
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_MASK                    0x0001
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_ALIGN                   0
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_BITS                    1
#define TX_X4_CONTROL0_MISC_ENABLE_TX_LANE_SHIFT                   0


/****************************************************************************
 * TSCE_TSCE_USER4_TX_X4_Status0
 */
/****************************************************************************
 * TX_X4_Status0 :: encode_status_0
 */
/* TX_X4_Status0 :: encode_status_0 :: cl49_t_type_coded [15:12] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_MASK       0xf000
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_BITS       4
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_T_TYPE_CODED_SHIFT      12

/* TX_X4_Status0 :: encode_status_0 :: cl49_tx_fault_det [11:11] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_MASK       0x0800
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_ALIGN      0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_BITS       1
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TX_FAULT_DET_SHIFT      11

/* TX_X4_Status0 :: encode_status_0 :: cl49_ltxsm_state [10:03] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_MASK        0x07f8
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_ALIGN       0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_BITS        8
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_LTXSM_STATE_SHIFT       3

/* TX_X4_Status0 :: encode_status_0 :: cl49_txsm_state [02:00] */
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_MASK         0x0007
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_ALIGN        0
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_BITS         3
#define TX_X4_STATUS0_ENCODE_STATUS_0_CL49_TXSM_STATE_SHIFT        0


/****************************************************************************
 * TX_X4_Status0 :: pcs_status
 */
/* TX_X4_Status0 :: pcs_status :: reserved0 [15:09] */
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_MASK                    0xfe00
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_ALIGN                   0
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_BITS                    7
#define TX_X4_STATUS0_PCS_STATUS_RESERVED0_SHIFT                   9

/* TX_X4_Status0 :: pcs_status :: tx_LOCAL_FAULT [08:08] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_MASK               0x0100
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_ALIGN              0
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_BITS               1
#define TX_X4_STATUS0_PCS_STATUS_TX_LOCAL_FAULT_SHIFT              8

/* TX_X4_Status0 :: pcs_status :: tx_REMOTE_FAULT [07:07] */
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_MASK              0x0080
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_TX_REMOTE_FAULT_SHIFT             7

/* TX_X4_Status0 :: pcs_status :: tx_LINK_INTERRUPT [06:06] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_MASK            0x0040
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_ALIGN           0
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_BITS            1
#define TX_X4_STATUS0_PCS_STATUS_TX_LINK_INTERRUPT_SHIFT           6

/* TX_X4_Status0 :: pcs_status :: tx_LPI_RECEIVED [05:05] */
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_MASK              0x0020
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_TX_LPI_RECEIVED_SHIFT             5

/* TX_X4_Status0 :: pcs_status :: LINK_INTERRUPT_LH [04:04] */
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_MASK            0x0010
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_ALIGN           0
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_BITS            1
#define TX_X4_STATUS0_PCS_STATUS_LINK_INTERRUPT_LH_SHIFT           4

/* TX_X4_Status0 :: pcs_status :: LOCAL_FAULT_LH [03:03] */
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_MASK               0x0008
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_ALIGN              0
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_BITS               1
#define TX_X4_STATUS0_PCS_STATUS_LOCAL_FAULT_LH_SHIFT              3

/* TX_X4_Status0 :: pcs_status :: REMOTE_FAULT_LH [02:02] */
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_MASK              0x0004
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_REMOTE_FAULT_LH_SHIFT             2

/* TX_X4_Status0 :: pcs_status :: RESERVED_ORDERED_SET_LH [01:01] */
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_MASK      0x0002
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_ALIGN     0
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_BITS      1
#define TX_X4_STATUS0_PCS_STATUS_RESERVED_ORDERED_SET_LH_SHIFT     1

/* TX_X4_Status0 :: pcs_status :: LPI_RECEIVED_LH [00:00] */
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_MASK              0x0001
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_ALIGN             0
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_BITS              1
#define TX_X4_STATUS0_PCS_STATUS_LPI_RECEIVED_LH_SHIFT             0


/****************************************************************************
 * TSCE_TSCE_USER4_RX_X4_Control0
 */
/****************************************************************************
 * RX_X4_Control0 :: pcs_control_0
 */
/* RX_X4_Control0 :: pcs_control_0 :: descramblermode [15:14] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_MASK          0xc000
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_ALIGN         0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_BITS          2
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESCRAMBLERMODE_SHIFT         14

/* RX_X4_Control0 :: pcs_control_0 :: decodermode [13:11] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_MASK              0x3800
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_ALIGN             0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_BITS              3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DECODERMODE_SHIFT             11

/* RX_X4_Control0 :: pcs_control_0 :: deskewmode [10:08] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_MASK               0x0700
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_BITS               3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESKEWMODE_SHIFT              8

/* RX_X4_Control0 :: pcs_control_0 :: desc2_mode [07:05] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_MASK               0x00e0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_BITS               3
#define RX_X4_CONTROL0_PCS_CONTROL_0_DESC2_MODE_SHIFT              5

/* RX_X4_Control0 :: pcs_control_0 :: CL36ByteDeleteMode [04:03] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMOD16E_MASK       0x0018
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMOD16E_ALIGN      0
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMOD16E_BITS       2
#define RX_X4_CONTROL0_PCS_CONTROL_0_CL36BYTEDELETEMOD16E_SHIFT      3

/* RX_X4_Control0 :: pcs_control_0 :: LPI_ENABLE [02:02] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_MASK               0x0004
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_ALIGN              0
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_BITS               1
#define RX_X4_CONTROL0_PCS_CONTROL_0_LPI_ENABLE_SHIFT              2

/* RX_X4_Control0 :: pcs_control_0 :: brcm64b66_descrambler_enable [01:01] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_MASK 0x0002
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_BITS 1
#define RX_X4_CONTROL0_PCS_CONTROL_0_BRCM64B66_DESCRAMBLER_ENABLE_SHIFT 1

/* RX_X4_Control0 :: pcs_control_0 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_MASK                0x0001
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_ALIGN               0
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_BITS                1
#define RX_X4_CONTROL0_PCS_CONTROL_0_RESERVED0_SHIFT               0


/****************************************************************************
 * RX_X4_Control0 :: fec_0
 */
/* RX_X4_Control0 :: fec_0 :: reserved0 [15:14] */
#define RX_X4_CONTROL0_FEC_0_RESERVED0_MASK                        0xc000
#define RX_X4_CONTROL0_FEC_0_RESERVED0_ALIGN                       0
#define RX_X4_CONTROL0_FEC_0_RESERVED0_BITS                        2
#define RX_X4_CONTROL0_FEC_0_RESERVED0_SHIFT                       14

/* RX_X4_Control0 :: fec_0 :: fec_err_enable [13:13] */
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_MASK                   0x2000
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_ALIGN                  0
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_BITS                   1
#define RX_X4_CONTROL0_FEC_0_FEC_ERR_ENABLE_SHIFT                  13

/* RX_X4_Control0 :: fec_0 :: error_en_ovr [12:12] */
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_MASK                     0x1000
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_ALIGN                    0
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_BITS                     1
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_SHIFT                    12

/* RX_X4_Control0 :: fec_0 :: error_en_ovr_val [11:11] */
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_MASK                 0x0800
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_ALIGN                0
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_BITS                 1
#define RX_X4_CONTROL0_FEC_0_ERROR_EN_OVR_VAL_SHIFT                11

/* RX_X4_Control0 :: fec_0 :: dbg_enable [10:10] */
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_MASK                       0x0400
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_ALIGN                      0
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_BITS                       1
#define RX_X4_CONTROL0_FEC_0_DBG_ENABLE_SHIFT                      10

/* RX_X4_Control0 :: fec_0 :: fast_lock_en [09:09] */
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_MASK                     0x0200
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_ALIGN                    0
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_BITS                     1
#define RX_X4_CONTROL0_FEC_0_FAST_LOCK_EN_SHIFT                    9

/* RX_X4_Control0 :: fec_0 :: reserved1 [08:00] */
#define RX_X4_CONTROL0_FEC_0_RESERVED1_MASK                        0x01ff
#define RX_X4_CONTROL0_FEC_0_RESERVED1_ALIGN                       0
#define RX_X4_CONTROL0_FEC_0_RESERVED1_BITS                        9
#define RX_X4_CONTROL0_FEC_0_RESERVED1_SHIFT                       0


/****************************************************************************
 * RX_X4_Control0 :: fec_1
 */
/* RX_X4_Control0 :: fec_1 :: fec_error_code_all [15:15] */
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_MASK               0x8000
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_ALIGN              0
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_BITS               1
#define RX_X4_CONTROL0_FEC_1_FEC_ERROR_CODE_ALL_SHIFT              15

/* RX_X4_Control0 :: fec_1 :: good_parity_cnt [14:12] */
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_MASK                  0x7000
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_ALIGN                 0
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_BITS                  3
#define RX_X4_CONTROL0_FEC_1_GOOD_PARITY_CNT_SHIFT                 12

/* RX_X4_Control0 :: fec_1 :: invalid_parity_cnt [11:08] */
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_MASK               0x0f00
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_ALIGN              0
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_BITS               4
#define RX_X4_CONTROL0_FEC_1_INVALID_PARITY_CNT_SHIFT              8

/* RX_X4_Control0 :: fec_1 :: dec_max_pm [07:02] */
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_MASK                       0x00fc
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_ALIGN                      0
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_BITS                       6
#define RX_X4_CONTROL0_FEC_1_DEC_MAX_PM_SHIFT                      2

/* RX_X4_Control0 :: fec_1 :: burst_err_status_mode [01:01] */
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_MASK            0x0002
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_ALIGN           0
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_BITS            1
#define RX_X4_CONTROL0_FEC_1_BURST_ERR_STATUS_MODE_SHIFT           1

/* RX_X4_Control0 :: fec_1 :: dbg_err_mode [00:00] */
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_MASK                     0x0001
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_ALIGN                    0
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_BITS                     1
#define RX_X4_CONTROL0_FEC_1_DBG_ERR_MODE_SHIFT                    0


/****************************************************************************
 * RX_X4_Control0 :: fec_2
 */
/* RX_X4_Control0 :: fec_2 :: dec_pm_mode [15:11] */
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_MASK                      0xf800
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_ALIGN                     0
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_BITS                      5
#define RX_X4_CONTROL0_FEC_2_DEC_PM_MODE_SHIFT                     11

/* RX_X4_Control0 :: fec_2 :: dec_19b_burst_gap_count [10:08] */
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_MASK          0x0700
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_19B_BURST_GAP_COUNT_SHIFT         8

/* RX_X4_Control0 :: fec_2 :: dec_18b_burst_gap_count [07:05] */
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_MASK          0x00e0
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_18B_BURST_GAP_COUNT_SHIFT         5

/* RX_X4_Control0 :: fec_2 :: dec_17b_burst_gap_count [04:02] */
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_MASK          0x001c
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_ALIGN         0
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_BITS          3
#define RX_X4_CONTROL0_FEC_2_DEC_17B_BURST_GAP_COUNT_SHIFT         2

/* RX_X4_Control0 :: fec_2 :: dec_gap_count_mode [01:01] */
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_MASK               0x0002
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_ALIGN              0
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_BITS               1
#define RX_X4_CONTROL0_FEC_2_DEC_GAP_COUNT_MODE_SHIFT              1

/* RX_X4_Control0 :: fec_2 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_FEC_2_RESERVED0_MASK                        0x0001
#define RX_X4_CONTROL0_FEC_2_RESERVED0_ALIGN                       0
#define RX_X4_CONTROL0_FEC_2_RESERVED0_BITS                        1
#define RX_X4_CONTROL0_FEC_2_RESERVED0_SHIFT                       0


/****************************************************************************
 * RX_X4_Control0 :: decode_control_0
 */
/* RX_X4_Control0 :: decode_control_0 :: bypass_cl49rxsm [15:15] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_MASK       0x8000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BYPASS_CL49RXSM_SHIFT      15

/* RX_X4_Control0 :: decode_control_0 :: r_test_mode_cfg [14:14] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_MASK       0x4000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_R_TEST_MODE_CFG_SHIFT      14

/* RX_X4_Control0 :: decode_control_0 :: HG2_MESSAGE_INVALID_CODE_ENABLE [13:13] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_MASK 0x2000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_MESSAGE_INVALID_CODE_ENABLE_SHIFT 13

/* RX_X4_Control0 :: decode_control_0 :: HG2_ENABLE [12:12] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_MASK            0x1000
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_ALIGN           0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_BITS            1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_ENABLE_SHIFT           12

/* RX_X4_Control0 :: decode_control_0 :: cl48_syncacq_en [11:11] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_MASK       0x0800
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_SYNCACQ_EN_SHIFT      11

/* RX_X4_Control0 :: decode_control_0 :: cl48_cgbad_en [10:10] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_MASK         0x0400
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_ALIGN        0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_BITS         1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL48_CGBAD_EN_SHIFT        10

/* RX_X4_Control0 :: decode_control_0 :: HG2_CODEC [09:09] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_MASK             0x0200
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_HG2_CODEC_SHIFT            9

/* RX_X4_Control0 :: decode_control_0 :: disable_cl49_bermon [08:08] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_MASK   0x0100
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_BITS   1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_DISABLE_CL49_BERMON_SHIFT  8

/* RX_X4_Control0 :: decode_control_0 :: reserved0 [07:07] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_MASK             0x0080
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED0_SHIFT            7

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_li_enable [06:06] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_MASK     0x0040
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LI_ENABLE_SHIFT    6

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_lf_enable [05:05] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_MASK     0x0020
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_LF_ENABLE_SHIFT    5

/* RX_X4_Control0 :: decode_control_0 :: cl49_rx_rf_enable [04:04] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_MASK     0x0010
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_CL49_RX_RF_ENABLE_SHIFT    4

/* RX_X4_Control0 :: decode_control_0 :: reserved1 [03:03] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_MASK             0x0008
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_ALIGN            0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_BITS             1
#define RX_X4_CONTROL0_DECODE_CONTROL_0_RESERVED1_SHIFT            3

/* RX_X4_Control0 :: decode_control_0 :: block_sync_mode [02:00] */
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_MASK       0x0007
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_BITS       3
#define RX_X4_CONTROL0_DECODE_CONTROL_0_BLOCK_SYNC_MODE_SHIFT      0


/****************************************************************************
 * RX_X4_Control0 :: decode_control_1
 */
/* RX_X4_Control0 :: decode_control_1 :: b66dec_dout_errors_if_bad_sync [15:15] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_MASK 0x8000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_DOUT_ERRORS_IF_BAD_SYNC_SHIFT 15

/* RX_X4_Control0 :: decode_control_1 :: b66dec_noblocklock_dout_sel [14:13] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_MASK 0x6000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_BITS 2
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_NOBLOCKLOCK_DOUT_SEL_SHIFT 13

/* RX_X4_Control0 :: decode_control_1 :: b66dec_prog_tl_en [12:12] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_MASK     0x1000
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_ALIGN    0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_BITS     1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_EN_SHIFT    12

/* RX_X4_Control0 :: decode_control_1 :: b66dec_prog_tl_char [11:04] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_MASK   0x0ff0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_BITS   8
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_PROG_TL_CHAR_SHIFT  4

/* RX_X4_Control0 :: decode_control_1 :: b66dec_fault_det_en [03:03] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_MASK   0x0008
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_ALIGN  0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_BITS   1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_FAULT_DET_EN_SHIFT  3

/* RX_X4_Control0 :: decode_control_1 :: b66dec_kcode66ErrCount_en [02:02] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_MASK 0x0004
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_KCODE66ERRCOUNT_EN_SHIFT 2

/* RX_X4_Control0 :: decode_control_1 :: b66dec_syncErrCount_en [01:01] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_MASK 0x0002
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_ALIGN 0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_BITS 1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_SYNCERRCOUNT_EN_SHIFT 1

/* RX_X4_Control0 :: decode_control_1 :: b66dec_cgbad_en [00:00] */
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_MASK       0x0001
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_ALIGN      0
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_BITS       1
#define RX_X4_CONTROL0_DECODE_CONTROL_1_B66DEC_CGBAD_EN_SHIFT      0


/****************************************************************************
 * RX_X4_Control0 :: cl36_rx_0
 */
/* RX_X4_Control0 :: cl36_rx_0 :: reserved0 [15:06] */
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_MASK                    0xffc0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_ALIGN                   0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_BITS                    10
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED0_SHIFT                   6

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_BER_en [05:05] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_MASK                  0x0020
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_ALIGN                 0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_BITS                  1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_BER_EN_SHIFT                 5

/* RX_X4_Control0 :: cl36_rx_0 :: reserved1 [04:04] */
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_MASK                    0x0010
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_ALIGN                   0
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_BITS                    1
#define RX_X4_CONTROL0_CL36_RX_0_RESERVED1_SHIFT                   4

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_force_comma_align_enable [03:03] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_MASK 0x0008
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_ALIGN 0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_BITS 1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_FORCE_COMMA_ALIGN_ENABLE_SHIFT 3

/* RX_X4_Control0 :: cl36_rx_0 :: disable_carrier_extend [02:02] */
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_MASK       0x0004
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_ALIGN      0
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_BITS       1
#define RX_X4_CONTROL0_CL36_RX_0_DISABLE_CARRIER_EXTEND_SHIFT      2

/* RX_X4_Control0 :: cl36_rx_0 :: reorder_en [01:01] */
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_MASK                   0x0002
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_ALIGN                  0
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_BITS                   1
#define RX_X4_CONTROL0_CL36_RX_0_REORDER_EN_SHIFT                  1

/* RX_X4_Control0 :: cl36_rx_0 :: cl36_en [00:00] */
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_MASK                      0x0001
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_ALIGN                     0
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_BITS                      1
#define RX_X4_CONTROL0_CL36_RX_0_CL36_EN_SHIFT                     0


/****************************************************************************
 * RX_X4_Control0 :: pma_control_0
 */
/* RX_X4_Control0 :: pma_control_0 :: reserved0 [15:07] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_MASK                0xff80
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_BITS                9
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED0_SHIFT               7

/* RX_X4_Control0 :: pma_control_0 :: os_mode [06:03] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_MASK                  0x0078
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_ALIGN                 0
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_BITS                  4
#define RX_X4_CONTROL0_PMA_CONTROL_0_OS_MODE_SHIFT                 3

/* RX_X4_Control0 :: pma_control_0 :: reserved1 [02:02] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_MASK                0x0004
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_BITS                1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RESERVED1_SHIFT               2

/* RX_X4_Control0 :: pma_control_0 :: rx_gbox_afrst_en [01:01] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_MASK         0x0002
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_ALIGN        0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_BITS         1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RX_GBOX_AFRST_EN_SHIFT        1

/* RX_X4_Control0 :: pma_control_0 :: rstb_lane [00:00] */
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_MASK                0x0001
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_ALIGN               0
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_BITS                1
#define RX_X4_CONTROL0_PMA_CONTROL_0_RSTB_LANE_SHIFT               0


/****************************************************************************
 * RX_X4_Control0 :: link_control
 */
/* RX_X4_Control0 :: link_control :: reserved0 [15:01] */
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_MASK                 0xfffe
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_BITS                 15
#define RX_X4_CONTROL0_LINK_CONTROL_RESERVED0_SHIFT                1

/* RX_X4_Control0 :: link_control :: latch_linkdown_enable [00:00] */
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_MASK     0x0001
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_ALIGN    0
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_BITS     1
#define RX_X4_CONTROL0_LINK_CONTROL_LATCH_LINKDOWN_ENABLE_SHIFT    0


/****************************************************************************
 * TSCE_TSCE_USER4_RX_X4_Status0
 */
/****************************************************************************
 * RX_X4_Status0 :: fec_dbg_errL
 */
/* RX_X4_Status0 :: fec_dbg_errL :: dbg_errL [15:00] */
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_MASK                   0xffff
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_ALIGN                  0
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_BITS                   16
#define RX_X4_STATUS0_FEC_DBG_ERRL_DBG_ERRL_SHIFT                  0


/****************************************************************************
 * RX_X4_Status0 :: fec_dbg_erraH
 */
/* RX_X4_Status0 :: fec_dbg_erraH :: dbg_errH [15:00] */
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_MASK                  0xffff
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_ALIGN                 0
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_BITS                  16
#define RX_X4_STATUS0_FEC_DBG_ERRAH_DBG_ERRH_SHIFT                 0


/****************************************************************************
 * RX_X4_Status0 :: fec_burst_err_statusL
 */
/* RX_X4_Status0 :: fec_burst_err_statusL :: burst_err_statusL [15:00] */
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_MASK 0xffff
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_ALIGN 0
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_BITS 16
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: fec_burst_err_statusH
 */
/* RX_X4_Status0 :: fec_burst_err_statusH :: burst_err_statusH [15:00] */
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_MASK 0xffff
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_ALIGN 0
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_BITS 16
#define RX_X4_STATUS0_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: barrel_shifter_state
 */
/* RX_X4_Status0 :: barrel_shifter_state :: reserved0 [15:08] */
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_MASK          0xff00
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_BITS          8
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_RESERVED0_SHIFT         8

/* RX_X4_Status0 :: barrel_shifter_state :: shift_ammount [07:00] */
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_MASK      0x00ff
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_ALIGN     0
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_BITS      8
#define RX_X4_STATUS0_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_SHIFT     0


/****************************************************************************
 * RX_X4_Status0 :: cl49_lock_fsm_status
 */
/* RX_X4_Status0 :: cl49_lock_fsm_status :: reserved0 [15:05] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_MASK          0xffe0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_BITS          11
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_RESERVED0_SHIFT         5

/* RX_X4_Status0 :: cl49_lock_fsm_status :: lsm_his_state [04:02] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_MASK      0x001c
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_ALIGN     0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_BITS      3
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_SHIFT     2

/* RX_X4_Status0 :: cl49_lock_fsm_status :: lsm_curr_state [01:00] */
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_MASK     0x0003
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_ALIGN    0
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_BITS     2
#define RX_X4_STATUS0_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_SHIFT    0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_0
 */
/* RX_X4_Status0 :: decode_status_0 :: cl49_r_type_coded [15:12] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_MASK       0xf000
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_ALIGN      0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_BITS       4
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_R_TYPE_CODED_SHIFT      12

/* RX_X4_Status0 :: decode_status_0 :: reserved0 [11:11] */
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_MASK               0x0800
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_BITS               1
#define RX_X4_STATUS0_DECODE_STATUS_0_RESERVED0_SHIFT              11

/* RX_X4_Status0 :: decode_status_0 :: cl49_rxsm_history_state [10:03] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_MASK 0x07f8
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_BITS 8
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_HISTORY_STATE_SHIFT 3

/* RX_X4_Status0 :: decode_status_0 :: cl49_rxsm_current_state [02:00] */
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_MASK 0x0007
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_BITS 3
#define RX_X4_STATUS0_DECODE_STATUS_0_CL49_RXSM_CURRENT_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_1
 */
/* RX_X4_Status0 :: decode_status_1 :: reserved0 [15:10] */
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_MASK               0xfc00
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_BITS               6
#define RX_X4_STATUS0_DECODE_STATUS_1_RESERVED0_SHIFT              10

/* RX_X4_Status0 :: decode_status_1 :: cl49_bermon_history_state [09:05] */
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_MASK 0x03e0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_BITS 5
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_HISTORY_STATE_SHIFT 5

/* RX_X4_Status0 :: decode_status_1 :: cl49_bermon_current_state [04:00] */
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_MASK 0x001f
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_BITS 5
#define RX_X4_STATUS0_DECODE_STATUS_1_CL49_BERMON_CURRENT_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_2
 */
/* RX_X4_Status0 :: decode_status_2 :: sync66ErrCount [15:08] */
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_MASK          0xff00
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_ALIGN         0
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_BITS          8
#define RX_X4_STATUS0_DECODE_STATUS_2_SYNC66ERRCOUNT_SHIFT         8

/* RX_X4_Status0 :: decode_status_2 :: kcode66ErrCount [07:00] */
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_MASK         0x00ff
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_ALIGN        0
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_BITS         8
#define RX_X4_STATUS0_DECODE_STATUS_2_KCODE66ERRCOUNT_SHIFT        0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_3
 */
/* RX_X4_Status0 :: decode_status_3 :: reserved0 [15:10] */
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_MASK               0xfc00
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_BITS               6
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED0_SHIFT              10

/* RX_X4_Status0 :: decode_status_3 :: cl49ieee_errored_blocks [09:02] */
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_MASK 0x03fc
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_BITS 8
#define RX_X4_STATUS0_DECODE_STATUS_3_CL49IEEE_ERRORED_BLOCKS_SHIFT 2

/* RX_X4_Status0 :: decode_status_3 :: reserved1 [01:00] */
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_MASK               0x0003
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_BITS               2
#define RX_X4_STATUS0_DECODE_STATUS_3_RESERVED1_SHIFT              0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_4
 */
/* RX_X4_Status0 :: decode_status_4 :: b66dec_fault_det [15:15] */
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_MASK        0x8000
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_ALIGN       0
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_BITS        1
#define RX_X4_STATUS0_DECODE_STATUS_4_B66DEC_FAULT_DET_SHIFT       15

/* RX_X4_Status0 :: decode_status_4 :: cl48_syncacq_state_l [14:04] */
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_MASK    0x7ff0
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_ALIGN   0
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_BITS    11
#define RX_X4_STATUS0_DECODE_STATUS_4_CL48_SYNCACQ_STATE_L_SHIFT   4

/* RX_X4_Status0 :: decode_status_4 :: reserved0 [03:00] */
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_MASK               0x000f
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_BITS               4
#define RX_X4_STATUS0_DECODE_STATUS_4_RESERVED0_SHIFT              0


/****************************************************************************
 * RX_X4_Status0 :: decode_status_5
 */
/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_0 [15:12] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_MASK  0xf000
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_0_SHIFT 12

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_1 [11:08] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_MASK  0x0f00
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_1_SHIFT 8

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_2 [07:04] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_MASK  0x00f0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_2_SHIFT 4

/* RX_X4_Status0 :: decode_status_5 :: cl48_syncacq_state_d_3 [03:00] */
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_MASK  0x000f
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_ALIGN 0
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_BITS  4
#define RX_X4_STATUS0_DECODE_STATUS_5_CL48_SYNCACQ_STATE_D_3_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: syncacq_status_0
 */
/* RX_X4_Status0 :: syncacq_status_0 :: reserved0 [15:04] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_MASK              0xfff0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_ALIGN             0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_BITS              12
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_RESERVED0_SHIFT             4

/* RX_X4_Status0 :: syncacq_status_0 :: cl36_syncacq_state_coded_per_ln [03:00] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_MASK 0x000f
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_ALIGN 0
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_BITS 4
#define RX_X4_STATUS0_SYNCACQ_STATUS_0_CL36_SYNCACQ_STATE_CODED_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: syncacq_status_1
 */
/* RX_X4_Status0 :: syncacq_status_1 :: reserved0 [15:13] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_MASK              0xe000
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_ALIGN             0
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_BITS              3
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_RESERVED0_SHIFT             13

/* RX_X4_Status0 :: syncacq_status_1 :: cl36_syncacq_his_state_per_ln [12:00] */
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_MASK 0x1fff
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_ALIGN 0
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_BITS 13
#define RX_X4_STATUS0_SYNCACQ_STATUS_1_CL36_SYNCACQ_HIS_STATE_PER_LN_SHIFT 0


/****************************************************************************
 * RX_X4_Status0 :: bercount
 */
/* RX_X4_Status0 :: bercount :: BIP_ERROR_COUNT_PER_LANE [15:08] */
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_MASK       0xff00
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_ALIGN      0
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_BITS       8
#define RX_X4_STATUS0_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_SHIFT      8

/* RX_X4_Status0 :: bercount :: BER_count_per_ln [07:00] */
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_MASK               0x00ff
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_ALIGN              0
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_BITS               8
#define RX_X4_STATUS0_BERCOUNT_BER_COUNT_PER_LN_SHIFT              0


/****************************************************************************
 * TSCE_TSCE_USER4_RX_X4_Status1
 */
/****************************************************************************
 * RX_X4_Status1 :: pcs_latched_status_1
 */
/* RX_X4_Status1 :: pcs_latched_status_1 :: LOCAL_FAULT_LH [15:15] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_MASK     0x8000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LOCAL_FAULT_LH_SHIFT    15

/* RX_X4_Status1 :: pcs_latched_status_1 :: REMOTE_FAULT_LH [14:14] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_MASK    0x4000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_REMOTE_FAULT_LH_SHIFT   14

/* RX_X4_Status1 :: pcs_latched_status_1 :: LINK_INTERRUPT_LH [13:13] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_MASK  0x2000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_BITS  1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LINK_INTERRUPT_LH_SHIFT 13

/* RX_X4_Status1 :: pcs_latched_status_1 :: RESERVED_ORDERED_SET_LH [12:12] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_MASK 0x1000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_BITS 1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_SET_LH_SHIFT 12

/* RX_X4_Status1 :: pcs_latched_status_1 :: RESERVED_ORDERED_BYTE_3 [11:04] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_MASK 0x0ff0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_ALIGN 0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_BITS 8
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED_ORDERED_BYTE_3_SHIFT 4

/* RX_X4_Status1 :: pcs_latched_status_1 :: LPI_RECEIVED_LH [03:03] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_MASK    0x0008
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_ALIGN   0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_BITS    1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_LPI_RECEIVED_LH_SHIFT   3

/* RX_X4_Status1 :: pcs_latched_status_1 :: reserved0 [02:00] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_MASK          0x0007
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_BITS          3
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_1_RESERVED0_SHIFT         0


/****************************************************************************
 * RX_X4_Status1 :: pcs_latched_status_0
 */
/* RX_X4_Status1 :: pcs_latched_status_0 :: AM_LOCK_LH [15:15] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_MASK         0x8000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_ALIGN        0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_BITS         1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LH_SHIFT        15

/* RX_X4_Status1 :: pcs_latched_status_0 :: AM_LOCK_LL [14:14] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_MASK         0x4000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_ALIGN        0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_BITS         1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_AM_LOCK_LL_SHIFT        14

/* RX_X4_Status1 :: pcs_latched_status_0 :: DESKEW_STATUS_LH [13:13] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_MASK   0x2000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LH_SHIFT  13

/* RX_X4_Status1 :: pcs_latched_status_0 :: DESKEW_STATUS_LL [12:12] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_MASK   0x1000
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_ALIGN  0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_BITS   1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_DESKEW_STATUS_LL_SHIFT  12

/* RX_X4_Status1 :: pcs_latched_status_0 :: HI_BER_LH [11:11] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_MASK          0x0800
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LH_SHIFT         11

/* RX_X4_Status1 :: pcs_latched_status_0 :: HI_BER_LL [10:10] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_MASK          0x0400
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_BITS          1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_HI_BER_LL_SHIFT         10

/* RX_X4_Status1 :: pcs_latched_status_0 :: LINK_STATUS_LH [09:09] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_MASK     0x0200
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LH_SHIFT    9

/* RX_X4_Status1 :: pcs_latched_status_0 :: LINK_STATUS_LL [08:08] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_MASK     0x0100
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_LINK_STATUS_LL_SHIFT    8

/* RX_X4_Status1 :: pcs_latched_status_0 :: SYNC_STATUS_LH [07:07] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_MASK     0x0080
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LH_SHIFT    7

/* RX_X4_Status1 :: pcs_latched_status_0 :: SYNC_STATUS_LL [06:06] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_MASK     0x0040
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_ALIGN    0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_BITS     1
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_SYNC_STATUS_LL_SHIFT    6

/* RX_X4_Status1 :: pcs_latched_status_0 :: reserved0 [05:00] */
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_MASK          0x003f
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_ALIGN         0
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_BITS          6
#define RX_X4_STATUS1_PCS_LATCHED_STATUS_0_RESERVED0_SHIFT         0


/****************************************************************************
 * RX_X4_Status1 :: pcs_live_status
 */
/* RX_X4_Status1 :: pcs_live_status :: reserved0 [15:09] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_MASK               0xfe00
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_ALIGN              0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_BITS               7
#define RX_X4_STATUS1_PCS_LIVE_STATUS_RESERVED0_SHIFT              9

/* RX_X4_Status1 :: pcs_live_status :: LOCAL_FAULT [08:08] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_MASK             0x0100
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LOCAL_FAULT_SHIFT            8

/* RX_X4_Status1 :: pcs_live_status :: REMOTE_FAULT [07:07] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_MASK            0x0080
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_ALIGN           0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_BITS            1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_REMOTE_FAULT_SHIFT           7

/* RX_X4_Status1 :: pcs_live_status :: LINK_INTERRUPT [06:06] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_MASK          0x0040
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_ALIGN         0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_BITS          1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_INTERRUPT_SHIFT         6

/* RX_X4_Status1 :: pcs_live_status :: LPI_RECEIVED [05:05] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_MASK            0x0020
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_ALIGN           0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_BITS            1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LPI_RECEIVED_SHIFT           5

/* RX_X4_Status1 :: pcs_live_status :: AM_LOCK [04:04] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_MASK                 0x0010
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_ALIGN                0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_BITS                 1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_AM_LOCK_SHIFT                4

/* RX_X4_Status1 :: pcs_live_status :: DESKEW_STATUS [03:03] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_MASK           0x0008
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_ALIGN          0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_BITS           1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_DESKEW_STATUS_SHIFT          3

/* RX_X4_Status1 :: pcs_live_status :: HI_BER [02:02] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_MASK                  0x0004
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_ALIGN                 0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_BITS                  1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_HI_BER_SHIFT                 2

/* RX_X4_Status1 :: pcs_live_status :: LINK_STATUS [01:01] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_MASK             0x0002
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_LINK_STATUS_SHIFT            1

/* RX_X4_Status1 :: pcs_live_status :: SYNC_STATUS [00:00] */
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_MASK             0x0001
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_ALIGN            0
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_BITS             1
#define RX_X4_STATUS1_PCS_LIVE_STATUS_SYNC_STATUS_SHIFT            0


/****************************************************************************
 * RX_X4_Status1 :: cl82_rx_am_latched_status
 */
/* RX_X4_Status1 :: cl82_rx_am_latched_status :: reserved0 [15:11] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_MASK     0xf800
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_ALIGN    0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_BITS     5
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_RESERVED0_SHIFT    11

/* RX_X4_Status1 :: cl82_rx_am_latched_status :: amrkr_spacing_err_latch_mux [10:10] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_MASK 0x0400
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_ALIGN 0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_BITS 1
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_SHIFT 10

/* RX_X4_Status1 :: cl82_rx_am_latched_status :: am_lock_his_state [09:00] */
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_MASK 0x03ff
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_ALIGN 0
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_BITS 10
#define RX_X4_STATUS1_CL82_RX_AM_LATCHED_STATUS_AM_LOCK_HIS_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status1 :: cl82_rx_am_live_status
 */
/* RX_X4_Status1 :: cl82_rx_am_live_status :: reserved0 [15:10] */
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_MASK        0xfc00
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_ALIGN       0
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_BITS        6
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_RESERVED0_SHIFT       10

/* RX_X4_Status1 :: cl82_rx_am_live_status :: am_lock_state [09:00] */
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_MASK    0x03ff
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_ALIGN   0
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_BITS    10
#define RX_X4_STATUS1_CL82_RX_AM_LIVE_STATUS_AM_LOCK_STATE_SHIFT   0


/****************************************************************************
 * RX_X4_Status1 :: fec_CorrectedBlksL
 */
/* RX_X4_Status1 :: fec_CorrectedBlksL :: corCountL [15:00] */
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSL_CORCOUNTL_MASK            0xffff
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSL_CORCOUNTL_ALIGN           0
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSL_CORCOUNTL_BITS            16
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSL_CORCOUNTL_SHIFT           0


/****************************************************************************
 * RX_X4_Status1 :: fec_CorrectedBlksH
 */
/* RX_X4_Status1 :: fec_CorrectedBlksH :: corCountH [15:00] */
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSH_CORCOUNTH_MASK            0xffff
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSH_CORCOUNTH_ALIGN           0
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSH_CORCOUNTH_BITS            16
#define RX_X4_STATUS1_FEC_CORRECTEDBLKSH_CORCOUNTH_SHIFT           0


/****************************************************************************
 * RX_X4_Status1 :: fec_UncorrectedBlksL
 */
/* RX_X4_Status1 :: fec_UncorrectedBlksL :: uncorCountL [15:00] */
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_MASK        0xffff
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_ALIGN       0
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_BITS        16
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_SHIFT       0


/****************************************************************************
 * RX_X4_Status1 :: fec_UncorrectedBlksH
 */
/* RX_X4_Status1 :: fec_UncorrectedBlksH :: uncorCountH [15:00] */
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_MASK        0xffff
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_ALIGN       0
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_BITS        16
#define RX_X4_STATUS1_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_SHIFT       0


/****************************************************************************
 * RX_X4_Status1 :: gbox_status
 */
/* RX_X4_Status1 :: gbox_status :: reserved0 [15:02] */
#define RX_X4_STATUS1_GBOX_STATUS_RESERVED0_MASK                   0xfffc
#define RX_X4_STATUS1_GBOX_STATUS_RESERVED0_ALIGN                  0
#define RX_X4_STATUS1_GBOX_STATUS_RESERVED0_BITS                   14
#define RX_X4_STATUS1_GBOX_STATUS_RESERVED0_SHIFT                  2

/* RX_X4_Status1 :: gbox_status :: gbox_overflow_err [01:01] */
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_OVERFLOW_ERR_MASK           0x0002
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_OVERFLOW_ERR_ALIGN          0
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_OVERFLOW_ERR_BITS           1
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_OVERFLOW_ERR_SHIFT          1

/* RX_X4_Status1 :: gbox_status :: gbox_underflow_err [00:00] */
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_UNDERFLOW_ERR_MASK          0x0001
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_UNDERFLOW_ERR_ALIGN         0
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_UNDERFLOW_ERR_BITS          1
#define RX_X4_STATUS1_GBOX_STATUS_GBOX_UNDERFLOW_ERR_SHIFT         0


/****************************************************************************
 * TSCE_TSCE_USER4_RX_X4_Control0_tsc_12
 */
/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_0
 */
/* RX_X4_Control0_tsc_12 :: fec_0 :: reserved0 [15:14] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_MASK                 0xc000
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_BITS                 2
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED0_SHIFT                14

/* RX_X4_Control0_tsc_12 :: fec_0 :: fec_err_enable [13:13] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_MASK            0x2000
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_ALIGN           0
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_BITS            1
#define RX_X4_CONTROL0_TSC_12_FEC_0_FEC_ERR_ENABLE_SHIFT           13

/* RX_X4_Control0_tsc_12 :: fec_0 :: error_en_ovr [12:12] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_MASK              0x1000
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_SHIFT             12

/* RX_X4_Control0_tsc_12 :: fec_0 :: error_en_ovr_val [11:11] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_MASK          0x0800
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_ALIGN         0
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_BITS          1
#define RX_X4_CONTROL0_TSC_12_FEC_0_ERROR_EN_OVR_VAL_SHIFT         11

/* RX_X4_Control0_tsc_12 :: fec_0 :: dbg_enable [10:10] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_MASK                0x0400
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_ALIGN               0
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_BITS                1
#define RX_X4_CONTROL0_TSC_12_FEC_0_DBG_ENABLE_SHIFT               10

/* RX_X4_Control0_tsc_12 :: fec_0 :: fast_lock_en [09:09] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_MASK              0x0200
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_0_FAST_LOCK_EN_SHIFT             9

/* RX_X4_Control0_tsc_12 :: fec_0 :: reserved1 [08:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_MASK                 0x01ff
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_BITS                 9
#define RX_X4_CONTROL0_TSC_12_FEC_0_RESERVED1_SHIFT                0


/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_1
 */
/* RX_X4_Control0_tsc_12 :: fec_1 :: fec_error_code_all [15:15] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_MASK        0x8000
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_BITS        1
#define RX_X4_CONTROL0_TSC_12_FEC_1_FEC_ERROR_CODE_ALL_SHIFT       15

/* RX_X4_Control0_tsc_12 :: fec_1 :: good_parity_cnt [14:12] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_MASK           0x7000
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_ALIGN          0
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_BITS           3
#define RX_X4_CONTROL0_TSC_12_FEC_1_GOOD_PARITY_CNT_SHIFT          12

/* RX_X4_Control0_tsc_12 :: fec_1 :: invalid_parity_cnt [11:08] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_MASK        0x0f00
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_BITS        4
#define RX_X4_CONTROL0_TSC_12_FEC_1_INVALID_PARITY_CNT_SHIFT       8

/* RX_X4_Control0_tsc_12 :: fec_1 :: dec_max_pm [07:02] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_MASK                0x00fc
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_ALIGN               0
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_BITS                6
#define RX_X4_CONTROL0_TSC_12_FEC_1_DEC_MAX_PM_SHIFT               2

/* RX_X4_Control0_tsc_12 :: fec_1 :: burst_err_status_mode [01:01] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_MASK     0x0002
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_ALIGN    0
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_BITS     1
#define RX_X4_CONTROL0_TSC_12_FEC_1_BURST_ERR_STATUS_MODE_SHIFT    1

/* RX_X4_Control0_tsc_12 :: fec_1 :: dbg_err_mode [00:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_MASK              0x0001
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_ALIGN             0
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_BITS              1
#define RX_X4_CONTROL0_TSC_12_FEC_1_DBG_ERR_MODE_SHIFT             0


/****************************************************************************
 * RX_X4_Control0_tsc_12 :: fec_2
 */
/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_pm_mode [15:11] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_MASK               0xf800
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_ALIGN              0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_BITS               5
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_PM_MODE_SHIFT              11

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_19b_burst_gap_count [10:08] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_MASK   0x0700
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_19B_BURST_GAP_COUNT_SHIFT  8

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_18b_burst_gap_count [07:05] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_MASK   0x00e0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_18B_BURST_GAP_COUNT_SHIFT  5

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_17b_burst_gap_count [04:02] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_MASK   0x001c
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_ALIGN  0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_BITS   3
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_17B_BURST_GAP_COUNT_SHIFT  2

/* RX_X4_Control0_tsc_12 :: fec_2 :: dec_gap_count_mode [01:01] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_MASK        0x0002
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_ALIGN       0
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_BITS        1
#define RX_X4_CONTROL0_TSC_12_FEC_2_DEC_GAP_COUNT_MODE_SHIFT       1

/* RX_X4_Control0_tsc_12 :: fec_2 :: reserved0 [00:00] */
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_MASK                 0x0001
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_ALIGN                0
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_BITS                 1
#define RX_X4_CONTROL0_TSC_12_FEC_2_RESERVED0_SHIFT                0


/****************************************************************************
 * TSCE_TSCE_USER4_RX_X4_Status0_tsc_12
 */
/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_dbg_errL
 */
/* RX_X4_Status0_tsc_12 :: fec_dbg_errL :: dbg_errL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_MASK            0xffff
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_ALIGN           0
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_BITS            16
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRL_DBG_ERRL_SHIFT           0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_dbg_erraH
 */
/* RX_X4_Status0_tsc_12 :: fec_dbg_erraH :: dbg_errH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_MASK           0xffff
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_ALIGN          0
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_BITS           16
#define RX_X4_STATUS0_TSC_12_FEC_DBG_ERRAH_DBG_ERRH_SHIFT          0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_burst_err_statusL
 */
/* RX_X4_Status0_tsc_12 :: fec_burst_err_statusL :: burst_err_statusL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSL_BURST_ERR_STATUSL_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_burst_err_statusH
 */
/* RX_X4_Status0_tsc_12 :: fec_burst_err_statusH :: burst_err_statusH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_BURST_ERR_STATUSH_BURST_ERR_STATUSH_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: bercount
 */
/* RX_X4_Status0_tsc_12 :: bercount :: reserved0 [15:08] */
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_MASK               0xff00
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_ALIGN              0
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_BITS               8
#define RX_X4_STATUS0_TSC_12_BERCOUNT_RESERVED0_SHIFT              8

/* RX_X4_Status0_tsc_12 :: bercount :: BIP_ERROR_COUNT_PER_LANE [07:00] */
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_MASK 0x00ff
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_BITS 8
#define RX_X4_STATUS0_TSC_12_BERCOUNT_BIP_ERROR_COUNT_PER_LANE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status
 */
/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status :: rmld_status [15:08] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RMLD_STATUS_MASK 0xff00
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RMLD_STATUS_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RMLD_STATUS_BITS 8
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RMLD_STATUS_SHIFT 8

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status :: align_status_cl82 [07:07] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_ALIGN_STATUS_CL82_MASK 0x0080
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_ALIGN_STATUS_CL82_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_ALIGN_STATUS_CL82_BITS 1
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_ALIGN_STATUS_CL82_SHIFT 7

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status :: reserved0 [06:05] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RESERVED0_MASK   0x0060
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RESERVED0_ALIGN  0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RESERVED0_BITS   2
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_RESERVED0_SHIFT  5

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status :: lsm_his_state [04:02] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_MASK 0x001c
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_BITS 3
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_HIS_STATE_SHIFT 2

/* RX_X4_Status0_tsc_12 :: cl49_lock_fsm_status :: lsm_curr_state [01:00] */
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_MASK 0x0003
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_BITS 2
#define RX_X4_STATUS0_TSC_12_CL49_LOCK_FSM_STATUS_LSM_CURR_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: mld_vl_info_0
 */
/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: reserved0 [15:10] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_MASK          0xfc00
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_ALIGN         0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_BITS          6
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_RESERVED0_SHIFT         10

/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: VL_ON_LL_1 [09:05] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_MASK         0x03e0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_ALIGN        0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_BITS         5
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_1_SHIFT        5

/* RX_X4_Status0_tsc_12 :: mld_vl_info_0 :: VL_ON_LL_0 [04:00] */
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_MASK         0x001f
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_ALIGN        0
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_BITS         5
#define RX_X4_STATUS0_TSC_12_MLD_VL_INFO_0_VL_ON_LL_0_SHIFT        0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: barrel_shifter_state
 */
/* RX_X4_Status0_tsc_12 :: barrel_shifter_state :: reserved0 [15:08] */
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_MASK   0xff00
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_ALIGN  0
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_BITS   8
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_RESERVED0_SHIFT  8

/* RX_X4_Status0_tsc_12 :: barrel_shifter_state :: shift_ammount [07:00] */
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_MASK 0x00ff
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_ALIGN 0
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_BITS 8
#define RX_X4_STATUS0_TSC_12_BARREL_SHIFTER_STATE_SHIFT_AMMOUNT_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_CorrectedBlksL
 */
/* RX_X4_Status0_tsc_12 :: fec_CorrectedBlksL :: corCountL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSL_CORCOUNTL_MASK     0xffff
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSL_CORCOUNTL_ALIGN    0
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSL_CORCOUNTL_BITS     16
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSL_CORCOUNTL_SHIFT    0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_CorrectedBlksH
 */
/* RX_X4_Status0_tsc_12 :: fec_CorrectedBlksH :: corCountH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSH_CORCOUNTH_MASK     0xffff
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSH_CORCOUNTH_ALIGN    0
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSH_CORCOUNTH_BITS     16
#define RX_X4_STATUS0_TSC_12_FEC_CORRECTEDBLKSH_CORCOUNTH_SHIFT    0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_UncorrectedBlksL
 */
/* RX_X4_Status0_tsc_12 :: fec_UncorrectedBlksL :: uncorCountL [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSL_UNCORCOUNTL_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: fec_UncorrectedBlksH
 */
/* RX_X4_Status0_tsc_12 :: fec_UncorrectedBlksH :: uncorCountH [15:00] */
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_MASK 0xffff
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_ALIGN 0
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_BITS 16
#define RX_X4_STATUS0_TSC_12_FEC_UNCORRECTEDBLKSH_UNCORCOUNTH_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status
 */
/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: AM_LOCK_LH [15:15] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LH_MASK 0x8000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LH_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LH_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LH_SHIFT 15

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: AM_LOCK_LL [14:14] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LL_MASK 0x4000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LL_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LL_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_LL_SHIFT 14

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: SYNC_STATUS_LH [13:13] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LH_MASK 0x2000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LH_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LH_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LH_SHIFT 13

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: SYNC_STATUS_LL [12:12] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LL_MASK 0x1000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LL_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LL_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_SYNC_STATUS_LL_SHIFT 12

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: reserved0 [11:11] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_RESERVED0_MASK 0x0800
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_RESERVED0_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_RESERVED0_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_RESERVED0_SHIFT 11

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: amrkr_spacing_err_latch_mux [10:10] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_MASK 0x0400
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AMRKR_SPACING_ERR_LATCH_MUX_SHIFT 10

/* RX_X4_Status0_tsc_12 :: cl82_pcs_latched_status :: am_lock_his_state [09:00] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_HIS_STATE_MASK 0x03ff
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_HIS_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_HIS_STATE_BITS 10
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LATCHED_STATUS_AM_LOCK_HIS_STATE_SHIFT 0


/****************************************************************************
 * RX_X4_Status0_tsc_12 :: cl82_pcs_live_status
 */
/* RX_X4_Status0_tsc_12 :: cl82_pcs_live_status :: AM_LOCK [15:15] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_MASK     0x8000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_ALIGN    0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_BITS     1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_SHIFT    15

/* RX_X4_Status0_tsc_12 :: cl82_pcs_live_status :: SYNC_STATUS [14:14] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_SYNC_STATUS_MASK 0x4000
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_SYNC_STATUS_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_SYNC_STATUS_BITS 1
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_SYNC_STATUS_SHIFT 14

/* RX_X4_Status0_tsc_12 :: cl82_pcs_live_status :: reserved0 [13:10] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_RESERVED0_MASK   0x3c00
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_RESERVED0_ALIGN  0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_RESERVED0_BITS   4
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_RESERVED0_SHIFT  10

/* RX_X4_Status0_tsc_12 :: cl82_pcs_live_status :: am_lock_state [09:00] */
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_STATE_MASK 0x03ff
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_STATE_ALIGN 0
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_STATE_BITS 10
#define RX_X4_STATUS0_TSC_12_CL82_PCS_LIVE_STATUS_AM_LOCK_STATE_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER4_AN_X4_ABILITIES
 */
/****************************************************************************
 * AN_X4_ABILITIES :: enables
 */
/* AN_X4_ABILITIES :: enables :: reserved0 [15:14] */
#define AN_X4_ABILITIES_ENABLES_RESERVED0_MASK                     0xc000
#define AN_X4_ABILITIES_ENABLES_RESERVED0_ALIGN                    0
#define AN_X4_ABILITIES_ENABLES_RESERVED0_BITS                     2
#define AN_X4_ABILITIES_ENABLES_RESERVED0_SHIFT                    14

/* AN_X4_ABILITIES :: enables :: num_advertised_lanes [13:12] */
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_MASK          0x3000
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_ALIGN         0
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_BITS          2
#define AN_X4_ABILITIES_ENABLES_NUM_ADVERTISED_LANES_SHIFT         12

/* AN_X4_ABILITIES :: enables :: cl37_bam_enable [11:11] */
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_MASK               0x0800
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_ENABLE_SHIFT              11

/* AN_X4_ABILITIES :: enables :: cl73_bam_enable [10:10] */
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_MASK               0x0400
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_ENABLE_SHIFT              10

/* AN_X4_ABILITIES :: enables :: cl73_hpam_enable [09:09] */
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_MASK              0x0200
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_ALIGN             0
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_BITS              1
#define AN_X4_ABILITIES_ENABLES_CL73_HPAM_ENABLE_SHIFT             9

/* AN_X4_ABILITIES :: enables :: cl73_enable [08:08] */
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_MASK                   0x0100
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_ALIGN                  0
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_BITS                   1
#define AN_X4_ABILITIES_ENABLES_CL73_ENABLE_SHIFT                  8

/* AN_X4_ABILITIES :: enables :: cl37_sgmii_enable [07:07] */
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_MASK             0x0080
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_ALIGN            0
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_BITS             1
#define AN_X4_ABILITIES_ENABLES_CL37_SGMII_ENABLE_SHIFT            7

/* AN_X4_ABILITIES :: enables :: cl37_enable [06:06] */
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_MASK                   0x0040
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_ALIGN                  0
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_BITS                   1
#define AN_X4_ABILITIES_ENABLES_CL37_ENABLE_SHIFT                  6

/* AN_X4_ABILITIES :: enables :: cl37_bam_to_sgmii_auto_enable [05:05] */
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_MASK 0x0020
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_ALIGN 0
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_BITS 1
#define AN_X4_ABILITIES_ENABLES_CL37_BAM_TO_SGMII_AUTO_ENABLE_SHIFT 5

/* AN_X4_ABILITIES :: enables :: sgmii_to_cl37_auto_enable [04:04] */
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_MASK     0x0010
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_ALIGN    0
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_BITS     1
#define AN_X4_ABILITIES_ENABLES_SGMII_TO_CL37_AUTO_ENABLE_SHIFT    4

/* AN_X4_ABILITIES :: enables :: cl73_bam_to_hpam_auto_enable [03:03] */
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_MASK  0x0008
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_ALIGN 0
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_BITS  1
#define AN_X4_ABILITIES_ENABLES_CL73_BAM_TO_HPAM_AUTO_ENABLE_SHIFT 3

/* AN_X4_ABILITIES :: enables :: hpam_to_cl73_auto_enable [02:02] */
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL73_AUTO_ENABLE_MASK      0x0004
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL73_AUTO_ENABLE_ALIGN     0
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL73_AUTO_ENABLE_BITS      1
#define AN_X4_ABILITIES_ENABLES_HPAM_TO_CL73_AUTO_ENABLE_SHIFT     2

/* AN_X4_ABILITIES :: enables :: cl37_an_restart [01:01] */
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_MASK               0x0002
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL37_AN_RESTART_SHIFT              1

/* AN_X4_ABILITIES :: enables :: cl73_an_restart [00:00] */
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_MASK               0x0001
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_ALIGN              0
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_BITS               1
#define AN_X4_ABILITIES_ENABLES_CL73_AN_RESTART_SHIFT              0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl37_base_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: reserved0 [15:13] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_MASK 0xe000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_BITS 3
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED0_SHIFT 13

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_sw_restart_reset_disable [12:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_SW_RESTART_RESET_DISABLE_MASK 0x1000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_SW_RESTART_RESET_DISABLE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_SW_RESTART_RESET_DISABLE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_SW_RESTART_RESET_DISABLE_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_an_restart_reset_disable [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_AN_RESTART_RESET_DISABLE_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_AN_RESTART_RESET_DISABLE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_AN_RESTART_RESET_DISABLE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_AN_RESTART_RESET_DISABLE_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: an_pd_to_cl37_enable [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_AN_PD_TO_CL37_ENABLE_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_AN_PD_TO_CL37_ENABLE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_AN_PD_TO_CL37_ENABLE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_AN_PD_TO_CL37_ENABLE_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_master_mode [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_MASTER_MODE_SHIFT 9

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_next_page [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_NEXT_PAGE_SHIFT 8

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_pause [07:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_MASK 0x00c0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_PAUSE_SHIFT 6

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_half_duplex [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_HALF_DUPLEX_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: cl37_full_duplex [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_CL37_FULL_DUPLEX_SHIFT 4

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: reserved1 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_RESERVED1_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_full_duplex [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_FULL_DUPLEX_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl37_base_abilities :: sgmii_speed [01:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_MASK 0x0003
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BASE_ABILITIES_SGMII_SPEED_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl37_bam_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: cl37_bam_code [11:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_MASK 0x0ff8
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_BITS 9
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_CL37_BAM_CODE_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: over1g_ability [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_ABILITY_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl37_bam_abilities :: over1g_page_count [01:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_MASK 0x0003
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL37_BAM_ABILITIES_OVER1G_PAGE_COUNT_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_over1g_abilities_1
 */
/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: HG2 [15:15] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_MASK   0x8000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_ALIGN  0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_BITS   1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_HG2_SHIFT  15

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: FEC [14:14] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_MASK   0x4000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_ALIGN  0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_BITS   1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_FEC_SHIFT  14

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: CL72 [13:13] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_MASK  0x2000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_BITS  1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_CL72_SHIFT 13

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_40GBASE_X4 [12:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_MASK 0x1000
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_40GBASE_X4_SHIFT 12

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_32p7GBASE_X4 [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_32P7GBASE_X4_SHIFT 11

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_31p5GBASE_X4 [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_31P5GBASE_X4_SHIFT 10

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_25p455GBASE_X4 [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_25P455GBASE_X4_SHIFT 9

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_21GBASE_X4 [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_21GBASE_X4_SHIFT 8

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X2_CX4 [07:07] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_MASK 0x0080
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_CX4_SHIFT 7

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X2 [06:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_MASK 0x0040
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X2_SHIFT 6

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X4 [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_SHIFT 5

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_20GBASE_X4_CX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_20GBASE_X4_CX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_16GBASE_X4 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_16GBASE_X4_SHIFT 3

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_15p75GBASE_X2 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15P75GBASE_X2_SHIFT 2

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_15GBASE_X4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_15GBASE_X4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_over1g_abilities_1 :: BAM_13GBASE_X4 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_1_BAM_13GBASE_X4_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_over1g_abilities_0
 */
/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: reserved0 [15:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_MASK 0xf800
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_RESERVED0_SHIFT 11

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12p7GBASE_X2 [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P7GBASE_X2_SHIFT 10

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12p5GBASE_X4 [09:09] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_MASK 0x0200
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12P5GBASE_X4_SHIFT 9

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_12GBASE_X4 [08:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_MASK 0x0100
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_12GBASE_X4_SHIFT 8

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10p5GBASE_X2 [07:07] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_MASK 0x0080
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10P5GBASE_X2_SHIFT 7

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X2_CX4 [06:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_MASK 0x0040
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_CX4_SHIFT 6

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X2 [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X2_SHIFT 5

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X4_CX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_CX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_10GBASE_X4 [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_10GBASE_X4_SHIFT 3

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_6GBASE_X4 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_6GBASE_X4_SHIFT 2

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_5GBASE_X4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_5GBASE_X4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_over1g_abilities_0 :: BAM_2p5GBASE_X [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_OVER1G_ABILITIES_0_BAM_2P5GBASE_X_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_base_abilities_1
 */
/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: cl73_nonce_match_over [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_OVER_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_OVER_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_OVER_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_OVER_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: cl73_nonce_match_val [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_VAL_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_VAL_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_VAL_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_CL73_NONCE_MATCH_VAL_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: transmit_nonce [09:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_MASK 0x03e0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_TRANSMIT_NONCE_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_1 :: base_selector [04:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_MASK 0x001f
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_BITS 5
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_1_BASE_SELECTOR_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_base_abilities_0
 */
/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: cl73_remote_fault [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_REMOTE_FAULT_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: next_page [10:10] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_MASK 0x0400
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_NEXT_PAGE_SHIFT 10

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: fec [09:08] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_MASK 0x0300
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_FEC_SHIFT 8

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: cl73_pause [07:06] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_MASK 0x00c0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_BITS 2
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_CL73_PAUSE_SHIFT 6

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_1000BASE_KX [05:05] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_MASK 0x0020
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_1000BASE_KX_SHIFT 5

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_10GBASE_KX4 [04:04] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_MASK 0x0010
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KX4_SHIFT 4

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_10GBASE_KR [03:03] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_MASK 0x0008
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_10GBASE_KR_SHIFT 3

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_40GBASE_KR4 [02:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_MASK 0x0004
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_KR4_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_40GBASE_CR4 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_40GBASE_CR4_SHIFT 1

/* AN_X4_ABILITIES :: local_device_cl73_base_abilities_0 :: BASE_100GBASE_CR10 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BASE_ABILITIES_0_BASE_100GBASE_CR10_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: local_device_cl73_bam_abilities
 */
/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: reserved0 [15:12] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_MASK 0xf000
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_BITS 4
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_RESERVED0_SHIFT 12

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: HPAM_20GKR2 [11:11] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_MASK 0x0800
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_HPAM_20GKR2_SHIFT 11

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: cl73_bam_code [10:02] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_MASK 0x07fc
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_BITS 9
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_CL73_BAM_CODE_SHIFT 2

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: BAM_20GBASE_CR2 [01:01] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_MASK 0x0002
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_CR2_SHIFT 1

/* AN_X4_ABILITIES :: local_device_cl73_bam_abilities :: BAM_20GBASE_KR2 [00:00] */
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_MASK 0x0001
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_ALIGN 0
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_BITS 1
#define AN_X4_ABILITIES_LOCAL_DEVICE_CL73_BAM_ABILITIES_BAM_20GBASE_KR2_SHIFT 0


/****************************************************************************
 * AN_X4_ABILITIES :: controls
 */
/* AN_X4_ABILITIES :: controls :: OUI_CONTROL [15:10] */
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_MASK                  0xfc00
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_ALIGN                 0
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_BITS                  6
#define AN_X4_ABILITIES_CONTROLS_OUI_CONTROL_SHIFT                 10

/* AN_X4_ABILITIES :: controls :: an_fail_count_limit [09:06] */
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_MASK          0x03c0
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_ALIGN         0
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_BITS          4
#define AN_X4_ABILITIES_CONTROLS_AN_FAIL_COUNT_LIMIT_SHIFT         6

/* AN_X4_ABILITIES :: controls :: linkFailTimerQual_en [05:05] */
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_MASK         0x0020
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_ALIGN        0
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_BITS         1
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMERQUAL_EN_SHIFT        5

/* AN_X4_ABILITIES :: controls :: linkFailTimer_dis [04:04] */
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_MASK            0x0010
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_ALIGN           0
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_BITS            1
#define AN_X4_ABILITIES_CONTROLS_LINKFAILTIMER_DIS_SHIFT           4

/* AN_X4_ABILITIES :: controls :: an_good_check_trap [03:03] */
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_MASK           0x0008
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_ALIGN          0
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_BITS           1
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_CHECK_TRAP_SHIFT          3

/* AN_X4_ABILITIES :: controls :: an_good_trap [02:02] */
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_MASK                 0x0004
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_ALIGN                0
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_BITS                 1
#define AN_X4_ABILITIES_CONTROLS_AN_GOOD_TRAP_SHIFT                2

/* AN_X4_ABILITIES :: controls :: pd_KX_en [01:01] */
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_MASK                     0x0002
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_ALIGN                    0
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_BITS                     1
#define AN_X4_ABILITIES_CONTROLS_PD_KX_EN_SHIFT                    1

/* AN_X4_ABILITIES :: controls :: pd_KX4_en [00:00] */
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_MASK                    0x0001
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_ALIGN                   0
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_BITS                    1
#define AN_X4_ABILITIES_CONTROLS_PD_KX4_EN_SHIFT                   0


/****************************************************************************
 * TSCE_TSCE_USER4_AN_X4_HW_LP_PAGES
 */
/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up1
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up1 :: lp_mp5_up1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP1_LP_MP5_UP1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up2
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up2 :: lp_mp5_up2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP2_LP_MP5_UP2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up3
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up3 :: lp_mp5_up3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP3_LP_MP5_UP3_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp5_up4
 */
/* AN_X4_HW_LP_PAGES :: lp_mp5_up4 :: lp_mp5_up4_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_MASK     0xffff
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_ALIGN    0
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_BITS     16
#define AN_X4_HW_LP_PAGES_LP_MP5_UP4_LP_MP5_UP4_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up1
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up1 :: lp_mp1024_up1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP1_LP_MP1024_UP1_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up2
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up2 :: lp_mp1024_up2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP2_LP_MP1024_UP2_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up3
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up3 :: lp_mp1024_up3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP3_LP_MP1024_UP3_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_mp1024_up4
 */
/* AN_X4_HW_LP_PAGES :: lp_mp1024_up4 :: lp_mp1024_up4_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_MP1024_UP4_LP_MP1024_UP4_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page1
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page1 :: lp_base_page1_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE1_LP_BASE_PAGE1_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page2
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page2 :: lp_base_page2_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE2_LP_BASE_PAGE2_PAGE_DATA_SHIFT 0


/****************************************************************************
 * AN_X4_HW_LP_PAGES :: lp_base_page3
 */
/* AN_X4_HW_LP_PAGES :: lp_base_page3 :: lp_base_page3_page_data [15:00] */
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_MASK 0xffff
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_ALIGN 0
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_BITS 16
#define AN_X4_HW_LP_PAGES_LP_BASE_PAGE3_LP_BASE_PAGE3_PAGE_DATA_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER4_AN_X4_SW_MANAGEMENT
 */
/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_2
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_2 :: ld_page_2_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_2_LD_PAGE_2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_1
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_1 :: ld_page_1_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_1_LD_PAGE_1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_page_0
 */
/* AN_X4_SW_MANAGEMENT :: ld_page_0 :: ld_page_0_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LD_PAGE_0_LD_PAGE_0_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_2
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_2 :: lp_page_2_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_2_LP_PAGE_2_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_1
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_1 :: lp_page_1_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_1_LP_PAGE_1_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: lp_page_0
 */
/* AN_X4_SW_MANAGEMENT :: lp_page_0 :: lp_page_0_page_data [15:00] */
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_MASK     0xffff
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_ALIGN    0
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_BITS     16
#define AN_X4_SW_MANAGEMENT_LP_PAGE_0_LP_PAGE_0_PAGE_DATA_SHIFT    0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: sw_control_status
 */
/* AN_X4_SW_MANAGEMENT :: sw_control_status :: an_completed_sw [15:15] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_MASK 0x8000
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_AN_COMPLETED_SW_SHIFT 15

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: ld_control_valid [14:14] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_MASK 0x4000
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LD_CONTROL_VALID_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: lp_status_valid [13:13] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_LP_STATUS_VALID_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: reserved0 [12:09] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_MASK       0x1e00
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_ALIGN      0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_BITS       4
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_RESERVED0_SHIFT      9

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: pd_cl37_completed [08:08] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_BITS 1
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_PD_CL37_COMPLETED_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: sw_control_status :: tla_ln_sequencer_fsm_status1 [07:00] */
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_MASK 0x00ff
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_ALIGN 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_BITS 8
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_SHIFT 0
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_SW_SPEED_CHANGE 64
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_RELEASE_SW 32
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_RELEASE_DISABLE 16
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_PD_WAIT_LINK 8
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_PD_START_CL37_AN 4
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_PD_WAIT_CL37_AN_DONE 2
#define AN_X4_SW_MANAGEMENT_SW_CONTROL_STATUS_TLA_LN_SEQUENCER_FSM_STATUS1_PD_DONE_CL37 1


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: ld_control
 */
/* AN_X4_SW_MANAGEMENT :: ld_control :: reserved0 [15:02] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_MASK              0xfffc
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_ALIGN             0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_BITS              14
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_RESERVED0_SHIFT             2

/* AN_X4_SW_MANAGEMENT :: ld_control :: SW_AN [01:01] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_MASK                  0x0002
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_ALIGN                 0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_BITS                  1
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_AN_SHIFT                 1

/* AN_X4_SW_MANAGEMENT :: ld_control :: SW_HCD [00:00] */
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_MASK                 0x0001
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_ALIGN                0
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_BITS                 1
#define AN_X4_SW_MANAGEMENT_LD_CONTROL_SW_HCD_SHIFT                0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_sequencer_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_sgmii_mode [15:15] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_MASK 0x8000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_SGMII_MODE_SHIFT 15

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_hp_mode [14:14] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_MASK 0x4000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_HP_MODE_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_sgmii_mismatch [13:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_SGMII_MISMATCH_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_bp [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_BP_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_np [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_null [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_NULL_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_oui [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OUI_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_over1g [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_OVER1G_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_mp_mismatch [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_MP_MISMATCH_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_3 [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_3_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_oui_mismatch [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MISMATCH_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_up_oui_match [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_UP_OUI_MATCH_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_invalid_seq [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_INVALID_SEQ_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_rx_np_toggle_err [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_RX_NP_TOGGLE_ERR_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_cl37_complete [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL37_COMPLETE_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_page_sequencer_status :: an_st_cl73_complete [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_SEQUENCER_STATUS_AN_ST_CL73_COMPLETE_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: reserved0 [15:14] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_MASK 0xc000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_RESERVED0_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_next_page_wait [13:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_MASK 0x2000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_NEXT_PAGE_WAIT_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_link_ok [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_LINK_OK_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_an_good_check [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_GOOD_CHECK_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_restart [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_RESTART_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_config_nonzero [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_NONZERO_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_consistency_mismatch [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONSISTENCY_MISMATCH_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_complete_ack [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_COMPLETE_ACK_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_ack_detect [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ACK_DETECT_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_ability_detect [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ABILITY_DETECT_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_an_enable [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_AN_ENABLE_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_error_state [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_ERROR_STATE_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_disable_link [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_DISABLE_LINK_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_idle_detect [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_IDLE_DETECT_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_page_exchangeer_status :: an_st_config_restart [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_EXCHANGEER_STATUS_AN_ST_CONFIG_RESTART_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_page_decoder_status
 */
/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: reserved0 [15:13] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_MASK  0xe000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_BITS  3
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_RESERVED0_SHIFT 13

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_moderate [12:12] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_MASK 0x1000
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_MODERATE_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_short [11:11] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_MASK 0x0800
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_SHORT_SHIFT 11

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_pulse_too_long [10:10] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_MASK 0x0400
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PULSE_TOO_LONG_SHIFT 10

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page_too_short [09:09] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_MASK 0x0200
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_SHORT_SHIFT 9

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page_too_long [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_TOO_LONG_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_clk_trans_miss [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_MASK 0x0080
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_CLK_TRANS_MISS_SHIFT 7

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_mv_pair [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_MASK 0x0040
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_MV_PAIR_SHIFT 6

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_page [05:05] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_MASK 0x0020
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_PAGE_SHIFT 5

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_idle [04:04] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_MASK 0x0010
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_IDLE_SHIFT 4

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_config [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_CONFIG_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_rudi_invalid [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_RUDI_INVALID_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_page_decoder_status :: an_rx_st_state [01:00] */
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_MASK 0x0003
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_PAGE_DECODER_STATUS_AN_RX_ST_STATE_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_ability_resolution_status
 */
/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_st_resolution_err [15:15] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_MASK 0x8000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_ST_RESOLUTION_ERR_SHIFT 15

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_duplex [14:14] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_MASK 0x4000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_DUPLEX_SHIFT 14

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_pause [13:12] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_MASK 0x3000
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_BITS 2
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_PAUSE_SHIFT 12

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_speed [11:04] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_MASK 0x0ff0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_BITS 8
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SHIFT 4
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_2p5G_X1_10p3125 56
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_1000M_10p3125 55
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_100M_10p3125 54
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10M_10p3125 53
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10p5G_X4 50
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_5G_KR1 49
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_127G_X12 39
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_120G_X12 38
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_107G_X10 37
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_100G_CR10 36
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_42G_X4 35
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_40G_CR4 34
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_40G_KR4 33
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_21G_X2 32
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_CR2 31
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_KR2 30
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10p6_X1 29
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_KR1 28
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_40G_X4 27
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_X2 26
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_CX2 25
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_31p5G_KR4 24
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_31p5G_X4 23
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_15p75G_X2 22
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_25p45G_X4 21
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_12p7G_X2 20
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_21G_X4 19
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10p5G_X2 18
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_X4 17
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_X2 16
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_CX2 15
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_20G_CX4 14
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_16G_X4 13
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_15G_X4 12
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_13G_X4 11
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_X4 10
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_KX4 9
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10G_CX4 8
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_5G_X1 7
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_2p5G_X1 6
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_1G_KX1 5
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_1G_CX1 4
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_1000M 3
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_100M 2
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SPEED_SPEED_10M 1

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_fec [03:03] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_MASK 0x0008
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_FEC_SHIFT 3

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_cl72 [02:02] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_MASK 0x0004
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_CL72_SHIFT 2

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_higig2 [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_MASK 0x0002
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_HIGIG2_SHIFT 1

/* AN_X4_SW_MANAGEMENT :: an_ability_resolution_status :: an_hcd_switch_to_cl37 [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_MASK 0x0001
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_ABILITY_RESOLUTION_STATUS_AN_HCD_SWITCH_TO_CL37_SHIFT 0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_misc_status
 */
/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_complete [15:15] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_MASK        0x8000
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_ALIGN       0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_BITS        1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_COMPLETE_SHIFT       15

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_retry_count [14:09] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_MASK     0x7e00
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_ALIGN    0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_BITS     6
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_RETRY_COUNT_SHIFT    9

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: remote_fault_in_base_page [08:08] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_MASK 0x0100
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_BITS 1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_REMOTE_FAULT_IN_BASE_PAGE_SHIFT 8

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_completed [07:07] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_MASK       0x0080
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_ALIGN      0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_BITS       1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_COMPLETED_SHIFT      7

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_active [06:06] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_MASK          0x0040
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_ALIGN         0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_BITS          1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_ACTIVE_SHIFT         6

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: an_fail_count [05:02] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_MASK      0x003c
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_ALIGN     0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_BITS      4
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_AN_FAIL_COUNT_SHIFT     2

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_in_progress [01:01] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_MASK     0x0002
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_ALIGN    0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_BITS     1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_IN_PROGRESS_SHIFT    1

/* AN_X4_SW_MANAGEMENT :: an_misc_status :: pd_hcd_kx4_or_kx [00:00] */
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_MASK   0x0001
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_ALIGN  0
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_BITS   1
#define AN_X4_SW_MANAGEMENT_AN_MISC_STATUS_PD_HCD_KX4_OR_KX_SHIFT  0


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: tla_sequencer_status
 */
/* AN_X4_SW_MANAGEMENT :: tla_sequencer_status :: tla_ln_sequencer_fsm_status [15:00] */
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_MASK 0xffff
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_ALIGN 0
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_BITS 16
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SHIFT 0
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_INIT 1
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SET_AN_SPEED 2
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT_AN_SPEED 4
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT_AN_DONE 8
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SET_RS_SPEED 16
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT_RS_CL72EN 32
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT_RS_SPEED 64
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_IGNORE_LINK 128
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_GOOD_CHECK 256
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_GOOD 512
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_FAIL 1024
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_AN_DEAD 2048
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_SET_PD_SPEED 4096
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_WAIT_PD_SPEED 8192
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_PD_IGNORE_LINK 16384
#define AN_X4_SW_MANAGEMENT_TLA_SEQUENCER_STATUS_TLA_LN_SEQUENCER_FSM_STATUS_PD_GOOD_CHECK 32768


/****************************************************************************
 * AN_X4_SW_MANAGEMENT :: an_seq_unexpected_page
 */
/* AN_X4_SW_MANAGEMENT :: an_seq_unexpected_page :: seq_unexpected_page [15:00] */
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_MASK 0xffff
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_ALIGN 0
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_BITS 16
#define AN_X4_SW_MANAGEMENT_AN_SEQ_UNEXPECTED_PAGE_SEQ_UNEXPECTED_PAGE_SHIFT 0


/****************************************************************************
 * TSCE_TSCE_USER4_CL72
 */
/****************************************************************************
 * CL72 :: link_control
 */
/* CL72 :: link_control :: reserved0 [15:15] */
#define CL72_LINK_CONTROL_RESERVED0_MASK                           0x8000
#define CL72_LINK_CONTROL_RESERVED0_ALIGN                          0
#define CL72_LINK_CONTROL_RESERVED0_BITS                           1
#define CL72_LINK_CONTROL_RESERVED0_SHIFT                          15

/* CL72 :: link_control :: link_control_forceval [14:14] */
#define CL72_LINK_CONTROL_LINK_CONTROL_FORCEVAL_MASK               0x4000
#define CL72_LINK_CONTROL_LINK_CONTROL_FORCEVAL_ALIGN              0
#define CL72_LINK_CONTROL_LINK_CONTROL_FORCEVAL_BITS               1
#define CL72_LINK_CONTROL_LINK_CONTROL_FORCEVAL_SHIFT              14

/* CL72 :: link_control :: reserved1 [13:00] */
#define CL72_LINK_CONTROL_RESERVED1_MASK                           0x3fff
#define CL72_LINK_CONTROL_RESERVED1_ALIGN                          0
#define CL72_LINK_CONTROL_RESERVED1_BITS                           14
#define CL72_LINK_CONTROL_RESERVED1_SHIFT                          0


/****************************************************************************
 * TSCE_TSCE_USER4_Digital
 */
/****************************************************************************
 * Digital :: Control1000X2
 */
/* Digital :: Control1000X2 :: reserved0 [15:05] */
#define DIGITAL_CONTROL1000X2_RESERVED0_MASK                       0xffe0
#define DIGITAL_CONTROL1000X2_RESERVED0_ALIGN                      0
#define DIGITAL_CONTROL1000X2_RESERVED0_BITS                       11
#define DIGITAL_CONTROL1000X2_RESERVED0_SHIFT                      5

/* Digital :: Control1000X2 :: disable_remote_fault_reporting [04:04] */
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_MASK  0x0010
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_ALIGN 0
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_BITS  1
#define DIGITAL_CONTROL1000X2_DISABLE_REMOTE_FAULT_REPORTING_SHIFT 4

/* Digital :: Control1000X2 :: reserved1 [03:00] */
#define DIGITAL_CONTROL1000X2_RESERVED1_MASK                       0x000f
#define DIGITAL_CONTROL1000X2_RESERVED1_ALIGN                      0
#define DIGITAL_CONTROL1000X2_RESERVED1_BITS                       4
#define DIGITAL_CONTROL1000X2_RESERVED1_SHIFT                      0


/****************************************************************************
 * Digital :: spare0
 */
/* Digital :: spare0 :: reserved0 [15:08] */
#define DIGITAL_SPARE0_RESERVED0_MASK                              0xff00
#define DIGITAL_SPARE0_RESERVED0_ALIGN                             0
#define DIGITAL_SPARE0_RESERVED0_BITS                              8
#define DIGITAL_SPARE0_RESERVED0_SHIFT                             8

/* Digital :: spare0 :: spare0 [07:00] */
#define DIGITAL_SPARE0_SPARE0_MASK                                 0x00ff
#define DIGITAL_SPARE0_SPARE0_ALIGN                                0
#define DIGITAL_SPARE0_SPARE0_BITS                                 8
#define DIGITAL_SPARE0_SPARE0_SHIFT                                0


/****************************************************************************
 * Digital :: spare1
 */
/* Digital :: spare1 :: reserved0 [15:08] */
#define DIGITAL_SPARE1_RESERVED0_MASK                              0xff00
#define DIGITAL_SPARE1_RESERVED0_ALIGN                             0
#define DIGITAL_SPARE1_RESERVED0_BITS                              8
#define DIGITAL_SPARE1_RESERVED0_SHIFT                             8

/* Digital :: spare1 :: spare1 [07:00] */
#define DIGITAL_SPARE1_SPARE1_MASK                                 0x00ff
#define DIGITAL_SPARE1_SPARE1_ALIGN                                0
#define DIGITAL_SPARE1_SPARE1_BITS                                 8
#define DIGITAL_SPARE1_SPARE1_SHIFT                                0


/****************************************************************************
 * TSCE_TSCE_USER4_ilkn_control0
 */
/****************************************************************************
 * ilkn_control0 :: ilkn_control0
 */
/* ilkn_control0 :: ilkn_control0 :: credit_en [15:15] */
#define ILKN_CONTROL0_ILKN_CONTROL0_CREDIT_EN_MASK                 0x8000
#define ILKN_CONTROL0_ILKN_CONTROL0_CREDIT_EN_ALIGN                0
#define ILKN_CONTROL0_ILKN_CONTROL0_CREDIT_EN_BITS                 1
#define ILKN_CONTROL0_ILKN_CONTROL0_CREDIT_EN_SHIFT                15

/* ilkn_control0 :: ilkn_control0 :: reserved0 [14:10] */
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED0_MASK                 0x7c00
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED0_ALIGN                0
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED0_BITS                 5
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED0_SHIFT                10

/* ilkn_control0 :: ilkn_control0 :: soft_rst_rx [09:09] */
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_MASK               0x0200
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_ALIGN              0
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_BITS               1
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_RX_SHIFT              9

/* ilkn_control0 :: ilkn_control0 :: soft_rst_tx [08:08] */
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_MASK               0x0100
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_ALIGN              0
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_BITS               1
#define ILKN_CONTROL0_ILKN_CONTROL0_SOFT_RST_TX_SHIFT              8

/* ilkn_control0 :: ilkn_control0 :: inv_rx_order [07:07] */
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_MASK              0x0080
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_ALIGN             0
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_BITS              1
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_RX_ORDER_SHIFT             7

/* ilkn_control0 :: ilkn_control0 :: inv_tx_order [06:06] */
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_MASK              0x0040
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_ALIGN             0
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_BITS              1
#define ILKN_CONTROL0_ILKN_CONTROL0_INV_TX_ORDER_SHIFT             6

/* ilkn_control0 :: ilkn_control0 :: reserved1 [05:04] */
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED1_MASK                 0x0030
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED1_ALIGN                0
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED1_BITS                 2
#define ILKN_CONTROL0_ILKN_CONTROL0_RESERVED1_SHIFT                4

/* ilkn_control0 :: ilkn_control0 :: ilkn_sel [03:03] */
#define ILKN_CONTROL0_ILKN_CONTROL0_ILKN_SEL_MASK                  0x0008
#define ILKN_CONTROL0_ILKN_CONTROL0_ILKN_SEL_ALIGN                 0
#define ILKN_CONTROL0_ILKN_CONTROL0_ILKN_SEL_BITS                  1
#define ILKN_CONTROL0_ILKN_CONTROL0_ILKN_SEL_SHIFT                 3

/* ilkn_control0 :: ilkn_control0 :: wm [02:00] */
#define ILKN_CONTROL0_ILKN_CONTROL0_WM_MASK                        0x0007
#define ILKN_CONTROL0_ILKN_CONTROL0_WM_ALIGN                       0
#define ILKN_CONTROL0_ILKN_CONTROL0_WM_BITS                        3
#define ILKN_CONTROL0_ILKN_CONTROL0_WM_SHIFT                       0


/****************************************************************************
 * TSCE_TSCE_USER4_ilkn_status0
 */
/****************************************************************************
 * ilkn_status0 :: ilkn_status0
 */
/* ilkn_status0 :: ilkn_status0 :: reserved0 [15:08] */
#define ILKN_STATUS0_ILKN_STATUS0_RESERVED0_MASK                   0xff00
#define ILKN_STATUS0_ILKN_STATUS0_RESERVED0_ALIGN                  0
#define ILKN_STATUS0_ILKN_STATUS0_RESERVED0_BITS                   8
#define ILKN_STATUS0_ILKN_STATUS0_RESERVED0_SHIFT                  8

/* ilkn_status0 :: ilkn_status0 :: txfifo_underrun [07:07] */
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_MASK             0x0080
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_ALIGN            0
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_BITS             1
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_UNDERRUN_SHIFT            7

/* ilkn_status0 :: ilkn_status0 :: txfifo_overrun [06:06] */
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_MASK              0x0040
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_ALIGN             0
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_BITS              1
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_OVERRUN_SHIFT             6

/* ilkn_status0 :: ilkn_status0 :: txfifo_full [05:05] */
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_FULL_MASK                 0x0020
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_FULL_ALIGN                0
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_FULL_BITS                 1
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_FULL_SHIFT                5

/* ilkn_status0 :: ilkn_status0 :: txfifo_empty [04:04] */
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_MASK                0x0010
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_ALIGN               0
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_BITS                1
#define ILKN_STATUS0_ILKN_STATUS0_TXFIFO_EMPTY_SHIFT               4

/* ilkn_status0 :: ilkn_status0 :: rxfifo_underrun [03:03] */
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_MASK             0x0008
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_ALIGN            0
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_BITS             1
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_UNDERRUN_SHIFT            3

/* ilkn_status0 :: ilkn_status0 :: rxfifo_overrun [02:02] */
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_MASK              0x0004
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_ALIGN             0
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_BITS              1
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_OVERRUN_SHIFT             2

/* ilkn_status0 :: ilkn_status0 :: rxfifo_full [01:01] */
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_FULL_MASK                 0x0002
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_FULL_ALIGN                0
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_FULL_BITS                 1
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_FULL_SHIFT                1

/* ilkn_status0 :: ilkn_status0 :: rxfifo_empty [00:00] */
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_MASK                0x0001
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_ALIGN               0
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_BITS                1
#define ILKN_STATUS0_ILKN_STATUS0_RXFIFO_EMPTY_SHIFT               0


/****************************************************************************
 * Datatype Definitions.
 */
#endif /* #ifndef TEPCSREGENUMS_TMP__ */

/* End of File */

