Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: Top_PC2118.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_PC2118.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_PC2118"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : Top_PC2118
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Memory16bit.v" in library work
Module <memory16bit_CPUwrite> compiled
Compiling verilog file "deb.v" in library work
Module <memory16bit_FPGAwrite> compiled
Compiling verilog file "clkenable.v" in library work
Module <deb> compiled
Compiling verilog file "phaseman.v" in library work
Module <clockgen> compiled
Compiling verilog file "period.v" in library work
Module <phaseman> compiled
Compiling verilog file "ipcore_dir/DCM.v" in library work
Module <periodcnt> compiled
Compiling verilog file "fsm.v" in library work
Module <DCM> compiled
Compiling verilog file "demand.v" in library work
Module <statem> compiled
Compiling verilog file "clkmod.v" in library work
Module <demand> compiled
Compiling verilog file "Top_PC2118.vf" in library work
Module <clkmod> compiled
Module <Top_PC2118> compiled
No errors in compilation
Analysis of file <"Top_PC2118.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Top_PC2118> in library <work>.

Analyzing hierarchy for module <DCM> in library <work>.

Analyzing hierarchy for module <clkmod> in library <work>.

Analyzing hierarchy for module <phaseman> in library <work>.

Analyzing hierarchy for module <periodcnt> in library <work>.

Analyzing hierarchy for module <demand> in library <work>.

Analyzing hierarchy for module <statem> in library <work> with parameters.
	idle = "000000"
	inhibit = "0000"
	s1 = "0001"
	s10 = "1111"
	s11 = "1110"
	s12 = "1010"
	s2 = "0011"
	s3 = "0010"
	s4 = "0110"
	s5 = "0111"
	s6 = "0101"
	s7 = "0100"
	s8 = "1100"
	s9 = "1101"
	scr1 = "100100"
	scr11 = "000110"
	scr3 = "100001"
	scr5 = "001001"
	scr7 = "011000"
	scr9 = "010010"

Analyzing hierarchy for module <clockgen> in library <work> with parameters.
	COUNT = "00000000000000000000000000000100"
	WIDTH = "00000000000000000000000000000011"

Analyzing hierarchy for module <clockgen> in library <work> with parameters.
	COUNT = "00000000000000000000000000001100"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <clockgen> in library <work> with parameters.
	COUNT = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <deb> in library <work> with parameters.
	COUNT = "00000000000000000000000000001100"
	LOCKOUT = "11110000"
	WDCOUNT = "100111000100"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <memory16bit_FPGAwrite> in library <work> with parameters.
	ADDRESS = "0000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Top_PC2118>.
Module <Top_PC2118> is correct for synthesis.
 
Analyzing module <DCM> in library <work>.
Module <DCM> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM>.
Analyzing module <clkmod> in library <work>.
Module <clkmod> is correct for synthesis.
 
Analyzing module <clockgen.1> in library <work>.
	COUNT = 32'sb00000000000000000000000000000100
	WIDTH = 32'sb00000000000000000000000000000011
Module <clockgen.1> is correct for synthesis.
 
Analyzing module <clockgen.2> in library <work>.
	COUNT = 32'sb00000000000000000000000000001100
	WIDTH = 32'sb00000000000000000000000000000100
Module <clockgen.2> is correct for synthesis.
 
Analyzing module <clockgen.3> in library <work>.
	COUNT = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000000100
Module <clockgen.3> is correct for synthesis.
 
Analyzing module <phaseman> in library <work>.
Module <phaseman> is correct for synthesis.
 
Analyzing module <deb> in library <work>.
	COUNT = 32'sb00000000000000000000000000001100
	LOCKOUT = 8'b11110000
	WDCOUNT = 12'b100111000100
	WIDTH = 32'sb00000000000000000000000000000100
Module <deb> is correct for synthesis.
 
Analyzing module <periodcnt> in library <work>.
Module <periodcnt> is correct for synthesis.
 
Analyzing module <memory16bit_FPGAwrite> in library <work>.
	ADDRESS = 7'b0000000
Module <memory16bit_FPGAwrite> is correct for synthesis.
 
Analyzing module <demand> in library <work>.
Module <demand> is correct for synthesis.
 
Analyzing module <statem> in library <work>.
	idle = 6'b000000
	inhibit = 4'b0000
	s1 = 4'b0001
	s10 = 4'b1111
	s11 = 4'b1110
	s12 = 4'b1010
	s2 = 4'b0011
	s3 = 4'b0010
	s4 = 4'b0110
	s5 = 4'b0111
	s6 = 4'b0101
	s7 = 4'b0100
	s8 = 4'b1100
	s9 = 4'b1101
	scr1 = 6'b100100
	scr11 = 6'b000110
	scr3 = 6'b100001
	scr5 = 6'b001001
	scr7 = 6'b011000
	scr9 = 6'b010010
Module <statem> is correct for synthesis.
 
    Set property "signal_encoding = user" for signal <gates>.
    Set property "signal_encoding = user" for signal <state>.
    Set property "signal_encoding = user" for signal <nextstate>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <demand>.
    Related source file is "demand.v".
    Found 16-bit down counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <demand> synthesized.


Synthesizing Unit <statem>.
    Related source file is "fsm.v".
WARNING:Xst:646 - Signal <gates> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 0000 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 12                                             |
    | Inputs             | 0                                              |
    | Outputs            | 12                                             |
    | Clock              | clk                       (falling_edge)       |
    | Clock enable       | sclk                      (positive)           |
    | Reset              | sync                      (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <statem> synthesized.


Synthesizing Unit <clockgen_1>.
    Related source file is "clkenable.v".
    Found 1-bit register for signal <enableOut>.
    Found 3-bit down counter for signal <counter1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockgen_1> synthesized.


Synthesizing Unit <clockgen_2>.
    Related source file is "clkenable.v".
    Found 1-bit register for signal <enableOut>.
    Found 4-bit down counter for signal <counter1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockgen_2> synthesized.


Synthesizing Unit <clockgen_3>.
    Related source file is "clkenable.v".
    Found 1-bit register for signal <enableOut>.
    Found 4-bit down counter for signal <counter1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clockgen_3> synthesized.


Synthesizing Unit <deb>.
    Related source file is "deb.v".
    Found 1-bit register for signal <missing>.
    Found 1-bit register for signal <dbphase>.
    Found 4-bit down counter for signal <count>.
    Found 8-bit down counter for signal <lockout>.
    Found 12-bit down counter for signal <wdcnt>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <deb> synthesized.


Synthesizing Unit <memory16bit_FPGAwrite>.
    Related source file is "Memory16bit.v".
    Found 16-bit tristate buffer for signal <cpu_data>.
    Summary:
	inferred  16 Tristate(s).
Unit <memory16bit_FPGAwrite> synthesized.


Synthesizing Unit <DCM>.
    Related source file is "ipcore_dir/DCM.v".
Unit <DCM> synthesized.


Synthesizing Unit <clkmod>.
    Related source file is "clkmod.v".
Unit <clkmod> synthesized.


Synthesizing Unit <phaseman>.
    Related source file is "phaseman.v".
WARNING:Xst:646 - Signal <ydbp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bdbp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <rotcount>.
    Found 4-bit comparator greatequal for signal <rotcount$cmp_ge0000> created at line 37.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <phaseman> synthesized.


Synthesizing Unit <periodcnt>.
    Related source file is "period.v".
    Found 1-bit register for signal <fsmclk>.
    Found 1-bit register for signal <gate>.
    Found 16-bit register for signal <fsmcnt>.
    Found 16-bit subtractor for signal <fsmcnt$mux0000>.
    Found 16-bit register for signal <period>.
    Found 16-bit up counter for signal <periodcnt>.
    Found 16-bit register for signal <tempperiod>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <periodcnt> synthesized.


Synthesizing Unit <Top_PC2118>.
    Related source file is "Top_PC2118.vf".
Unit <Top_PC2118> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <XLXI_19> of the block <statem> are unconnected in block <Top_PC2118>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 15
 12-bit down counter                                   : 3
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 1
 4-bit down counter                                    : 5
 4-bit up counter                                      : 1
 8-bit down counter                                    : 3
# Registers                                            : 14
 1-bit register                                        : 11
 16-bit register                                       : 3
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1
# Tristates                                            : 1
 16-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0001  | 000000000001
 0000  | unreached
 0011  | 000000000010
 0010  | 000000000100
 0110  | 000000001000
 0111  | 000000010000
 0101  | 000000100000
 0100  | 000001000000
 1100  | 000010000000
 1101  | 000100000000
 1111  | 001000000000
 1110  | 010000000000
 1010  | 100000000000
-----------------------
WARNING:Xst:79 - Model 'DCM' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'DCM1'
WARNING:Xst:1290 - Hierarchical block <XLXI_16> is unconnected in block <Top_PC2118>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 16-bit subtractor                                     : 1
# Counters                                             : 15
 12-bit down counter                                   : 3
 16-bit down counter                                   : 1
 16-bit up counter                                     : 1
 3-bit down counter                                    : 1
 4-bit down counter                                    : 5
 4-bit up counter                                      : 1
 8-bit down counter                                    : 3
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 1
 4-bit comparator greatequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_16/counter_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_3> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_1> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_4> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_5> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_8> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_6> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_7> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_9> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_10> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_13> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_11> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_12> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_14> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_16/counter_15> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/gate> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_15> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_14> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_13> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_12> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_11> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_10> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_9> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_8> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_7> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_6> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_5> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_4> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_3> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_1> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/tempperiod_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_15> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_14> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_13> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_12> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_11> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_10> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_9> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_8> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_7> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_6> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_5> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_4> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_3> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_1> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmcnt_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_13/fsmclk> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clkenable/enableOut> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clk10usenable/counter1_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clk10usenable/counter1_1> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clk10usenable/counter1_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/subclkenable/counter1_1> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clk10usenable/counter1_3> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/subclkenable/counter1_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/subclkenable/counter1_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/subclkenable/counter1_3> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clkenable/counter1_2> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clkenable/counter1_0> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_9/clkenable/counter1_1> of sequential type is unconnected in block <Top_PC2118>.
INFO:Xst:2261 - The FF/Latch <XLXI_9/clk10usenable/enableOut> in Unit <Top_PC2118> is equivalent to the following FF/Latch, which will be removed : <XLXI_9/subclkenable/enableOut> 

Optimizing unit <Top_PC2118> ...

Optimizing unit <statem> ...

Optimizing unit <deb> ...

Optimizing unit <phaseman> ...
WARNING:Xst:2677 - Node <XLXI_11/ydb/dbphase> of sequential type is unconnected in block <Top_PC2118>.
WARNING:Xst:2677 - Node <XLXI_11/bdb/dbphase> of sequential type is unconnected in block <Top_PC2118>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_PC2118, actual ratio is 1.
FlipFlop XLXI_9/clk10usenable/enableOut has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top_PC2118.ngr
Top Level Output File Name         : Top_PC2118
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 300
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 15
#      LUT3                        : 50
#      LUT4                        : 61
#      LUT4_D                      : 1
#      LUT4_L                      : 8
#      MUXCY                       : 69
#      VCC                         : 1
#      XORCY                       : 76
# FlipFlops/Latches                : 117
#      FDE                         : 91
#      FDR                         : 1
#      FDR_1                       : 5
#      FDRE                        : 20
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 34
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 4
#      OBUFT                       : 16
# DCMs                             : 1
#      DCM_SP                      : 1
# Logical                          : 3
#      NOR2                        : 3
# Others                           : 1
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-4 

 Number of Slices:                       79  out of   4656     1%  
 Number of Slice Flip Flops:            117  out of   9312     1%  
 Number of 4 input LUTs:                153  out of   9312     1%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    190    17%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
CLK                                | XLXI_1/DCM_SP_INST:CLKDV| 117   |
-----------------------------------+-------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.930ns (Maximum Frequency: 254.453MHz)
   Minimum input arrival time before clock: 7.176ns
   Maximum output required time after clock: 7.030ns
   Maximum combinational path delay: 9.037ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.930ns (frequency: 254.453MHz)
  Total number of paths / destination ports: 3338 / 243
-------------------------------------------------------------------------
Delay:               3.930ns (Levels of Logic = 1)
  Source:            XLXI_11/rdb/dbphase (FF)
  Destination:       XLXI_11/rotcount_3 (FF)
  Source Clock:      CLK rising 0.5X
  Destination Clock: CLK falling 0.5X

  Data Path: XLXI_11/rdb/dbphase to XLXI_11/rotcount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.622  XLXI_11/rdb/dbphase (XLXI_11/rdb/dbphase)
     LUT3:I2->O           20   0.704   1.102  XLXI_11/rdbphase1_1 (XLXI_11/rdbphase1)
     FDRE:R                    0.911          XLXI_11/rotcount_0
    ----------------------------------------
    Total                      3.930ns (2.206ns logic, 1.724ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 559 / 181
-------------------------------------------------------------------------
Offset:              7.176ns (Levels of Logic = 4)
  Source:            YEL_REF (PAD)
  Destination:       XLXI_11/ydb/wdcnt_0 (FF)
  Destination Clock: CLK rising 0.5X

  Data Path: YEL_REF to XLXI_11/ydb/wdcnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.218   1.158  YEL_REF_IBUF (YEL_REF_IBUF)
     LUT2:I0->O            1   0.704   0.424  XLXI_11/ydb/wdcnt_and0000_SW0 (N12)
     LUT4:I3->O            6   0.704   0.748  XLXI_11/ydb/wdcnt_and0000 (XLXI_11/ydb/wdcnt_and0000)
     LUT3:I1->O           12   0.704   0.961  XLXI_11/ydb/wdcnt_not00011 (XLXI_11/ydb/wdcnt_not0001)
     FDE:CE                    0.555          XLXI_11/ydb/wdcnt_0
    ----------------------------------------
    Total                      7.176ns (3.885ns logic, 3.291ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 31 / 20
-------------------------------------------------------------------------
Offset:              7.030ns (Levels of Logic = 3)
  Source:            XLXI_11/rotcount_0 (FF)
  Destination:       EN_FIB_OP (PAD)
  Source Clock:      CLK falling 0.5X

  Data Path: XLXI_11/rotcount_0 to EN_FIB_OP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.591   0.808  XLXI_11/rotcount_0 (XLXI_11/rotcount_0)
     LUT4:I0->O            3   0.704   0.531  XLXI_11/rotation1 (LED2_OBUF)
     NOR2:I1->O            1   0.704   0.420  XLXI_12 (EN_FIB_OP_OBUF)
     OBUF:I->O                 3.272          EN_FIB_OP_OBUF (EN_FIB_OP)
    ----------------------------------------
    Total                      7.030ns (5.271ns logic, 1.759ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 146 / 17
-------------------------------------------------------------------------
Delay:               9.037ns (Levels of Logic = 5)
  Source:            n_CS (PAD)
  Destination:       D<15> (PAD)

  Data Path: n_CS to D<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  n_CS_IBUF (n_CS_IBUF)
     NOR2:I0->O            1   0.704   0.455  XLXI_14 (XLXN_56)
     LUT4:I2->O            1   0.704   0.499  XLXI_13/mem0/cpu_data_and0000_inv12 (XLXI_13/mem0/cpu_data_and0000_inv12)
     LUT2:I1->O           16   0.704   1.034  XLXI_13/mem0/cpu_data_and0000_inv13 (XLXI_13/mem0/cpu_data_and0000_inv)
     OBUFT:T->O                3.272          D_15_OBUFT (D<15>)
    ----------------------------------------
    Total                      9.037ns (6.602ns logic, 2.435ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.51 secs
 
--> 

Total memory usage is 4550156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   71 (   0 filtered)
Number of infos    :    3 (   0 filtered)

