Warning (10268): Verilog HDL information at register.sv(12): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/ALU/register.sv Line: 12
