var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[42.8076, 22.1861, 21.9336, 21.784, 8.10277], "total":[187778, 374801, 591, 123, 89], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[179950, 358572, 492, 123, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[2295, 2568, 61, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 2 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"KernelArgsRestrict", "compute_units":1, "type":"function", "total_percent":[0.695585, 0.405548, 0.321922, 0.479174, 0], "total_kernel_resources":[2505, 5501, 13, 0, 48], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (kernel_args_restrict.cpp:70)", "type":"resource", "data":[7, 69, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1523}], [{"filename":"accessor.hpp", "line":1537}], [{"filename":"kernel_args_restrict.cpp", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 65 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 65 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'i\' (kernel_args_restrict.cpp:70)", "type":"resource", "data":[7, 68, 0, 0, 0], "debug":[[{"filename":"kernel_args_restrict.cpp", "line":70}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 1 depth"}]}, {"name":"KernelArgsRestrict.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"kernel_args_restrict.cpp:70", "type":"resource", "data":[2, 66, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"kernel_args_restrict.cpp:70", "type":"resource", "data":[152, 65, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":2, "data":[88, 1, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 64, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelArgsRestrict.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[104, 203, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[104, 203, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[41, 35, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"kernel_args_restrict.cpp:70", "type":"resource", "data":[41, 35, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"kernel_args_restrict.cpp:70", "type":"resource", "data":[82, 0, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[3, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"65-bit Integer Compare", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}, {"name":"65-bit Select", "type":"resource", "count":1, "data":[52, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"kernel_args_restrict.cpp:71", "type":"resource", "data":[751, 2568, 13, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":71}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[360, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"KernelArgsRestrict.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}, {"name":"KernelArgsNoRestrict", "compute_units":1, "type":"function", "total_percent":[0.900183, 0.450375, 0.473607, 0.84777, 0], "total_kernel_resources":[3028, 8093, 23, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (kernel_args_restrict.cpp:58)", "type":"resource", "data":[59, 403, 0, 0, 0], "debug":[[{"filename":"accessor.hpp", "line":1523}], [{"filename":"accessor.hpp", "line":1537}], [{"filename":"kernel_args_restrict.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 65 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 250 due to a loop initiation interval of 250."}]}, {"type":"brief", "text":"Register,\\n1 reg, 65 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'i\' (kernel_args_restrict.cpp:58)", "type":"resource", "data":[58, 397, 0, 0, 0], "debug":[[{"filename":"kernel_args_restrict.cpp", "line":58}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits and depth 4", "details":[{"type":"text", "text":" Depth was increased by a factor of 250 due to a loop initiation interval of 250."}]}, {"type":"brief", "text":"Register,\\n1 reg, 64 width by 4 depth"}]}, {"name":"KernelArgsNoRestrict.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"kernel_args_restrict.cpp:58", "type":"resource", "data":[2, 66, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"kernel_args_restrict.cpp:58", "type":"resource", "data":[152, 65, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]], "children":[{"name":"64-bit Integer Compare", "type":"resource", "count":2, "data":[88, 1, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 64, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"KernelArgsNoRestrict.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[169, 181, 7, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[169, 181, 7, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[229, 274, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"kernel_args_restrict.cpp:58", "type":"resource", "data":[208, 260, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]]}, {"name":"kernel_args_restrict.cpp:59", "type":"resource", "data":[21, 14, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":59}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"kernel_args_restrict.cpp:58", "type":"resource", "data":[102, 20, 0, 0, 0], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[3, 1, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"65-bit Integer Compare", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}, {"name":"65-bit Select", "type":"resource", "count":1, "data":[52, 0, 0, 0, 0]}, {"name":"FFwd Destination", "type":"resource", "count":3, "data":[8, 8, 0, 0, 0]}, {"name":"Iteration Initiation", "type":"resource", "count":1, "data":[12, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"kernel_args_restrict.cpp:59", "type":"resource", "data":[906, 4266, 16, 0, 31], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":59}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[402, 2216, 1, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"KernelArgsNoRestrict.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[179950,358572,492,123,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[2295,2568,61,0,0],"details":[{"text":"Global interconnect for 2 global loads and 2 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 2 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[62,51,0,0,7],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,69,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 65 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 65 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (kernel_args_restrict.cpp:70)","type":"resource"},{"data":[7,68,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits and depth 1","type":"text"},{"text":"Register,\\n1 reg, 64 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (kernel_args_restrict.cpp:70)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"70"}]],"name":"65-bit Select","type":"resource"}],"data":[236,131,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":70}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp:70","type":"resource"},{"children":[{"count":"1","data":[104,203,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[104,203,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[360,440,13,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"71"}]],"name":"Load","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"71"}]],"name":"Store","type":"resource"}],"data":[751,2568,13,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":71}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp:71","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2505,5501,13,0,48],"debug":[[{"filename":"kernel_args_restrict.cpp","line":70}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelArgsRestrict","total_kernel_resources":[2505,5501,13,0,48],"total_percent":[0.695585,0.405548,0.321922,0.479174,0],"type":"function"},{"children":[{"data":[242,284,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[59,403,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 250 due to a loop initiation interval of 250.","type":"text"}],"text":"1 register of width 65 bits and depth 4","type":"text"},{"text":"Register,\\n1 reg, 65 width by 4 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'LinearIndex\' (accessor.hpp:1523)\\n - \'LinearIndex\' (accessor.hpp:1537)\\n - \'i\' (kernel_args_restrict.cpp:58)","type":"resource"},{"data":[58,397,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 250 due to a loop initiation interval of 250.","type":"text"}],"text":"1 register of width 64 bits and depth 4","type":"text"},{"text":"Register,\\n1 reg, 64 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'i\' (kernel_args_restrict.cpp:58)","type":"resource"},{"children":[{"count":"1","data":[2,66,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[64,64,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"65-bit Integer Compare","type":"resource"},{"count":1,"data":[52,0,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"65-bit Select","type":"resource"},{"count":3,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[12,10,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"58"}]],"name":"Iteration Initiation","type":"resource"}],"data":[256,151,0,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":58}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp:58","type":"resource"},{"children":[{"count":"1","data":[169,181,7,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[169,181,7,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"59"}]],"name":"Load","type":"resource"},{"count":1,"data":[402,2216,1,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":"59"}]],"name":"Store","type":"resource"}],"data":[906,4266,16,0,31],"debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp","line":59}]],"name":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp:59","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3028,8093,23,0,41],"debug":[[{"filename":"kernel_args_restrict.cpp","line":58}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"KernelArgsNoRestrict","total_kernel_resources":[3028,8093,23,0,41],"total_percent":[0.900183,0.450375,0.473607,0.84777,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[7828,16229,99,0,89],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[187778,374801,591,123,89],"total_percent":[42.8076,22.1861,21.9336,21.784,8.10277],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"KernelArgsNoRestrict", "children":[{"type":"bb", "id":3, "name":"KernelArgsNoRestrict.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"KernelArgsNoRestrict.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":59}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"251", "Latency":"206", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":59}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"458", "Latency":"42", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":8, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"9"}]}, {"type":"inst", "id":9, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"500", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"500", "II":"250", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 250. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"KernelArgsNoRestrict.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":11, "name":"KernelArgsRestrict", "children":[{"type":"bb", "id":12, "name":"KernelArgsRestrict.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":13, "name":"KernelArgsRestrict.B1", "children":[{"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":71}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"5", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":71}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"8", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":14, "name":"KernelArgsRestrict.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":10, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}], "links":[{"from":9, "to":8}, {"from":3, "to":8}, {"from":7, "to":9}, {"from":6, "to":9}, {"from":9, "to":5}, {"from":8, "to":6}, {"from":6, "to":7}, {"from":7, "to":10}, {"from":10, "to":6}, {"from":18, "to":17}, {"from":12, "to":17}, {"from":15, "to":18}, {"from":16, "to":18}, {"from":18, "to":14}, {"from":17, "to":15}, {"from":15, "to":16}, {"from":10, "to":15}, {"from":16, "to":10}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: KernelArgsNoRestrict", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":57}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelArgsNoRestrict.B1", "data":["Yes", "~250", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]], "details":[{"type":"brief", "text":"Memory dependency"}, {"type":"text", "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}]}, {"type":"text", "text":"Most critical loop feedback path during scheduling:", "details":[{"type":"text", "text":"207.00 clock cycles Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}, {"type":"text", "text":"42.00 clock cycles Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"59"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}, {"name":"Kernel: KernelArgsRestrict", "data":["", "", ""], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":69}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"KernelArgsRestrict.B1", "data":["Yes", "~1", "3"], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"71"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":"71"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/lib/oclfpga/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"k0_ZTS20KernelArgsNoRestrict", "id":930120672, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelArgsNoRestrict.B0", "id":929456976, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelArgsNoRestrict.B1", "id":929467552, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"250", "ll":"1", "lt":"501.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":58}]], "type":"loop"}, {"name":"KernelArgsNoRestrict.B2", "id":929467632, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"k1_ZTS18KernelArgsRestrict", "id":930121744, "clk":"No", "fmax":"240.00", "type":"kernel", "children":[{"name":"KernelArgsRestrict.B0", "id":930118032, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"KernelArgsRestrict.B1", "id":930128160, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"10.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "line":70}]], "type":"loop"}, {"name":"KernelArgsRestrict.B2", "id":930132864, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"KernelArgsRestrict", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelArgsNoRestrict", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"KernelArgsRestrict", "data":[2505, 5501, 13, 0, 48], "debug":[[{"filename":"", "line":0}]]}, {"name":"KernelArgsNoRestrict", "data":[3028, 8093, 23, 0, 41], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[5533, 13594, 36, 0, 89]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[2295, 2568, 61, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[179950, 358572, 492, 123, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[187778, 374801, 591, 123, 89], "data_percent":[21.9778, 21.9336, 21.784, 8.10277]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "name":"dpc_common.hpp", "has_active_debug_locs":false, "absName":"/glob/development-tools/versions/oneapi/gold/inteloneapi/dev-utilities/2021.1.1/include/dpc_common.hpp", "content":"//==============================================================\012// Copyright Â© 2020 Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012\012#ifndef _DP_HPP\012#define _DP_HPP\012\012#pragma once\012\012#include <stdlib.h>\012#include <exception>\012\012#include <CL/sycl.hpp>\012\012namespace dpc_common {\012// this exception handler with catch async exceptions\012static auto exception_handler = [](cl::sycl::exception_list eList) {\012  for (std::exception_ptr const &e : eList) {\012    try {\012      std::rethrow_exception(e);\012    } catch (std::exception const &e) {\012#if _DEBUG\012      std::cout << \"Failure\" << std::endl;\012#endif\012      std::terminate();\012    }\012  }\012};\012\012// The TimeInterval is a simple RAII class.\012// Construct the timer at the point you want to start timing.\012// Use the Elapsed() method to return time since construction.\012\012class TimeInterval {\012 public:\012  TimeInterval() : start_(std::chrono::steady_clock::now()) {}\012\012  double Elapsed() {\012    auto now = std::chrono::steady_clock::now();\012    return std::chrono::duration_cast<Duration>(now - start_).count();\012  }\012\012 private:\012  using Duration = std::chrono::duration<double>;\012  std::chrono::steady_clock::time_point start_;\012};\012\012};  // namespace dpc_common\012\012#endif\012"}, {"path":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "name":"kernel_args_restrict.cpp", "has_active_debug_locs":false, "absName":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/kernel_args_restrict/build/src/kernel_args_restrict.cpp", "content":"//==============================================================\012// Copyright Intel Corporation\012//\012// SPDX-License-Identifier: MIT\012// =============================================================\012#include <CL/sycl.hpp>\012#include <CL/sycl/INTEL/fpga_extensions.hpp>\012#include <vector>\012\012// dpc_common.hpp can be found in the dev-utilities include folder.\012// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\012#include \"dpc_common.hpp\"\012\012using namespace sycl;\012\012// problem input size\012constexpr size_t kInSize = 1000000;\012constexpr double kInputMB = (kInSize * sizeof(int)) / (1024 * 1024);\012constexpr int kRandMax = 7777;\012\012// Forward declare the kernel names\012// (This prevents unwanted name mangling in the optimization report.)\012class KernelArgsRestrict;\012class KernelArgsNoRestrict;\012\012// Return the execution time of the event, in seconds\012double GetExecutionTime(const event &e) {\012  double start_k = e.get_profiling_info<info::event_profiling::command_start>();\012  double end_k = e.get_profiling_info<info::event_profiling::command_end>();\012  double kernel_time = (end_k - start_k) * 1e-9; // ns to s\012  return kernel_time;\012}\012\012void RunKernels(size_t size, std::vector<int> &in, std::vector<int> &nr_out,\012                std::vector<int> &r_out) {\012\012#if defined(FPGA_EMULATOR)\012  INTEL::fpga_emulator_selector device_selector;\012#else\012  INTEL::fpga_selector device_selector;\012#endif\012\012  try {\012    // create the SYCL device queue\012    queue q(device_selector, dpc_common::exception_handler,\012            property::queue::enable_profiling{});\012\012    buffer in_buf(in);\012    buffer nr_out_buf(nr_out);\012    buffer r_out_buf(r_out);\012\012    // submit the task that DOES NOT apply the kernel_args_restrict attribute\012    auto e_nr = q.submit([&](handler &h) {\012      accessor in_acc(in_buf, h, read_only);\012      accessor out_acc(nr_out_buf, h, write_only, noinit);\012\012      h.single_task<KernelArgsNoRestrict>([=]() {\012        for (size_t i = 0; i < size; i++) {\012          out_acc[i] = in_acc[i];\012        }\012      });\012    });\012\012    // submit the task that DOES apply the kernel_args_restrict attribute\012    auto e_r = q.submit([&](handler &h) {\012      accessor in_acc(in_buf, h, read_only);\012      accessor out_acc(r_out_buf, h, write_only, noinit);\012\012      h.single_task<KernelArgsRestrict>([=]() [[intel::kernel_args_restrict]] {\012        for (size_t i = 0; i < size; i++) {\012          out_acc[i] = in_acc[i];\012        }\012      });\012    });\012\012    // measure the execution time of each kernel\012    double nr_time = GetExecutionTime(e_nr);\012    double r_time = GetExecutionTime(e_r);\012\012    std::cout << \"Kernel throughput without attribute: \" << (kInputMB / nr_time)\012              << \" MB/s\\n\";\012    std::cout << \"Kernel throughput with attribute: \" << (kInputMB / r_time)\012              << \" MB/s\\n\";\012\012  } catch (sycl::exception const &e) {\012    // Catches exceptions in the host code\012    std::cerr << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\012\012    // Most likely the runtime couldn't find FPGA hardware!\012    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\012      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\012                   \"system has a correctly configured FPGA board.\\n\";\012      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\012      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\012                   \"-DFPGA_EMULATOR.\\n\";\012    }\012    std::terminate();\012  }\012}\012\012int main() {\012  // seed the random number generator\012  srand(0);\012\012  // input/output data\012  std::vector<int> in(kInSize);\012  std::vector<int> nr_out(kInSize), r_out(kInSize);\012\012  // generate some random input data\012  for (size_t i = 0; i < kInSize; i++) {\012    in[i] = rand() % kRandMax;\012  }\012\012  // Run the kernels\012  RunKernels(kInSize, in, nr_out, r_out);\012\012  // validate the results\012  for (size_t i = 0; i < kInSize; i++) {\012    if (in[i] != nr_out[i]) {\012      std::cout << \"FAILED: mismatch at entry \" << i\012                << \" of 'KernelArgsNoRestrict' kernel output\\n\";\012      return 1;\012    }\012  }\012  for (size_t i = 0; i < kInSize; i++) {\012    if (in[i] != r_out[i]) {\012      std::cout << \"FAILED: mismatch at entry \" << i\012                << \" of 'KernelArgsRestrict' kernel output\\n\";\012      return 1;\012    }\012  }\012\012  std::cout << \"PASSED\\n\";\012\012  return 0;\012}\012"}];
var alpha_viewer=false;