#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001dd472d3f50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001dd472d2810 .scope module, "tb" "tb" 3 39;
 .timescale -12 -12;
L_000001dd472cd230 .functor NOT 1, L_000001dd473428d0, C4<0>, C4<0>, C4<0>;
L_000001dd47345120 .functor XOR 1, L_000001dd47341570, L_000001dd47341c50, C4<0>, C4<0>;
L_000001dd473452e0 .functor XOR 1, L_000001dd47345120, L_000001dd47343230, C4<0>, C4<0>;
v000001dd47341180_0 .net *"_ivl_10", 0 0, L_000001dd47343230;  1 drivers
v000001dd4733f9c0_0 .net *"_ivl_12", 0 0, L_000001dd473452e0;  1 drivers
v000001dd47341040_0 .net *"_ivl_2", 0 0, L_000001dd47342bf0;  1 drivers
v000001dd47341220_0 .net *"_ivl_4", 0 0, L_000001dd47341570;  1 drivers
v000001dd47340280_0 .net *"_ivl_6", 0 0, L_000001dd47341c50;  1 drivers
v000001dd4733fa60_0 .net *"_ivl_8", 0 0, L_000001dd47345120;  1 drivers
v000001dd4733fb00_0 .var "clk", 0 0;
v000001dd47340640_0 .net "f_dut", 0 0, L_000001dd472e15b0;  1 drivers
v000001dd4733fba0_0 .net "f_ref", 0 0, L_000001dd472ccc10;  1 drivers
v000001dd473406e0_0 .var/2u "stats1", 159 0;
v000001dd4733fd80_0 .var/2u "strobe", 0 0;
v000001dd473401e0_0 .net "tb_match", 0 0, L_000001dd473428d0;  1 drivers
v000001dd47342b50_0 .net "tb_mismatch", 0 0, L_000001dd472cd230;  1 drivers
v000001dd47342d30_0 .net "wavedrom_enable", 0 0, v000001dd47340b40_0;  1 drivers
v000001dd47343370_0 .net "wavedrom_title", 511 0, v000001dd47340e60_0;  1 drivers
v000001dd47342830_0 .net "x1", 0 0, v000001dd47340320_0;  1 drivers
v000001dd47342fb0_0 .net "x2", 0 0, v000001dd47341360_0;  1 drivers
v000001dd47341610_0 .net "x3", 0 0, v000001dd4733fc40_0;  1 drivers
L_000001dd47342bf0 .concat [ 1 0 0 0], L_000001dd472ccc10;
L_000001dd47341570 .concat [ 1 0 0 0], L_000001dd472ccc10;
L_000001dd47341c50 .concat [ 1 0 0 0], L_000001dd472e15b0;
L_000001dd47343230 .concat [ 1 0 0 0], L_000001dd472ccc10;
L_000001dd473428d0 .cmp/eeq 1, L_000001dd47342bf0, L_000001dd473452e0;
S_000001dd472d29a0 .scope module, "good1" "RefModule" 3 82, 4 2 0, S_000001dd472d2810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_000001dd472ccdd0 .functor NOT 1, v000001dd4733fc40_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd850 .functor AND 1, L_000001dd472ccdd0, v000001dd47341360_0, C4<1>, C4<1>;
L_000001dd472ccb30 .functor NOT 1, v000001dd47340320_0, C4<0>, C4<0>, C4<0>;
L_000001dd472ccba0 .functor AND 1, L_000001dd472cd850, L_000001dd472ccb30, C4<1>, C4<1>;
L_000001dd472cd700 .functor NOT 1, v000001dd4733fc40_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cce40 .functor AND 1, L_000001dd472cd700, v000001dd47341360_0, C4<1>, C4<1>;
L_000001dd472cd380 .functor AND 1, L_000001dd472cce40, v000001dd47340320_0, C4<1>, C4<1>;
L_000001dd472cd4d0 .functor OR 1, L_000001dd472ccba0, L_000001dd472cd380, C4<0>, C4<0>;
L_000001dd472cd3f0 .functor NOT 1, v000001dd47341360_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd0e0 .functor AND 1, v000001dd4733fc40_0, L_000001dd472cd3f0, C4<1>, C4<1>;
L_000001dd472cd620 .functor AND 1, L_000001dd472cd0e0, v000001dd47340320_0, C4<1>, C4<1>;
L_000001dd472cceb0 .functor OR 1, L_000001dd472cd4d0, L_000001dd472cd620, C4<0>, C4<0>;
L_000001dd472ccd60 .functor AND 1, v000001dd4733fc40_0, v000001dd47341360_0, C4<1>, C4<1>;
L_000001dd472ccc80 .functor AND 1, L_000001dd472ccd60, v000001dd47340320_0, C4<1>, C4<1>;
L_000001dd472ccc10 .functor OR 1, L_000001dd472cceb0, L_000001dd472ccc80, C4<0>, C4<0>;
v000001dd472cb530_0 .net *"_ivl_0", 0 0, L_000001dd472ccdd0;  1 drivers
v000001dd472cb670_0 .net *"_ivl_10", 0 0, L_000001dd472cce40;  1 drivers
v000001dd473408c0_0 .net *"_ivl_12", 0 0, L_000001dd472cd380;  1 drivers
v000001dd4733fec0_0 .net *"_ivl_14", 0 0, L_000001dd472cd4d0;  1 drivers
v000001dd4733f6a0_0 .net *"_ivl_16", 0 0, L_000001dd472cd3f0;  1 drivers
v000001dd4733f560_0 .net *"_ivl_18", 0 0, L_000001dd472cd0e0;  1 drivers
v000001dd47340d20_0 .net *"_ivl_2", 0 0, L_000001dd472cd850;  1 drivers
v000001dd47340460_0 .net *"_ivl_20", 0 0, L_000001dd472cd620;  1 drivers
v000001dd47340a00_0 .net *"_ivl_22", 0 0, L_000001dd472cceb0;  1 drivers
v000001dd47340780_0 .net *"_ivl_24", 0 0, L_000001dd472ccd60;  1 drivers
v000001dd473412c0_0 .net *"_ivl_26", 0 0, L_000001dd472ccc80;  1 drivers
v000001dd47340820_0 .net *"_ivl_4", 0 0, L_000001dd472ccb30;  1 drivers
v000001dd47340f00_0 .net *"_ivl_6", 0 0, L_000001dd472ccba0;  1 drivers
v000001dd47340960_0 .net *"_ivl_8", 0 0, L_000001dd472cd700;  1 drivers
v000001dd473405a0_0 .net "f", 0 0, L_000001dd472ccc10;  alias, 1 drivers
v000001dd4733fe20_0 .net "x1", 0 0, v000001dd47340320_0;  alias, 1 drivers
v000001dd473403c0_0 .net "x2", 0 0, v000001dd47341360_0;  alias, 1 drivers
v000001dd4733f740_0 .net "x3", 0 0, v000001dd4733fc40_0;  alias, 1 drivers
S_000001dd472e43d0 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_000001dd472d2810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v000001dd47340dc0_0 .net "clk", 0 0, v000001dd4733fb00_0;  1 drivers
v000001dd47340b40_0 .var "wavedrom_enable", 0 0;
v000001dd47340e60_0 .var "wavedrom_title", 511 0;
v000001dd47340320_0 .var "x1", 0 0;
v000001dd47341360_0 .var "x2", 0 0;
v000001dd4733fc40_0 .var "x3", 0 0;
E_000001dd472d0600/0 .event negedge, v000001dd47340dc0_0;
E_000001dd472d0600/1 .event posedge, v000001dd47340dc0_0;
E_000001dd472d0600 .event/or E_000001dd472d0600/0, E_000001dd472d0600/1;
E_000001dd472cfc40 .event negedge, v000001dd47340dc0_0;
E_000001dd472d0380 .event posedge, v000001dd47340dc0_0;
S_000001dd472e4560 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001dd472e43d0;
 .timescale -12 -12;
v000001dd47340aa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001dd472e46f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001dd472e43d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001dd472a2f30 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_000001dd472d2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_000001dd472cd1c0 .functor NOT 1, v000001dd47341360_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd000 .functor AND 1, v000001dd4733fc40_0, L_000001dd472cd1c0, C4<1>, C4<1>;
L_000001dd472cd460 .functor NOT 1, v000001dd4733fc40_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd540 .functor AND 1, L_000001dd472cd460, v000001dd47341360_0, C4<1>, C4<1>;
L_000001dd472cd5b0 .functor AND 1, L_000001dd472cd540, v000001dd47340320_0, C4<1>, C4<1>;
L_000001dd472cd690 .functor OR 1, L_000001dd472cd000, L_000001dd472cd5b0, C4<0>, C4<0>;
L_000001dd472cd770 .functor NOT 1, v000001dd4733fc40_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd7e0 .functor NOT 1, v000001dd47341360_0, C4<0>, C4<0>, C4<0>;
L_000001dd472cd8c0 .functor AND 1, L_000001dd472cd770, L_000001dd472cd7e0, C4<1>, C4<1>;
L_000001dd472cc9e0 .functor AND 1, v000001dd4733fc40_0, v000001dd47341360_0, C4<1>, C4<1>;
L_000001dd472da410 .functor OR 1, L_000001dd472cd8c0, L_000001dd472cc9e0, C4<0>, C4<0>;
L_000001dd472e15b0 .functor OR 1, L_000001dd472cd690, L_000001dd472da410, C4<0>, C4<0>;
v000001dd47340000_0 .net *"_ivl_0", 0 0, L_000001dd472cd1c0;  1 drivers
v000001dd473400a0_0 .net *"_ivl_10", 0 0, L_000001dd472cd690;  1 drivers
v000001dd47340140_0 .net *"_ivl_12", 0 0, L_000001dd472cd770;  1 drivers
v000001dd4733f600_0 .net *"_ivl_14", 0 0, L_000001dd472cd7e0;  1 drivers
v000001dd47340be0_0 .net *"_ivl_16", 0 0, L_000001dd472cd8c0;  1 drivers
v000001dd4733f7e0_0 .net *"_ivl_18", 0 0, L_000001dd472cc9e0;  1 drivers
v000001dd47340c80_0 .net *"_ivl_2", 0 0, L_000001dd472cd000;  1 drivers
v000001dd473410e0_0 .net *"_ivl_20", 0 0, L_000001dd472da410;  1 drivers
v000001dd4733fce0_0 .net *"_ivl_4", 0 0, L_000001dd472cd460;  1 drivers
v000001dd4733f880_0 .net *"_ivl_6", 0 0, L_000001dd472cd540;  1 drivers
v000001dd4733ff60_0 .net *"_ivl_8", 0 0, L_000001dd472cd5b0;  1 drivers
v000001dd47340fa0_0 .net "f", 0 0, L_000001dd472e15b0;  alias, 1 drivers
v000001dd47340500_0 .net "x1", 0 0, v000001dd47340320_0;  alias, 1 drivers
v000001dd47341400_0 .net "x2", 0 0, v000001dd47341360_0;  alias, 1 drivers
v000001dd4733f920_0 .net "x3", 0 0, v000001dd4733fc40_0;  alias, 1 drivers
S_000001dd472a30c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_000001dd472d2810;
 .timescale -12 -12;
E_000001dd472d0500 .event edge, v000001dd4733fd80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001dd4733fd80_0;
    %nor/r;
    %assign/vec4 v000001dd4733fd80_0, 0;
    %wait E_000001dd472d0500;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001dd472e43d0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001dd47340320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd47341360_0, 0;
    %assign/vec4 v000001dd4733fc40_0, 0;
    %wait E_000001dd472cfc40;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dd472d0380;
    %load/vec4 v000001dd4733fc40_0;
    %load/vec4 v000001dd47341360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001dd47340320_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001dd47340320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd47341360_0, 0;
    %assign/vec4 v000001dd4733fc40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_000001dd472cfc40;
    %fork TD_tb.stim1.wavedrom_stop, S_000001dd472e46f0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001dd472d0600;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 33 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001dd47340320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dd47341360_0, 0;
    %assign/vec4 v000001dd4733fc40_0, 0;
    %vpi_call/w 3 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001dd472d2810;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd4733fb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd4733fd80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001dd472d2810;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001dd4733fb00_0;
    %inv;
    %store/vec4 v000001dd4733fb00_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001dd472d2810;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v000001dd47340dc0_0, v000001dd47342b50_0, v000001dd47341610_0, v000001dd47342fb0_0, v000001dd47342830_0, v000001dd4733fba0_0, v000001dd47340640_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001dd472d2810;
T_7 ;
    %load/vec4 v000001dd473406e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", &PV<v000001dd473406e0_0, 64, 32>, &PV<v000001dd473406e0_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001dd473406e0_0, 128, 32>, &PV<v000001dd473406e0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v000001dd473406e0_0, 128, 32>, &PV<v000001dd473406e0_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_000001dd472d2810;
T_8 ;
    %wait E_000001dd472d0600;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd473406e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd473406e0_0, 4, 32;
    %load/vec4 v000001dd473401e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001dd473406e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd473406e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001dd473406e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd473406e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v000001dd4733fba0_0;
    %load/vec4 v000001dd4733fba0_0;
    %load/vec4 v000001dd47340640_0;
    %xor;
    %load/vec4 v000001dd4733fba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000001dd473406e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd473406e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v000001dd473406e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001dd473406e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dd472d2810;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 133 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 134 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_test.sv";
    "dataset_code-complete-iccad2023/Prob069_truthtable1_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob069_truthtable1/Prob069_truthtable1_sample01.sv";
