library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity ins_reg is
PORT (
		ins: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		
		clk,en : IN STD_LOGIC;
		Op_code: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);
		Immediate : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		Sel_s1,Sel_s2,Sel_sd: OUT STD_LOGIC_VECTOR (3 DOWNTO 0)
	);
end entity;

architecture Behavioral of ins_reg is
begin
process(clk,en) 
begin
if rising_edge(clk) then
if en='1' then
Op_code<=ins(15 downto 12);
Sel_sd<=ins(11 downto 8);
Sel_s1<=ins(7 downto 4);
Sel_s2<=ins(3 downto 0);
Immediate<=ins(7 downto 0);
end if;
end if;
end process;
end Behavioral;