
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.su5iX9
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/top_level.sv
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/divider.sv
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/crc32.sv
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/bitorder.sv
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/tether.sv
# read_verilog -sv /tmp/tmp.ViAKf9/transmitting/src/identity.sv
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 252174
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.988 ; gain = 0.000 ; free physical = 1169 ; free virtual = 6813
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.ViAKf9/transmitting/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.ViAKf9/transmitting/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'identity' [/tmp/tmp.ViAKf9/transmitting/src/identity.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'identity' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/identity.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.ViAKf9/transmitting/src/bitorder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/bitorder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tether' [/tmp/tmp.ViAKf9/transmitting/src/tether.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.ViAKf9/transmitting/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/crc32.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.ViAKf9/transmitting/src/tether.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'tether' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/tether.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.ViAKf9/transmitting/src/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.988 ; gain = 0.000 ; free physical = 2266 ; free virtual = 7911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.988 ; gain = 0.000 ; free physical = 2265 ; free virtual = 7910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.988 ; gain = 0.000 ; free physical = 2265 ; free virtual = 7910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.988 ; gain = 0.000 ; free physical = 2257 ; free virtual = 7902
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.008 ; gain = 0.000 ; free physical = 2176 ; free virtual = 7821
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.008 ; gain = 0.000 ; free physical = 2176 ; free virtual = 7821
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2245 ; free virtual = 7890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2245 ; free virtual = 7890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2245 ; free virtual = 7890
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'identity'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bitorder'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tether'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  HEADER |                               01 |                               01
            READTRANSMIT |                               10 |                               10
                TRANSMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'identity'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    RNOW |                               01 |                               01
                   RANDW |                               10 |                               10
                    WNOR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bitorder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             PREAMBLESFD |                            00010 |                              001
            READTRANSMIT |                            00100 |                              010
                TRANSMIT |                            01000 |                              011
                     FCS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tether'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2237 ; free virtual = 7883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	              112 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input  112 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 6     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 7     
	  10 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 64    
	   4 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2211 ; free virtual = 7862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2098 ; free virtual = 7749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2076 ; free virtual = 7727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2074 ; free virtual = 7725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | destandsource/destination_addr_reg[47] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | destandsource/ethertype_reg[15]        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | destandsource/source_addr_reg[47]      | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|top_level   | ethernet_out/sfd_reg[1]                | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top_level   | data_reg[31]                           | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    40|
|3     |LUT1       |    66|
|4     |LUT2       |    84|
|5     |LUT3       |    32|
|6     |LUT4       |    13|
|7     |LUT5       |    37|
|8     |LUT6       |   294|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |     2|
|11    |SRL16E     |     6|
|12    |SRLC32E    |     4|
|13    |FDRE       |   342|
|14    |FDSE       |    32|
|15    |IBUF       |     2|
|16    |OBUF       |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2075 ; free virtual = 7726
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2661.008 ; gain = 0.000 ; free physical = 2128 ; free virtual = 7778
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2128 ; free virtual = 7778
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2661.008 ; gain = 0.000 ; free physical = 2122 ; free virtual = 7773
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.ViAKf9/transmitting/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.008 ; gain = 0.000 ; free physical = 2151 ; free virtual = 7802
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75ddec61
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2661.008 ; gain = 64.020 ; free physical = 2376 ; free virtual = 8027
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2725.039 ; gain = 64.031 ; free physical = 2378 ; free virtual = 8029

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: febfda02

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2756.852 ; gain = 31.812 ; free physical = 2083 ; free virtual = 7733

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: febfda02

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2972.820 ; gain = 0.000 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1823f7516

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2972.820 ; gain = 0.000 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16012289e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2972.820 ; gain = 0.000 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16012289e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3004.836 ; gain = 32.016 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16012289e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3004.836 ; gain = 32.016 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16012289e

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3004.836 ; gain = 32.016 ; free physical = 1866 ; free virtual = 7517
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.836 ; gain = 0.000 ; free physical = 1866 ; free virtual = 7517
Ending Logic Optimization Task | Checksum: 14e7da825

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3004.836 ; gain = 32.016 ; free physical = 1866 ; free virtual = 7517

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14e7da825

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.836 ; gain = 0.000 ; free physical = 2063 ; free virtual = 7713

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14e7da825

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.836 ; gain = 0.000 ; free physical = 2063 ; free virtual = 7713

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.836 ; gain = 0.000 ; free physical = 2063 ; free virtual = 7713
Ending Netlist Obfuscation Task | Checksum: 14e7da825

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3004.836 ; gain = 0.000 ; free physical = 2063 ; free virtual = 7713
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2015 ; free virtual = 7665
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90d31dc8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2015 ; free virtual = 7665
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2015 ; free virtual = 7665

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 44bb5a11

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2048 ; free virtual = 7699

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 701beed3

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2062 ; free virtual = 7713

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 701beed3

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2062 ; free virtual = 7713
Phase 1 Placer Initialization | Checksum: 701beed3

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2062 ; free virtual = 7713

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 958c0007

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2058 ; free virtual = 7709

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 106cbb194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2058 ; free virtual = 7709

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 106cbb194

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2058 ; free virtual = 7709

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 13 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2034 ; free virtual = 7685

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10a2bb716

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2034 ; free virtual = 7685
Phase 2.4 Global Placement Core | Checksum: 10fee22a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2033 ; free virtual = 7684
Phase 2 Global Placement | Checksum: 10fee22a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2033 ; free virtual = 7684

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125133993

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2033 ; free virtual = 7684

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13f0481db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2032 ; free virtual = 7683

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1eaf50b88

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2032 ; free virtual = 7683

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19abd9dbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2032 ; free virtual = 7683

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c450def2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f5b456b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a5bbc8c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681
Phase 3 Detail Placement | Checksum: a5bbc8c4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: faf641ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.971 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18acc74d2

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 138487244

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680
Phase 4.1.1.1 BUFG Insertion | Checksum: faf641ba

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.971. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 8566bcb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680
Phase 4.1 Post Commit Optimization | Checksum: 8566bcb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2029 ; free virtual = 7680

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8566bcb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8566bcb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681
Phase 4.3 Placer Reporting | Checksum: 8566bcb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bdd50ab8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681
Ending Placer Task | Checksum: b30c35e6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 2030 ; free virtual = 7681
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2dd45745 ConstDB: 0 ShapeSum: 8537dea1 RouteDB: 0
Post Restoration Checksum: NetGraph: 6ed88f9a NumContArr: e089fb30 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14f628aca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1898 ; free virtual = 7549

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14f628aca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1865 ; free virtual = 7516

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14f628aca

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1865 ; free virtual = 7516
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18b1a42f0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1855 ; free virtual = 7506
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.985 | TNS=0.000  | WHS=-0.153 | THS=-11.882|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 763
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 763
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18bb67c53

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1855 ; free virtual = 7506

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18bb67c53

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1855 ; free virtual = 7506
Phase 3 Initial Routing | Checksum: 2169d2943

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.193 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14f7fd4ae

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.193 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ce6afc84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507
Phase 4 Rip-up And Reroute | Checksum: 1ce6afc84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ce6afc84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ce6afc84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507
Phase 5 Delay and Skew Optimization | Checksum: 1ce6afc84

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 137b517db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.272 | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18da1544c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507
Phase 6 Post Hold Fix | Checksum: 18da1544c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0753362 %
  Global Horizontal Routing Utilization  = 0.0955527 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14a3733db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1856 ; free virtual = 7507

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a3733db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1855 ; free virtual = 7505

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d3e046c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1854 ; free virtual = 7505

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.272 | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d3e046c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1854 ; free virtual = 7505
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1894 ; free virtual = 7545

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3043.879 ; gain = 0.000 ; free physical = 1894 ; free virtual = 7545
# write_bitstream -force /tmp/tmp.ViAKf9/obj/out.bit
Command: write_bitstream -force /tmp/tmp.ViAKf9/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.ViAKf9/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3347.977 ; gain = 304.098 ; free physical = 1851 ; free virtual = 7505
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 12:01:53 2022...
