Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/apps/vhdl/mips/vhdl_prj/reg_isim_beh.exe -prj D:/apps/vhdl/mips/vhdl_prj/reg_beh.prj work.reg 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/apps/vhdl/mips/vhdl_prj/reg.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 180804 KB
Fuse CPU Usage: 218 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity reg
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 VHDL Units
Built simulation executable D:/apps/vhdl/mips/vhdl_prj/reg_isim_beh.exe
Fuse Memory Usage: 195176 KB
Fuse CPU Usage: 281 ms
