Fitter report for SmartFans
Sat Jan 04 22:22:08 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 04 22:22:07 2025            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; SmartFans                                        ;
; Top-level Entity Name              ; SmartFans                                        ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,112 / 10,320 ( 20 % )                          ;
;     Total combinational functions  ; 2,077 / 10,320 ( 20 % )                          ;
;     Dedicated logic registers      ; 271 / 10,320 ( 3 % )                             ;
; Total registers                    ; 271                                              ;
; Total pins                         ; 7 / 180 ( 4 % )                                  ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                              ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 5.33        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;  33.3%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; pwm_out  ; Missing drive strength and slew rate ;
; tx       ; Missing drive strength and slew rate ;
; dq       ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2376 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2376 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 2366    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Project/QuartusPrj/school/SmartFans/quartus_prj/output_files/SmartFans.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,112 / 10,320 ( 20 % ) ;
;     -- Combinational with no register       ; 1841                    ;
;     -- Register only                        ; 35                      ;
;     -- Combinational with a register        ; 236                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 738                     ;
;     -- 3 input functions                    ; 771                     ;
;     -- <=2 input functions                  ; 568                     ;
;     -- Register only                        ; 35                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1196                    ;
;     -- arithmetic mode                      ; 881                     ;
;                                             ;                         ;
; Total registers*                            ; 271 / 11,172 ( 2 % )    ;
;     -- Dedicated logic registers            ; 271 / 10,320 ( 3 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 164 / 645 ( 25 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 7 / 180 ( 4 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 3                       ;
; M9Ks                                        ; 0 / 46 ( 0 % )          ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 3 / 10 ( 30 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 6% / 6% / 7%            ;
; Peak interconnect usage (total/H/V)         ; 15% / 15% / 14%         ;
; Maximum fan-out                             ; 271                     ;
; Highest non-global fan-out                  ; 65                      ;
; Total fan-out                               ; 7359                    ;
; Average fan-out                             ; 3.06                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2112 / 10320 ( 20 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1841                  ; 0                              ;
;     -- Register only                        ; 35                    ; 0                              ;
;     -- Combinational with a register        ; 236                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 738                   ; 0                              ;
;     -- 3 input functions                    ; 771                   ; 0                              ;
;     -- <=2 input functions                  ; 568                   ; 0                              ;
;     -- Register only                        ; 35                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1196                  ; 0                              ;
;     -- arithmetic mode                      ; 881                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 271                   ; 0                              ;
;     -- Dedicated logic registers            ; 271 / 10320 ( 3 % )   ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 164 / 645 ( 25 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 7                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 3 / 12 ( 25 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 1                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 1                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7354                  ; 5                              ;
;     -- Registered Connections               ; 1565                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 4                     ; 0                              ;
;     -- Output Ports                         ; 2                     ; 0                              ;
;     -- Bidir Ports                          ; 1                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; fg_signal ; F7    ; 8        ; 11           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx        ; N6    ; 3        ; 7            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 211                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; M15   ; 5        ; 34           ; 12           ; 14           ; 271                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; pwm_out ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx      ; N5    ; 3        ; 7            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                          ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------+---------------------+
; dq   ; L14   ; 5        ; 34           ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en (inverted) ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; pwm_out                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ;
; 3        ; 2 / 26 ( 8 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 2 / 25 ( 8 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 2 / 26 ( 8 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; fg_signal                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; pwm_out                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; dq                                                        ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; tx                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; rx                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SmartFans                                        ; 2112 (1)    ; 271 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 7    ; 0            ; 1841 (1)     ; 35 (0)            ; 236 (0)          ; |SmartFans                                                                                                                                                     ; work         ;
;    |ds18b20_ctrl:ut_ds18b20_ctrl|                 ; 263 (115)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 197 (52)     ; 19 (19)           ; 47 (38)          ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 123 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_dkm:auto_generated|          ; 123 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|         ; 123 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (0)      ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                |alt_u_div_u9f:divider|            ; 123 (123)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 0 (0)             ; 1 (1)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 31 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 8 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 31 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (8)       ; 0 (0)             ; 8 (7)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 1 (0)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_rgh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; work         ;
;    |logic_ctrl:ut_logic_ctrl|                     ; 409 (73)    ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 386 (55)     ; 0 (0)             ; 23 (18)          ; |SmartFans|logic_ctrl:ut_logic_ctrl                                                                                                                            ; work         ;
;       |lpm_divide:Div0|                           ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0                                                                                                            ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                              ; work         ;
;             |sign_div_unsign_plh:divider|         ; 126 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                  ; work         ;
;                |alt_u_div_67f:divider|            ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (126)    ; 0 (0)             ; 0 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                            ; work         ;
;       |lpm_divide:Div1|                           ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (0)      ; 0 (0)             ; 5 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1                                                                                                            ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (0)      ; 0 (0)             ; 5 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                              ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 210 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (0)      ; 0 (0)             ; 5 (0)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                  ; work         ;
;                |alt_u_div_87f:divider|            ; 210 (210)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 205 (205)    ; 0 (0)             ; 5 (5)            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                            ; work         ;
;    |pwm_ctrl:ut_pwm_ctrl|                         ; 206 (24)    ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 194 (12)     ; 0 (0)             ; 12 (12)          ; |SmartFans|pwm_ctrl:ut_pwm_ctrl                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                           ; 157 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0                                                                                                                ; work         ;
;          |lpm_divide_7jm:auto_generated|          ; 157 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated                                                                                  ; work         ;
;             |sign_div_unsign_vlh:divider|         ; 157 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (0)      ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider                                                      ; work         ;
;                |alt_u_div_i7f:divider|            ; 157 (157)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (157)    ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider                                ; work         ;
;       |lpm_mult:Mult0|                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0                                                                                                                 ; work         ;
;          |multcore:mult_core|                     ; 25 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (15)      ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                              ; work         ;
;             |mpar_add:padder|                     ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ; work         ;
;                   |add_sub_ogh:auto_generated|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                              ; work         ;
;    |speed_acq:ut_speed_acq|                       ; 1077 (129)  ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 995 (50)     ; 10 (10)           ; 72 (49)          ; |SmartFans|speed_acq:ut_speed_acq                                                                                                                              ; work         ;
;       |lpm_divide:Div0|                           ; 968 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 945 (0)      ; 0 (0)             ; 23 (0)           ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0                                                                                                              ; work         ;
;          |lpm_divide_hkm:auto_generated|          ; 968 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 945 (0)      ; 0 (0)             ; 23 (0)           ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                ; work         ;
;             |sign_div_unsign_9nh:divider|         ; 968 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 945 (0)      ; 0 (0)             ; 23 (0)           ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                    ; work         ;
;                |alt_u_div_6af:divider|            ; 968 (968)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 945 (945)    ; 0 (0)             ; 23 (23)          ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                              ; work         ;
;    |uart_rx:ut_uart_rx|                           ; 66 (66)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 6 (6)             ; 48 (48)          ; |SmartFans|uart_rx:ut_uart_rx                                                                                                                                  ; work         ;
;    |uart_tx:ut_uart_tx|                           ; 106 (106)   ; 50 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 50 (50)          ; |SmartFans|uart_tx:ut_uart_tx                                                                                                                                  ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; pwm_out   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; dq        ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; fg_signal ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; rx        ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                 ;
+--------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------+-------------------+---------+
; dq                                               ;                   ;         ;
;      - ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15] ; 1                 ; 6       ;
;      - ds18b20_ctrl:ut_ds18b20_ctrl|always4~0    ; 1                 ; 6       ;
; sys_clk                                          ;                   ;         ;
; sys_rst_n                                        ;                   ;         ;
; fg_signal                                        ;                   ;         ;
;      - speed_acq:ut_speed_acq|fg_signal_d        ; 1                 ; 6       ;
;      - speed_acq:ut_speed_acq|fg_rising_edge~0   ; 1                 ; 6       ;
; rx                                               ;                   ;         ;
;      - uart_rx:ut_uart_rx|rx_reg1~0              ; 0                 ; 6       ;
+--------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                  ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                   ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; ds18b20_ctrl:ut_ds18b20_ctrl|always2~9 ; LCCOMB_X30_Y8_N30  ; 20      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always7~2 ; LCCOMB_X29_Y9_N8   ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always8~1 ; LCCOMB_X29_Y9_N18  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us   ; FF_X33_Y11_N9      ; 60      ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en     ; FF_X30_Y8_N25      ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; pwm_ctrl:ut_pwm_ctrl|LessThan0~3       ; LCCOMB_X26_Y11_N30 ; 11      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; speed_acq:ut_speed_acq|Equal0~24       ; LCCOMB_X19_Y9_N30  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; speed_acq:ut_speed_acq|counter[8]~36   ; LCCOMB_X23_Y8_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; speed_acq:ut_speed_acq|fg_rising_edge  ; FF_X14_Y10_N17     ; 65      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; sys_clk                                ; PIN_E1             ; 211     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                              ; PIN_M15            ; 271     ; Async. clear              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; uart_rx:ut_uart_rx|always5~0           ; LCCOMB_X22_Y17_N30 ; 13      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; uart_rx:ut_uart_rx|always8~1           ; LCCOMB_X24_Y17_N12 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart_rx:ut_uart_rx|always8~2           ; LCCOMB_X24_Y17_N30 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart_rx:ut_uart_rx|output_flag         ; FF_X23_Y17_N31     ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; uart_rx:ut_uart_rx|unpack_data[12]     ; FF_X23_Y17_N21     ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; uart_tx:ut_uart_tx|state.WAIT_1s       ; FF_X32_Y9_N27      ; 30      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                 ;
+--------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location      ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; FF_X33_Y11_N9 ; 60      ; 13                                   ; Global Clock         ; GCLK8            ; --                        ;
; sys_clk                              ; PIN_E1        ; 211     ; 10                                   ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                            ; PIN_M15       ; 271     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+--------------------------------------+---------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                       ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; speed_acq:ut_speed_acq|fg_rising_edge                                                                                                                      ; 65      ;
; speed_acq:ut_speed_acq|ts_count[0]                                                                                                                         ; 50      ;
; speed_acq:ut_speed_acq|ts_count[30]                                                                                                                        ; 38      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[891]~20                     ; 34      ;
; speed_acq:ut_speed_acq|counter[8]~36                                                                                                                       ; 32      ;
; speed_acq:ut_speed_acq|ts_count[5]                                                                                                                         ; 32      ;
; speed_acq:ut_speed_acq|ts_count[2]                                                                                                                         ; 32      ;
; speed_acq:ut_speed_acq|ts_count[1]                                                                                                                         ; 32      ;
; speed_acq:ut_speed_acq|ts_count[4]                                                                                                                         ; 31      ;
; speed_acq:ut_speed_acq|Equal0~0                                                                                                                            ; 31      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_23~60                            ; 31      ;
; uart_tx:ut_uart_tx|state.WAIT_1s                                                                                                                           ; 30      ;
; speed_acq:ut_speed_acq|ts_count[3]                                                                                                                         ; 30      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_21~58                            ; 30      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_10_result_int[11]~16  ; 30      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_20~56                            ; 29      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[957]~23                     ; 28      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[924]~22                     ; 28      ;
; speed_acq:ut_speed_acq|Equal0~1                                                                                                                            ; 28      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_19~54                            ; 28      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_11_result_int[11]~16  ; 28      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_9_result_int[10]~14   ; 28      ;
; speed_acq:ut_speed_acq|ts_count[8]                                                                                                                         ; 27      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_18~52                            ; 27      ;
; speed_acq:ut_speed_acq|ts_count[7]                                                                                                                         ; 26      ;
; speed_acq:ut_speed_acq|ts_count[6]                                                                                                                         ; 26      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_17~50                            ; 26      ;
; speed_acq:ut_speed_acq|Equal0~23                                                                                                                           ; 25      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|selnose[825]~21                     ; 25      ;
; speed_acq:ut_speed_acq|Equal0~2                                                                                                                            ; 25      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_16~48                            ; 25      ;
; speed_acq:ut_speed_acq|ts_count[11]                                                                                                                        ; 24      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_15~44                            ; 24      ;
; speed_acq:ut_speed_acq|ts_count[10]                                                                                                                        ; 23      ;
; speed_acq:ut_speed_acq|ts_count[9]                                                                                                                         ; 23      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_22_result_int[23]~42        ; 23      ;
; speed_acq:ut_speed_acq|Equal0~22                                                                                                                           ; 22      ;
; speed_acq:ut_speed_acq|Equal0~21                                                                                                                           ; 22      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_21_result_int[22]~40        ; 22      ;
; speed_acq:ut_speed_acq|ts_count[14]                                                                                                                        ; 21      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_20_result_int[21]~38        ; 21      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always2~9                                                                                                                     ; 20      ;
; speed_acq:ut_speed_acq|ts_count[13]                                                                                                                        ; 20      ;
; speed_acq:ut_speed_acq|ts_count[12]                                                                                                                        ; 20      ;
; speed_acq:ut_speed_acq|ts_count[17]                                                                                                                        ; 20      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_19_result_int[20]~38        ; 20      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_11_result_int[8]~12           ; 20      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_10_result_int[8]~12           ; 20      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_9_result_int[8]~12            ; 20      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_8_result_int[8]~12            ; 20      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_7_result_int[8]~12            ; 20      ;
; speed_acq:ut_speed_acq|Equal0~20                                                                                                                           ; 19      ;
; speed_acq:ut_speed_acq|Equal0~19                                                                                                                           ; 19      ;
; speed_acq:ut_speed_acq|Equal0~3                                                                                                                            ; 19      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_9~34                             ; 19      ;
; speed_acq:ut_speed_acq|ts_count[16]                                                                                                                        ; 18      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_17_result_int[18]~34        ; 18      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~14                          ; 18      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~14                          ; 18      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~14                          ; 18      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~14                          ; 18      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_12_result_int[11]~16  ; 18      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_6_result_int[7]~10            ; 18      ;
; speed_acq:ut_speed_acq|ts_count[15]                                                                                                                        ; 17      ;
; speed_acq:ut_speed_acq|ts_count[20]                                                                                                                        ; 17      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_7~32                             ; 17      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~14                          ; 17      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~14                          ; 17      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~14                          ; 17      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always7~2                                                                                                                     ; 16      ;
; speed_acq:ut_speed_acq|Equal0~24                                                                                                                           ; 16      ;
; speed_acq:ut_speed_acq|Equal0~18                                                                                                                           ; 16      ;
; speed_acq:ut_speed_acq|Equal0~17                                                                                                                           ; 16      ;
; speed_acq:ut_speed_acq|Equal0~4                                                                                                                            ; 16      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~14                          ; 16      ;
; speed_acq:ut_speed_acq|ts_count[19]                                                                                                                        ; 15      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_6~30                             ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_21~12                          ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_20~12                          ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_19~12                          ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_18~12                          ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_21~14                          ; 15      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_17~12                          ; 15      ;
; speed_acq:ut_speed_acq|ts_count[18]                                                                                                                        ; 14      ;
; speed_acq:ut_speed_acq|ts_count[23]                                                                                                                        ; 14      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_5~28                             ; 14      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_16~12                          ; 14      ;
; uart_rx:ut_uart_rx|always5~0                                                                                                                               ; 13      ;
; uart_tx:ut_uart_tx|baud_cnt[12]~2                                                                                                                          ; 13      ;
; uart_tx:ut_uart_tx|baud_cnt[3]~1                                                                                                                           ; 13      ;
; uart_rx:ut_uart_rx|output_flag                                                                                                                             ; 13      ;
; speed_acq:ut_speed_acq|Equal0~16                                                                                                                           ; 13      ;
; speed_acq:ut_speed_acq|Equal0~15                                                                                                                           ; 13      ;
; speed_acq:ut_speed_acq|Equal0~5                                                                                                                            ; 13      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_4~26                             ; 13      ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_12_result_int[8]~12           ; 13      ;
; uart_rx:ut_uart_rx|bit_flag                                                                                                                                ; 12      ;
; speed_acq:ut_speed_acq|Equal0~6                                                                                                                            ; 12      ;
; speed_acq:ut_speed_acq|ts_count[22]                                                                                                                        ; 12      ;
; uart_rx:ut_uart_rx|unpack_data[11]                                                                                                                         ; 12      ;
; logic_ctrl:ut_logic_ctrl|duty_data[0]                                                                                                                      ; 12      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_3~22                             ; 12      ;
; uart_rx:ut_uart_rx|byte_cnt                                                                                                                                ; 11      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always8~1                                                                                                                     ; 11      ;
; speed_acq:ut_speed_acq|ts_count[21]                                                                                                                        ; 11      ;
; speed_acq:ut_speed_acq|ts_count[26]                                                                                                                        ; 11      ;
; pwm_ctrl:ut_pwm_ctrl|LessThan0~3                                                                                                                           ; 11      ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[3]                                                                                                                       ; 11      ;
; uart_tx:ut_uart_tx|bit_cnt[3]                                                                                                                              ; 11      ;
; uart_tx:ut_uart_tx|bit_cnt[2]                                                                                                                              ; 11      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_11_result_int[12]~22        ; 11      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_23~12                          ; 11      ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_12~2                           ; 11      ;
; logic_ctrl:ut_logic_ctrl|duty_data[2]                                                                                                                      ; 11      ;
; uart_rx:ut_uart_rx|always8~0                                                                                                                               ; 10      ;
; speed_acq:ut_speed_acq|Equal0~14                                                                                                                           ; 10      ;
; speed_acq:ut_speed_acq|Equal0~13                                                                                                                           ; 10      ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~4                                                                                                                   ; 10      ;
; uart_tx:ut_uart_tx|bit_cnt[4]                                                                                                                              ; 10      ;
; uart_tx:ut_uart_tx|bit_cnt[1]                                                                                                                              ; 10      ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_1~18                             ; 10      ;
; speed_acq:ut_speed_acq|ts_count[25]                                                                                                                        ; 9       ;
; uart_rx:ut_uart_rx|unpack_data[2]                                                                                                                          ; 9       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[0]                                                                                                                       ; 9       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[1]                                                                                                                       ; 9       ;
; logic_ctrl:ut_logic_ctrl|duty_data[1]                                                                                                                      ; 9       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_9_result_int[10]~16         ; 9       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_23~14                          ; 9       ;
; uart_rx:ut_uart_rx|always8~2                                                                                                                               ; 8       ;
; uart_rx:ut_uart_rx|always8~1                                                                                                                               ; 8       ;
; speed_acq:ut_speed_acq|ts_count[24]                                                                                                                        ; 8       ;
; speed_acq:ut_speed_acq|ts_count[29]                                                                                                                        ; 8       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[2]                                                                                                                       ; 8       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[0]                                                                                                                    ; 8       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[4]                                                                                                                    ; 8       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[3]                                                                                                                    ; 8       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8_result_int[9]~16          ; 8       ;
; logic_ctrl:ut_logic_ctrl|duty_data[3]                                                                                                                      ; 8       ;
; logic_ctrl:ut_logic_ctrl|duty_data[4]                                                                                                                      ; 8       ;
; uart_rx:ut_uart_rx|bit_cnt[3]                                                                                                                              ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[0]                                                                                                                    ; 7       ;
; speed_acq:ut_speed_acq|Equal0~12                                                                                                                           ; 7       ;
; speed_acq:ut_speed_acq|Equal0~11                                                                                                                           ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[12]                                                                                                                         ; 7       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~8                                                                                                                   ; 7       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~6                                                                                                                   ; 7       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~5                                                                                                                   ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[1]                                                                                                                          ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[3]                                                                                                                          ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[4]                                                                                                                          ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[9]                                                                                                                          ; 7       ;
; uart_rx:ut_uart_rx|unpack_data[10]                                                                                                                         ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[4]                                                                                                                       ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[5]                                                                                                                    ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[6]                                                                                                                    ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[9]                                                                                                                    ; 7       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_28~12                            ; 7       ;
; logic_ctrl:ut_logic_ctrl|duty_data[5]                                                                                                                      ; 7       ;
; logic_ctrl:ut_logic_ctrl|duty_data[6]                                                                                                                      ; 7       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1]                                                                                                                    ; 6       ;
; uart_tx:ut_uart_tx|state.SEND_BYTE                                                                                                                         ; 6       ;
; speed_acq:ut_speed_acq|ts_count[28]                                                                                                                        ; 6       ;
; uart_rx:ut_uart_rx|unpack_data[5]                                                                                                                          ; 6       ;
; uart_rx:ut_uart_rx|unpack_data[6]                                                                                                                          ; 6       ;
; uart_rx:ut_uart_rx|unpack_data[7]                                                                                                                          ; 6       ;
; uart_rx:ut_uart_rx|unpack_data[8]                                                                                                                          ; 6       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[5]                                                                                                                       ; 6       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[2]                                                                                                                    ; 6       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[1]                                                                                                                    ; 6       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_6_result_int[7]~12          ; 6       ;
; uart_rx:ut_uart_rx|always4~0                                                                                                                               ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always3~0                                                                                                                     ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always2~7                                                                                                                     ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]                                                                                                                        ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal4~0                                                                                                                      ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[2]                                                                                                                    ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[3]                                                                                                                    ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_TEMP                                                                                                               ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal1~0                                                                                                                      ; 5       ;
; uart_tx:ut_uart_tx|bit_cnt[4]~1                                                                                                                            ; 5       ;
; uart_tx:ut_uart_tx|bit_cnt[4]~0                                                                                                                            ; 5       ;
; speed_acq:ut_speed_acq|Equal0~7                                                                                                                            ; 5       ;
; speed_acq:ut_speed_acq|ts_count[27]                                                                                                                        ; 5       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~9                                                                                                                   ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[6]                                                                                                                       ; 5       ;
; uart_tx:ut_uart_tx|bit_flag                                                                                                                                ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[8]                                                                                                                    ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[7]                                                                                                                    ; 5       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_26~10                            ; 5       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal2~2                                                                                                                      ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT                                                                                                                  ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_INIT_AGAIN                                                                                                            ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_RD_CMD                                                                                                                ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WR_CMD                                                                                                                ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal0~0                                                                                                                      ; 4       ;
; uart_tx:ut_uart_tx|always3~1                                                                                                                               ; 4       ;
; speed_acq:ut_speed_acq|Equal0~10                                                                                                                           ; 4       ;
; uart_tx:ut_uart_tx|baud_cnt[4]                                                                                                                             ; 4       ;
; uart_tx:ut_uart_tx|baud_cnt[5]                                                                                                                             ; 4       ;
; uart_tx:ut_uart_tx|baud_cnt[7]                                                                                                                             ; 4       ;
; uart_tx:ut_uart_tx|baud_cnt[8]                                                                                                                             ; 4       ;
; uart_tx:ut_uart_tx|baud_cnt[0]                                                                                                                             ; 4       ;
; uart_tx:ut_uart_tx|bit_cnt[0]                                                                                                                              ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[7]                                                                                                                       ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|romout[0][7]                                                                                        ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[19]                                                                                                                   ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[18]                                                                                                                   ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[17]                                                                                                                   ; 4       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|op_25~6                             ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~4                      ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~2                      ; 4       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~0                      ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~8                              ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~6                              ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~4                              ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~2                              ; 4       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~0                              ; 4       ;
; ~GND                                                                                                                                                       ; 3       ;
; uart_rx:ut_uart_rx|work_en                                                                                                                                 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Selector1~0                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|flag_pulse                                                                                                                    ; 3       ;
; uart_rx:ut_uart_rx|rx_reg3                                                                                                                                 ; 3       ;
; uart_rx:ut_uart_rx|bit_cnt[0]                                                                                                                              ; 3       ;
; uart_rx:ut_uart_rx|bit_cnt[1]                                                                                                                              ; 3       ;
; uart_rx:ut_uart_rx|bit_cnt[2]                                                                                                                              ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|LessThan2~3                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal1~3                                                                                                                      ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal1~2                                                                                                                      ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal2~0                                                                                                                      ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state.S_WAIT                                                                                                                  ; 3       ;
; uart_tx:ut_uart_tx|state.START                                                                                                                             ; 3       ;
; speed_acq:ut_speed_acq|Equal0~9                                                                                                                            ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[1]                                                                                                                             ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[2]                                                                                                                             ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[3]                                                                                                                             ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[6]                                                                                                                             ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[9]                                                                                                                             ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[10]                                                                                                                            ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[11]                                                                                                                            ; 3       ;
; uart_tx:ut_uart_tx|baud_cnt[12]                                                                                                                            ; 3       ;
; uart_rx:ut_uart_rx|unpack_data[0]                                                                                                                          ; 3       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~0                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[8]                                                                                                                       ; 3       ;
; uart_rx:ut_uart_rx|baud_cnt[8]                                                                                                                             ; 3       ;
; uart_rx:ut_uart_rx|baud_cnt[5]                                                                                                                             ; 3       ;
; uart_rx:ut_uart_rx|baud_cnt[0]                                                                                                                             ; 3       ;
; uart_rx:ut_uart_rx|baud_cnt[6]                                                                                                                             ; 3       ;
; uart_rx:ut_uart_rx|baud_cnt[3]                                                                                                                             ; 3       ;
; speed_acq:ut_speed_acq|counter[31]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[8]                                                                                                                          ; 3       ;
; speed_acq:ut_speed_acq|counter[7]                                                                                                                          ; 3       ;
; speed_acq:ut_speed_acq|counter[11]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[10]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[9]                                                                                                                          ; 3       ;
; speed_acq:ut_speed_acq|counter[14]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[13]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[12]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[17]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[16]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[15]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[20]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[19]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[18]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[23]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[22]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[21]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[26]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[25]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[24]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[29]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[30]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[28]                                                                                                                         ; 3       ;
; speed_acq:ut_speed_acq|counter[27]                                                                                                                         ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[16]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[14]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[13]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[15]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[11]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[10]                                                                                                                   ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt_1us[12]                                                                                                                   ; 3       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_3_result_int[4]~4           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~18                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~16                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~14                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~12                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~10                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~8                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~6                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~4                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~2                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add3~0                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~16                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~14                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~12                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~10                                                                                                                           ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~8                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~6                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~4                                                                                                                            ; 3       ;
; logic_ctrl:ut_logic_ctrl|Add0~2                                                                                                                            ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~8 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~6 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~4 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~2 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated|op_1~0 ; 3       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~6                      ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[2]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[3]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[4]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[5]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[6]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[7]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[8]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[9]                                                                                                                        ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~16                             ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~14                             ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~12                             ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated|op_1~10                             ; 3       ;
; pwm_ctrl:ut_pwm_ctrl|pwm_counter[10]                                                                                                                       ; 3       ;
; fg_signal~input                                                                                                                                            ; 2       ;
; dq~input                                                                                                                                                   ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[175]~163                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[169]~162                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[163]~161                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[157]~160                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[151]~159                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[152]~158                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[153]~157                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[204]~267                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[197]~266                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[190]~265                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[183]~264                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[176]~263                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[169]~262                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[162]~261                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[155]~260                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[148]~258                 ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[123]~176             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[124]~175             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[125]~174             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[114]~173             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[115]~172             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[116]~171             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[117]~170             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[118]~169             ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[90]~212                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[82]~211                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[74]~210                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[66]~209                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[67]~208                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[59]~207                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[60]~206                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[61]~205                      ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[176]~152                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[177]~151                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[170]~149                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[171]~148                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[164]~146                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[165]~145                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[158]~143                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|StageOut[159]~142                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[205]~256                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[206]~255                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[207]~254                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[198]~252                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[199]~251                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[200]~250                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[191]~248                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[192]~247                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[193]~246                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[184]~244                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[185]~243                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[186]~242                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[177]~240                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[178]~239                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[179]~238                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[170]~236                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[171]~235                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[172]~234                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[163]~232                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[164]~231                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[165]~230                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[156]~228                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[157]~227                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[158]~226                 ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[126]~160             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[127]~159             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[128]~158             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_dkm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|StageOut[129]~157             ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[91]~199                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[92]~198                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[93]~197                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[83]~195                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[84]~194                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[85]~193                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[75]~191                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[76]~190                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[77]~189                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[68]~187                      ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|StageOut[69]~186                      ; 2       ;
; uart_rx:ut_uart_rx|rx_reg2                                                                                                                                 ; 2       ;
; uart_rx:ut_uart_rx|Equal1~1                                                                                                                                ; 2       ;
; uart_rx:ut_uart_rx|Equal1~0                                                                                                                                ; 2       ;
; uart_tx:ut_uart_tx|Selector0~8                                                                                                                             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|dq_en~1                                                                                                                       ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal2~1                                                                                                                      ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always2~8                                                                                                                     ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Selector3~0                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal3~5                                                                                                                      ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal3~1                                                                                                                      ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]                                                                                                                        ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]                                                                                                                        ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]                                                                                                                        ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[4]                                                                                                                        ; 2       ;
; uart_tx:ut_uart_tx|send_flag                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|Equal0~3                                                                                                                                ; 2       ;
; uart_tx:ut_uart_tx|Equal0~2                                                                                                                                ; 2       ;
; uart_rx:ut_uart_rx|rx_data[12]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|rx_data[1]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[2]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[3]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[4]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[5]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[6]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[7]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[9]                                                                                                                              ; 2       ;
; uart_rx:ut_uart_rx|rx_data[10]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|rx_data[11]                                                                                                                             ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[10]                                                                                                                  ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[8]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[9]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[1]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[2]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[3]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[6]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[4]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[5]                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[15]                                                                                                                  ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|always7~1                                                                                                                     ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|Equal1~1                                                                                                                      ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|LessThan2~1                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|LessThan2~0                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data_tmp[7]                                                                                                                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[929]~424                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[930]~423                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[931]~422                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[932]~421                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[933]~420                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[934]~419                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[935]~418                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[936]~417                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[937]~416                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[938]~415                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[939]~414                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[940]~413                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[941]~412                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[942]~411                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[943]~410                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[944]~409                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[945]~408                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[946]~407                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[947]~406                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[948]~405                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[949]~404                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[950]~403                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[951]~402                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[952]~401                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[953]~400                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[954]~399                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[955]~398                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[956]~397                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[957]~396                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[897]~395                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[898]~394                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[899]~393                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[900]~392                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[901]~391                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[902]~390                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[903]~389                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[904]~388                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[905]~387                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[906]~386                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[907]~385                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[908]~384                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[909]~383                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[910]~382                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[911]~381                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[912]~380                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[913]~379                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[914]~378                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[915]~377                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[916]~376                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[917]~375                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[918]~374                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[919]~373                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[920]~372                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[921]~371                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[922]~370                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[923]~369                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[924]~368                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[865]~367                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[866]~366                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[867]~365                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[868]~364                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[869]~363                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[870]~362                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[871]~361                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[872]~360                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[873]~359                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[874]~358                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[875]~357                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[876]~356                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[877]~355                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[878]~354                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[879]~353                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[880]~352                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[881]~351                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[882]~350                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[883]~349                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[884]~348                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[885]~347                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[886]~346                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[887]~345                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[888]~344                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[889]~343                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[890]~342                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[891]~341                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[833]~340                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[834]~339                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[835]~338                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[836]~337                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[837]~336                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[838]~335                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[839]~334                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[840]~333                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[841]~332                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[842]~331                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[843]~330                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[844]~329                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[845]~328                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[846]~327                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[847]~326                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[848]~325                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[849]~324                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[850]~323                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[851]~322                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[852]~321                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[853]~320                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[854]~319                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[855]~318                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[856]~317                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[857]~316                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[858]~315                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[801]~314                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[802]~313                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[803]~312                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[804]~311                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[805]~310                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[806]~309                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[807]~308                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[808]~307                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[809]~306                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[810]~305                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[811]~304                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[812]~303                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[813]~302                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[814]~301                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[815]~300                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[816]~299                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[817]~298                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[818]~297                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[819]~296                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[820]~295                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[821]~294                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[822]~293                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[823]~292                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[824]~291                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[825]~290                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[769]~289                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[770]~288                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[771]~287                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[772]~286                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[773]~285                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[774]~284                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[775]~283                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[776]~282                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[777]~281                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[778]~280                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[779]~279                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[780]~278                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[781]~277                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[782]~276                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[783]~275                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[784]~274                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[785]~273                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[786]~272                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[787]~271                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[788]~270                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[789]~269                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[790]~268                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[791]~267                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[792]~266                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[737]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[738]~265                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[739]~264                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[740]~263                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[741]~262                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[742]~261                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[743]~260                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[744]~259                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[745]~258                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[746]~257                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[747]~256                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[748]~255                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[749]~254                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[750]~253                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[751]~252                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[752]~251                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[753]~250                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[754]~249                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[755]~248                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[756]~247                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[757]~246                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[758]~245                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[759]~244                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[705]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[706]~243                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[707]~242                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[708]~241                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[709]~240                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[710]~239                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[711]~238                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[712]~237                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[713]~236                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[714]~235                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[715]~234                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[716]~233                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[717]~232                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[718]~231                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[719]~230                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[720]~229                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[721]~228                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[722]~227                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[723]~226                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[724]~225                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[725]~224                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[726]~223                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[673]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[674]~222                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[675]~221                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[676]~220                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[677]~219                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[678]~218                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[679]~217                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[680]~216                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[681]~215                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[682]~214                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[683]~213                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[684]~212                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[685]~211                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[686]~210                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[687]~209                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[688]~208                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[689]~207                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[690]~206                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[691]~205                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[692]~204                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[693]~203                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[641]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[642]~202                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[643]~201                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[644]~200                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[645]~199                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[646]~198                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[647]~197                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[648]~196                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[649]~195                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[650]~194                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[651]~193                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[652]~192                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[653]~191                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[654]~190                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[655]~189                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[656]~188                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[657]~187                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[658]~186                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[659]~185                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[660]~184                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[609]~183                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[610]~182                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[611]~181                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[612]~180                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[613]~179                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[614]~178                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[615]~177                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[616]~176                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[617]~175                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[618]~174                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[619]~173                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[620]~172                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[621]~171                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[622]~170                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[623]~169                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[624]~168                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[625]~167                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[626]~166                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[627]~165                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[577]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[578]~164                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[579]~163                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[580]~162                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[581]~161                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[582]~160                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[583]~159                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[584]~158                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[585]~157                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[586]~156                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[587]~155                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[588]~154                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[589]~153                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[590]~152                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[591]~151                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[592]~150                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[593]~149                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[594]~148                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[545]~147                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[546]~146                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[547]~145                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[548]~144                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[549]~143                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[550]~142                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[551]~141                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[552]~140                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[553]~139                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[554]~138                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[555]~137                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[556]~136                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[557]~135                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[558]~134                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[559]~133                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[560]~132                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[561]~131                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[513]~130                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[514]~129                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[515]~128                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[516]~127                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[517]~126                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[518]~125                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[519]~124                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[520]~123                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[521]~122                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[522]~121                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[523]~120                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[524]~119                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[525]~118                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[526]~117                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[527]~116                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[528]~115                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[481]~114                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[482]~113                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[483]~112                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[484]~111                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[485]~110                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[486]~109                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[487]~108                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[488]~107                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[489]~106                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[490]~105                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[491]~104                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[492]~103                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[493]~102                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[494]~101                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[495]~100                   ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[449]~99                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[450]~98                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[451]~97                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[452]~96                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[453]~95                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[454]~94                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[455]~93                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[456]~92                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[457]~91                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[458]~90                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[459]~89                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[460]~88                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[461]~87                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[462]~86                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[417]~85                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[418]~84                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[419]~83                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[420]~82                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[421]~81                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[422]~80                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[423]~79                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[424]~78                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[425]~77                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[426]~76                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[427]~75                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[428]~74                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[429]~73                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[385]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[386]~72                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[387]~71                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[388]~70                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[389]~69                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[390]~68                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[391]~67                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[392]~66                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[393]~65                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[394]~64                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[395]~63                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[396]~62                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[353]~61                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[354]~60                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[355]~59                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[356]~58                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[357]~57                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[358]~56                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[359]~55                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[360]~54                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[361]~53                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[362]~52                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[363]~51                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[321]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[322]~50                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[323]~49                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[324]~48                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[325]~47                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[326]~46                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[327]~45                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[328]~44                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[329]~43                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[330]~42                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[289]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[290]~41                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[291]~40                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[292]~39                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[293]~38                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[294]~37                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[295]~36                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[296]~35                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[297]~34                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[257]~33                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[258]~32                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[259]~31                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[260]~30                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[261]~29                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[262]~28                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[263]~27                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[264]~26                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[225]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[226]~25                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[227]~24                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[228]~23                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[229]~22                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[230]~21                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[231]~20                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[193]~19                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[194]~18                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[195]~17                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[196]~16                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[197]~15                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[198]~14                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[161]~13                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[162]~12                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[163]~11                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[164]~10                    ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[165]~9                     ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[129]                       ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[130]~7                     ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[131]~6                     ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[132]~5                     ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[97]                        ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[98]~3                      ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[99]~2                      ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[65]~1                      ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[66]~0                      ; 2       ;
; speed_acq:ut_speed_acq|Equal0~8                                                                                                                            ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|StageOut[33]                        ; 2       ;
; uart_tx:ut_uart_tx|Equal0~1                                                                                                                                ; 2       ;
; uart_tx:ut_uart_tx|Equal0~0                                                                                                                                ; 2       ;
; logic_ctrl:ut_logic_ctrl|LessThan6~1                                                                                                                       ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[204]~217                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[205]~216                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[207]~214                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[149]~159                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[150]~157                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|StageOut[152]~154                 ; 2       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~3                                                                                                                   ; 2       ;
; logic_ctrl:ut_logic_ctrl|speed_to_duty~1                                                                                                                   ; 2       ;
; ds18b20_ctrl:ut_ds18b20_ctrl|data[9]                                                                                                                       ; 2       ;
; pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|romout[1][10]~1                                                                                     ; 2       ;
; uart_tx:ut_uart_tx|tx                                                                                                                                      ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[12]                                                                                                                            ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[11]                                                                                                                            ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[10]                                                                                                                            ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[9]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[2]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[1]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[7]                                                                                                                             ; 2       ;
; uart_rx:ut_uart_rx|baud_cnt[4]                                                                                                                             ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[24]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[25]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[23]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[22]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[21]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[20]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[19]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[18]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[16]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[17]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[15]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[11]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[14]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[13]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[12]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[10]                                                                                                                              ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[9]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[8]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[7]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[6]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[5]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[4]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[3]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[2]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[1]                                                                                                                               ; 2       ;
; uart_tx:ut_uart_tx|cnt_1s[0]                                                                                                                               ; 2       ;
; speed_acq:ut_speed_acq|counter[5]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[4]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[3]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[6]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[0]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[2]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|counter[1]                                                                                                                          ; 2       ;
; speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_2_result_int[3]~4           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_21~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_21~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_21~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_20~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_20~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_20~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_20~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_19~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_19~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_19~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_19~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_18~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_18~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_18~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_18~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_21~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_21~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_20~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_19~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_18~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_17~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_16~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_15~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_14~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_13~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_12~8                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_12~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider|op_12~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_17~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_17~4                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_17~2                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_17~0                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_16~6                           ; 2       ;
; logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider|op_16~4                           ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 3,123 / 32,401 ( 10 % ) ;
; C16 interconnects           ; 11 / 1,326 ( < 1 % )    ;
; C4 interconnects            ; 1,616 / 21,816 ( 7 % )  ;
; Direct links                ; 607 / 32,401 ( 2 % )    ;
; Global clocks               ; 3 / 10 ( 30 % )         ;
; Local interconnects         ; 979 / 10,320 ( 9 % )    ;
; R24 interconnects           ; 36 / 1,289 ( 3 % )      ;
; R4 interconnects            ; 1,889 / 28,186 ( 7 % )  ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.88) ; Number of LABs  (Total = 164) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 14                            ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 3                             ;
; 11                                          ; 5                             ;
; 12                                          ; 5                             ;
; 13                                          ; 2                             ;
; 14                                          ; 8                             ;
; 15                                          ; 6                             ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.80) ; Number of LABs  (Total = 164) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 50                            ;
; 1 Clock                            ; 50                            ;
; 1 Clock enable                     ; 23                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 1                             ;
; 2 Clock enables                    ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.78) ; Number of LABs  (Total = 164) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 12                            ;
; 3                                            ; 5                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 2                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 3                             ;
; 11                                           ; 4                             ;
; 12                                           ; 5                             ;
; 13                                           ; 2                             ;
; 14                                           ; 10                            ;
; 15                                           ; 37                            ;
; 16                                           ; 38                            ;
; 17                                           ; 3                             ;
; 18                                           ; 3                             ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 0                             ;
; 22                                           ; 2                             ;
; 23                                           ; 2                             ;
; 24                                           ; 0                             ;
; 25                                           ; 2                             ;
; 26                                           ; 0                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.45) ; Number of LABs  (Total = 164) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 14                            ;
; 2                                               ; 14                            ;
; 3                                               ; 4                             ;
; 4                                               ; 3                             ;
; 5                                               ; 1                             ;
; 6                                               ; 1                             ;
; 7                                               ; 14                            ;
; 8                                               ; 8                             ;
; 9                                               ; 11                            ;
; 10                                              ; 14                            ;
; 11                                              ; 17                            ;
; 12                                              ; 17                            ;
; 13                                              ; 12                            ;
; 14                                              ; 12                            ;
; 15                                              ; 6                             ;
; 16                                              ; 12                            ;
; 17                                              ; 1                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.27) ; Number of LABs  (Total = 164) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 3                             ;
; 4                                            ; 12                            ;
; 5                                            ; 5                             ;
; 6                                            ; 7                             ;
; 7                                            ; 7                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 2                             ;
; 11                                           ; 8                             ;
; 12                                           ; 3                             ;
; 13                                           ; 7                             ;
; 14                                           ; 5                             ;
; 15                                           ; 1                             ;
; 16                                           ; 4                             ;
; 17                                           ; 7                             ;
; 18                                           ; 6                             ;
; 19                                           ; 4                             ;
; 20                                           ; 3                             ;
; 21                                           ; 0                             ;
; 22                                           ; 2                             ;
; 23                                           ; 6                             ;
; 24                                           ; 3                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 5                             ;
; 28                                           ; 7                             ;
; 29                                           ; 2                             ;
; 30                                           ; 8                             ;
; 31                                           ; 12                            ;
; 32                                           ; 8                             ;
; 33                                           ; 4                             ;
; 34                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 7         ; 0            ; 7         ; 0            ; 0            ; 7         ; 7         ; 0            ; 7         ; 7         ; 0            ; 3            ; 0            ; 0            ; 5            ; 0            ; 3            ; 5            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 7         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 7            ; 0         ; 7            ; 7            ; 0         ; 0         ; 7            ; 0         ; 0         ; 7            ; 4            ; 7            ; 7            ; 2            ; 7            ; 4            ; 2            ; 7            ; 7            ; 7            ; 4            ; 7            ; 7            ; 7            ; 7            ; 7            ; 0         ; 7            ; 7            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pwm_out            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; dq                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fg_signal          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 2.3               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                   ;
+--------------------------------------+--------------------------------------+-------------------+
; Source Register                      ; Destination Register                 ; Delay Added in ns ;
+--------------------------------------+--------------------------------------+-------------------+
; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 2.232             ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[4]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.116             ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[3]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.116             ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[2]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.116             ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[0]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.116             ;
; ds18b20_ctrl:ut_ds18b20_ctrl|cnt[1]  ; ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us ; 1.116             ;
; uart_tx:ut_uart_tx|baud_cnt[0]       ; uart_tx:ut_uart_tx|tx                ; 0.069             ;
+--------------------------------------+--------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "SmartFans"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SmartFans.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ds18b20_ctrl:ut_ds18b20_ctrl|clk_1us~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.64 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file D:/Project/QuartusPrj/school/SmartFans/quartus_prj/output_files/SmartFans.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5892 megabytes
    Info: Processing ended: Sat Jan 04 22:22:09 2025
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:28


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Project/QuartusPrj/school/SmartFans/quartus_prj/output_files/SmartFans.fit.smsg.


