<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_149{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_149{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_149{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_149{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_149{left:156px;bottom:1084px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t6_149{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_149{left:663px;bottom:1060px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_149{left:70px;bottom:1043px;letter-spacing:-0.17px;}
#t9_149{left:130px;bottom:1043px;}
#ta_149{left:136px;bottom:1043px;letter-spacing:-0.17px;}
#tb_149{left:173px;bottom:1043px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#tc_149{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#td_149{left:70px;bottom:1010px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#te_149{left:70px;bottom:983px;}
#tf_149{left:96px;bottom:987px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_149{left:70px;bottom:960px;}
#th_149{left:96px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_149{left:96px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_149{left:96px;bottom:923px;}
#tk_149{left:122px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_149{left:96px;bottom:898px;}
#tm_149{left:122px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_149{left:96px;bottom:874px;}
#to_149{left:122px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_149{left:96px;bottom:849px;}
#tq_149{left:122px;bottom:849px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tr_149{left:70px;bottom:823px;}
#ts_149{left:96px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#tt_149{left:96px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tu_149{left:96px;bottom:785px;}
#tv_149{left:122px;bottom:785px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_149{left:96px;bottom:761px;}
#tx_149{left:122px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#ty_149{left:70px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tz_149{left:70px;bottom:719px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t10_149{left:70px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t11_149{left:70px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_149{left:70px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_149{left:70px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t14_149{left:70px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_149{left:70px;bottom:570px;letter-spacing:-0.08px;}
#t16_149{left:156px;bottom:570px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t17_149{left:70px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_149{left:70px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_149{left:70px;bottom:512px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1a_149{left:70px;bottom:496px;letter-spacing:-0.13px;word-spacing:-1.12px;}
#t1b_149{left:70px;bottom:479px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1c_149{left:70px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1d_149{left:70px;bottom:438px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1e_149{left:70px;bottom:421px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_149{left:70px;bottom:404px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1g_149{left:70px;bottom:380px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#t1h_149{left:70px;bottom:363px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t1i_149{left:70px;bottom:346px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t1j_149{left:70px;bottom:329px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1k_149{left:70px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t1l_149{left:70px;bottom:295px;letter-spacing:-0.13px;}
#t1m_149{left:70px;bottom:271px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_149{left:70px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1o_149{left:70px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1p_149{left:70px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1q_149{left:70px;bottom:204px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t1r_149{left:70px;bottom:187px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t1s_149{left:70px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_149{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_149{left:70px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_149{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_149{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_149{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_149{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_149{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_149{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts149" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg149" style="-webkit-user-select: none;"><object width="935" height="1210" data="149/149.svg" type="image/svg+xml" id="pdf149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_149" class="t s1_149">Vol. 3A </span><span id="t2_149" class="t s1_149">4-43 </span>
<span id="t3_149" class="t s2_149">PAGING </span>
<span id="t4_149" class="t s3_149">4.10.2.2 </span><span id="t5_149" class="t s3_149">Caching Translations in TLBs </span>
<span id="t6_149" class="t s4_149">The processor may accelerate the paging process by caching individual translations in </span><span id="t7_149" class="t s5_149">translation lookaside </span>
<span id="t8_149" class="t s5_149">buffers </span><span id="t9_149" class="t s4_149">(</span><span id="ta_149" class="t s5_149">TLBs</span><span id="tb_149" class="t s4_149">). Each entry in a TLB is an individual translation. Each translation is referenced by a page number. </span>
<span id="tc_149" class="t s4_149">It contains the following information from the paging-structure entries used to translate linear addresses with the </span>
<span id="td_149" class="t s4_149">page number: </span>
<span id="te_149" class="t s6_149">• </span><span id="tf_149" class="t s4_149">The physical address corresponding to the page number (the page frame). </span>
<span id="tg_149" class="t s6_149">• </span><span id="th_149" class="t s4_149">The access rights from the paging-structure entries used to translate linear addresses with the page number </span>
<span id="ti_149" class="t s4_149">(see Section 4.6): </span>
<span id="tj_149" class="t s4_149">— </span><span id="tk_149" class="t s4_149">The logical-AND of the R/W flags. </span>
<span id="tl_149" class="t s4_149">— </span><span id="tm_149" class="t s4_149">The logical-AND of the U/S flags. </span>
<span id="tn_149" class="t s4_149">— </span><span id="to_149" class="t s4_149">The logical-OR of the XD flags (necessary only if IA32_EFER.NXE = 1). </span>
<span id="tp_149" class="t s4_149">— </span><span id="tq_149" class="t s4_149">The protection key (only with 4-level paging and 5-level paging). </span>
<span id="tr_149" class="t s6_149">• </span><span id="ts_149" class="t s4_149">Attributes from a paging-structure entry that identifies the final page frame for the page number (either a PTE </span>
<span id="tt_149" class="t s4_149">or a paging-structure entry in which the PS flag is 1): </span>
<span id="tu_149" class="t s4_149">— </span><span id="tv_149" class="t s4_149">The dirty flag (see Section 4.8). </span>
<span id="tw_149" class="t s4_149">— </span><span id="tx_149" class="t s4_149">The memory type (see Section 4.9). </span>
<span id="ty_149" class="t s4_149">(TLB entries may contain other information as well. A processor may implement multiple TLBs, and some of these </span>
<span id="tz_149" class="t s4_149">may be for special purposes, e.g., only for instruction fetches. Such special-purpose TLBs may not contain some of </span>
<span id="t10_149" class="t s4_149">this information if it is not necessary. For example, a TLB used only for instruction fetches need not contain infor- </span>
<span id="t11_149" class="t s4_149">mation about the R/W and dirty flags.) </span>
<span id="t12_149" class="t s4_149">As noted in Section 4.10.1, any TLB entries created by a logical processor are associated with the current PCID. </span>
<span id="t13_149" class="t s4_149">Processors need not implement any TLBs. Processors that do implement TLBs may invalidate any TLB entry at any </span>
<span id="t14_149" class="t s4_149">time. Software should not rely on the existence of TLBs or on the retention of TLB entries. </span>
<span id="t15_149" class="t s3_149">4.10.2.3 </span><span id="t16_149" class="t s3_149">Details of TLB Use </span>
<span id="t17_149" class="t s4_149">Because the TLBs cache entries only for linear addresses with translations, there can be a TLB entry for a page </span>
<span id="t18_149" class="t s4_149">number only if the P flag is 1 and the reserved bits are 0 in each of the paging-structure entries used to translate </span>
<span id="t19_149" class="t s4_149">that page number. In addition, the processor does not cache a translation for a page number unless the accessed </span>
<span id="t1a_149" class="t s4_149">flag is 1 in each of the paging-structure entries used during translation; before caching a translation, the processor </span>
<span id="t1b_149" class="t s4_149">sets any of these accessed flags that is not already 1. </span>
<span id="t1c_149" class="t s4_149">Subject to the limitations given in the previous paragraph, the processor may cache a translation for any linear </span>
<span id="t1d_149" class="t s4_149">address, even if that address is not used to access memory. For example, the processor may cache translations </span>
<span id="t1e_149" class="t s4_149">required for prefetches and for accesses that result from speculative execution that would never actually occur in </span>
<span id="t1f_149" class="t s4_149">the executed code path. </span>
<span id="t1g_149" class="t s4_149">If the page number of a linear address corresponds to a TLB entry associated with the current PCID, the processor </span>
<span id="t1h_149" class="t s4_149">may use that TLB entry to determine the page frame, access rights, and other attributes for accesses to that linear </span>
<span id="t1i_149" class="t s4_149">address. In this case, the processor may not actually consult the paging structures in memory. The processor may </span>
<span id="t1j_149" class="t s4_149">retain a TLB entry unmodified even if software subsequently modifies the relevant paging-structure entries in </span>
<span id="t1k_149" class="t s4_149">memory. See Section 4.10.4.2 for how software can ensure that the processor uses the modified paging-structure </span>
<span id="t1l_149" class="t s4_149">entries. </span>
<span id="t1m_149" class="t s4_149">If the paging structures specify a translation using a page larger than 4 KBytes, some processors may cache </span>
<span id="t1n_149" class="t s4_149">multiple smaller-page TLB entries for that translation. Each such TLB entry would be associated with a page </span>
<span id="t1o_149" class="t s4_149">number corresponding to the smaller page size (e.g., bits 47:12 of a linear address with 4-level paging), even </span>
<span id="t1p_149" class="t s4_149">though part of that page number (e.g., bits 20:12) is part of the offset with respect to the page specified by the </span>
<span id="t1q_149" class="t s4_149">paging structures. The upper bits of the physical address in such a TLB entry are derived from the physical address </span>
<span id="t1r_149" class="t s4_149">in the PDE used to create the translation, while the lower bits come from the linear address of the access for which </span>
<span id="t1s_149" class="t s4_149">the translation is created. There is no way for software to be aware that multiple translations for smaller pages </span>
<span id="t1t_149" class="t s4_149">have been used for a large page. For example, an execution of INVLPG for a linear address on such a page invali- </span>
<span id="t1u_149" class="t s4_149">dates any and all smaller-page TLB entries for the translation of any linear address on that page. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
