<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMC-CARRIER-CORE: rtl Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMC-CARRIER-CORE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classSsiAxiMaster_1_1rtl.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a732f2467b91594d8cf72bc775c6fac7e"><td class="memItemLeft" align="right" valign="top"><a id="a732f2467b91594d8cf72bc775c6fac7e"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a732f2467b91594d8cf72bc775c6fac7e">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">mFifoAxisSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdDmaAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">rdDmaAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">sFifoAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrDmaAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">wrDmaAxisSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:aa6468384bdbce0369b7ef3c50b3b66df"><td class="memItemLeft" align="right" valign="top"><a id="aa6468384bdbce0369b7ef3c50b3b66df"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#aa6468384bdbce0369b7ef3c50b3b66df">sFifoAxisSlave</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:acff7f0fb4360dbb04be1736679a1e305"><td class="memItemLeft" align="right" valign="top"><a id="acff7f0fb4360dbb04be1736679a1e305"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#acff7f0fb4360dbb04be1736679a1e305">mFifoAxisMaster</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a1f64bbe31c2d3e815558c4f12c7adbf9"><td class="memItemLeft" align="right" valign="top"><a id="a1f64bbe31c2d3e815558c4f12c7adbf9"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a1f64bbe31c2d3e815558c4f12c7adbf9">rdDmaReq</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a7811489e0d93aea626cb06e08e548488"><td class="memItemLeft" align="right" valign="top"><a id="a7811489e0d93aea626cb06e08e548488"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a7811489e0d93aea626cb06e08e548488">wrDmaReq</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ae996d68f2e5a96d93b3a38352fe80d30"><td class="memItemLeft" align="right" valign="top"><a id="ae996d68f2e5a96d93b3a38352fe80d30"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#ae996d68f2e5a96d93b3a38352fe80d30">wrDmaAxisMaster</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a06a04c91a95b7aa8371287967593f431"><td class="memItemLeft" align="right" valign="top"><a id="a06a04c91a95b7aa8371287967593f431"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a06a04c91a95b7aa8371287967593f431">rdDmaAxisSlave</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:af86241995db466450e8898768a3001b8"><td class="memItemLeft" align="right" valign="top"><a id="af86241995db466450e8898768a3001b8"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#af86241995db466450e8898768a3001b8">INTERNAL_AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_BUS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_COMP_C</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad2f237dd248dfa086253bb04f19960ce"><td class="memItemLeft" align="right" valign="top"><a id="ad2f237dd248dfa086253bb04f19960ce"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#ad2f237dd248dfa086253bb04f19960ce">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">gotBlank</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">gotTLast</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rdDmaReq</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_READ_DMA_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wrDmaReq</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rdDmaAxisSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wrDmaAxisMaster</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">INTERNAL_AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">sFifoAxisSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">mFifoAxisMaster</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">INTERNAL_AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:ae5e1291e9b73fc95fdd896d189131360"><td class="memItemLeft" align="right" valign="top"><a id="ae5e1291e9b73fc95fdd896d189131360"></a>
<b><a class="el" href="classSsiAxiMaster_1_1rtl.html#ae5e1291e9b73fc95fdd896d189131360">StateType</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">SIZE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WRITE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">READ_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ab6986aa2e5ee74e6340d4c9be89d82d0"><td class="memItemLeft" align="right" valign="top"><a id="ab6986aa2e5ee74e6340d4c9be89d82d0"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#ab6986aa2e5ee74e6340d4c9be89d82d0">sFifoAxisMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad36713fb42c1b124f3d6a2fb01f147f7"><td class="memItemLeft" align="right" valign="top"><a id="ad36713fb42c1b124f3d6a2fb01f147f7"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#ad36713fb42c1b124f3d6a2fb01f147f7">mFifoAxisSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2f97a5df5b6d98b0580fcdc1c844d167"><td class="memItemLeft" align="right" valign="top"><a id="a2f97a5df5b6d98b0580fcdc1c844d167"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a2f97a5df5b6d98b0580fcdc1c844d167">mFifoAxisCtrl</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamCtrlType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7be39ecaf1e7305332a191128581b7b5"><td class="memItemLeft" align="right" valign="top"><a id="a7be39ecaf1e7305332a191128581b7b5"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a7be39ecaf1e7305332a191128581b7b5">rdDmaAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiReadDmaAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2e9099bdc827203395de91908ba36354"><td class="memItemLeft" align="right" valign="top"><a id="a2e9099bdc827203395de91908ba36354"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a2e9099bdc827203395de91908ba36354">wrDmaAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaAckType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae3bfd61dad14516a5d8520011e52827f"><td class="memItemLeft" align="right" valign="top"><a id="ae3bfd61dad14516a5d8520011e52827f"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#ae3bfd61dad14516a5d8520011e52827f">wrDmaAxisSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f8497bafd1c2e6d1e3bb7b8bdf09686"><td class="memItemLeft" align="right" valign="top"><a id="a5f8497bafd1c2e6d1e3bb7b8bdf09686"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a5f8497bafd1c2e6d1e3bb7b8bdf09686">rdDmaAxisMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0498304adc5e9a77df9df664a54ee3d3"><td class="memItemLeft" align="right" valign="top"><a id="a0498304adc5e9a77df9df664a54ee3d3"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a0498304adc5e9a77df9df664a54ee3d3">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a758a8cbb78916a3911d410a62191310d"><td class="memItemLeft" align="right" valign="top"><a id="a758a8cbb78916a3911d410a62191310d"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a758a8cbb78916a3911d410a62191310d">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:a29ddea0778c5dba9ca0b08e7188a5a57"><td class="memItemLeft" align="right" valign="top"><a id="a29ddea0778c5dba9ca0b08e7188a5a57"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a29ddea0778c5dba9ca0b08e7188a5a57">state</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">StateType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8a0142f703c1e655a44cbd341c4b10d8"><td class="memItemLeft" align="right" valign="top"><a id="a8a0142f703c1e655a44cbd341c4b10d8"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a8a0142f703c1e655a44cbd341c4b10d8">gotTLast</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aca4d88a7fe03c5b0e1c67240447567e1"><td class="memItemLeft" align="right" valign="top"><a id="aca4d88a7fe03c5b0e1c67240447567e1"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#aca4d88a7fe03c5b0e1c67240447567e1">gotBlank</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a19da603659cfc22d317a4a72c5a07776"><td class="memItemLeft" align="right" valign="top"><a id="a19da603659cfc22d317a4a72c5a07776"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a19da603659cfc22d317a4a72c5a07776">slaveaxistreamfifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axistreamfifov2</b>  </td></tr>
<tr class="memitem:a88f9c9e013359c2f9c5f262629b1f195"><td class="memItemLeft" align="right" valign="top"><a id="a88f9c9e013359c2f9c5f262629b1f195"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#a88f9c9e013359c2f9c5f262629b1f195">masteraxistreamfifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axistreamfifov2</b>  </td></tr>
<tr class="memitem:aa99b1158221060373c395405556c3436"><td class="memItemLeft" align="right" valign="top"><a id="aa99b1158221060373c395405556c3436"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#aa99b1158221060373c395405556c3436">u_axistreamdmaread_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axistreamdmaread</b>  </td></tr>
<tr class="memitem:aaf38e6008cba86bd6ef3808887028f5f"><td class="memItemLeft" align="right" valign="top"><a id="aaf38e6008cba86bd6ef3808887028f5f"></a>
<a class="el" href="classSsiAxiMaster_1_1rtl.html#aaf38e6008cba86bd6ef3808887028f5f">u_axistreamdmawrite_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axistreamdmawrite</b>  </td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/travis/build/slaclab/amc-carrier-core/BsaCore/rtl/SsiAxiMaster.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classSsiAxiMaster.html">SsiAxiMaster</a></li><li class="navelem"><a class="el" href="classSsiAxiMaster_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
