$date
	Tue May 07 11:40:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module d_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#1000000
0!
0#
1"
#1200000
1#
#1500000
0#
0"
#1800000
1#
#2000000
1!
1"
#2100000
0#
#2400000
1#
#2500000
0"
#2700000
0#
#3000000
1#
1"
#3300000
0#
#3500000
0"
#3600000
1#
#3900000
0#
#4000000
0!
1"
#4200000
1#
#4500000
0#
0"
#4800000
1#
#5000000
1!
1"
#5100000
0#
#5400000
1#
#5500000
0"
#5700000
0#
#6000000
1#
1"
#6300000
0#
#6500000
0"
#6600000
1#
#6900000
0#
#7000000
0!
1"
#7200000
1#
#7500000
0#
0"
#7800000
1#
#8000000
1!
1"
#8100000
0#
#8400000
1#
#8500000
0"
#8700000
0#
#9000000
1#
1"
#9300000
0#
#9500000
0"
#9600000
1#
#9900000
0#
#10000000
0!
1"
#10200000
1#
#10500000
0#
0"
#10800000
1#
#11000000
1!
1"
