Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Apr 29 09:33:17 2023
| Host         : seankent running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[20]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[22]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[23]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[24]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[25]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[26]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[27]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[28]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[29]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[2]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[30]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[31]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__ir/q_reg[9]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[4]_rep__0/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__0/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[5]_rep__1/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/central_processing_unit__0/decoder__0/op_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: jay__0/memory_controller__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__addr__x/q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.478        0.000                      0                 5776        0.122        0.000                      0                 5776        4.500        0.000                       0                  3056  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.478        0.000                      0                 5776        0.122        0.000                      0                 5776        4.500        0.000                       0                  3056  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.706ns (28.745%)  route 6.708ns (71.255%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.824    10.774    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/rf__addr[2]
    SLICE_X55Y120        MUXF7 (Prop_muxf7_S_O)       0.276    11.050 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_i_2/O
                         net (fo=1, routed)           0.654    11.704    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[0]_i_2_n_3
    SLICE_X55Y119        LUT6 (Prop_lut6_I0_O)        0.299    12.003 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[0]_i_1__0/O
                         net (fo=7, routed)           0.737    12.740    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_rep
    SLICE_X55Y116        LUT6 (Prop_lut6_I1_O)        0.124    12.864 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1/O
                         net (fo=1, routed)           0.264    13.128    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_12__1_n_3
    SLICE_X55Y116        LUT6 (Prop_lut6_I4_O)        0.124    13.252 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4/O
                         net (fo=4, routed)           0.636    13.889    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_i_4_n_3
    SLICE_X54Y115        LUT6 (Prop_lut6_I2_O)        0.124    14.013 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.607    14.619    jay__0/central_processing_unit__0/d_flip_flop__state/q[2]_rep__1_i_1_n_3
    SLICE_X54Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.482    14.904    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X54Y115        FDRE (Setup_fdre_C_D)       -0.031    15.097    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.619    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 4.098ns (44.077%)  route 5.199ns (55.923%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.604     5.206    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518     5.724 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q
                         net (fo=144, routed)         1.187     6.912    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X49Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.036 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11/O
                         net (fo=2, routed)           0.554     7.590    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11_n_3
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_5/O
                         net (fo=13, routed)          0.916     8.630    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_1
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.150     8.780 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_6/O
                         net (fo=139, routed)         1.057     9.837    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_0[1]
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.348    10.185 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3/O
                         net (fo=1, routed)           0.442    10.628    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3_n_3
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.124    10.752 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10/O
                         net (fo=66, routed)          0.616    11.368    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10_n_3
    SLICE_X41Y116        LUT6 (Prop_lut6_I4_O)        0.124    11.492 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1/O
                         net (fo=1, routed)           0.417    11.909    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1_n_3
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.565 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.679    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.793 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.793    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.907 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.907    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.021    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.486 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.486    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.600    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.714    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.828    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.056    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.170    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.504 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.504    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[61]
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.494    14.916    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X40Y132        FDRE (Setup_fdre_C_D)        0.062    15.131    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[61]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.334ns (25.528%)  route 6.809ns (74.472%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         1.723    11.673    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X82Y119        MUXF7 (Prop_muxf7_S_O)       0.276    11.949 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[8]_i_5/O
                         net (fo=1, routed)           0.992    12.941    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_2
    SLICE_X70Y117        LUT6 (Prop_lut6_I5_O)        0.299    13.240 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[8]_i_1__0/O
                         net (fo=3, routed)           1.108    14.348    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[63]_1[8]
    SLICE_X51Y117        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.487    14.909    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X51Y117        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X51Y117        FDRE (Setup_fdre_C_D)       -0.081    14.981    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 2.334ns (25.443%)  route 6.839ns (74.557%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         1.731    11.681    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X82Y124        MUXF7 (Prop_muxf7_S_O)       0.276    11.957 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[27]_i_5/O
                         net (fo=1, routed)           0.988    12.945    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[27]_2
    SLICE_X69Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.244 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[27]_i_1__0/O
                         net (fo=3, routed)           1.135    14.379    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[63]_1[27]
    SLICE_X59Y120        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.482    14.904    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X59Y120        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[27]/C
                         clock pessimism              0.259    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y120        FDRE (Setup_fdre_C_D)       -0.103    15.025    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 4.077ns (43.950%)  route 5.199ns (56.050%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.604     5.206    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518     5.724 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q
                         net (fo=144, routed)         1.187     6.912    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X49Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.036 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11/O
                         net (fo=2, routed)           0.554     7.590    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11_n_3
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_5/O
                         net (fo=13, routed)          0.916     8.630    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_1
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.150     8.780 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_6/O
                         net (fo=139, routed)         1.057     9.837    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_0[1]
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.348    10.185 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3/O
                         net (fo=1, routed)           0.442    10.628    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3_n_3
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.124    10.752 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10/O
                         net (fo=66, routed)          0.616    11.368    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10_n_3
    SLICE_X41Y116        LUT6 (Prop_lut6_I4_O)        0.124    11.492 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1/O
                         net (fo=1, routed)           0.417    11.909    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1_n_3
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.565 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.679    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.793 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.793    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.907 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.907    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.021    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.486 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.486    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.600    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.714    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.828    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.056    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.170    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.483 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.483    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[63]
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.494    14.916    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X40Y132        FDRE (Setup_fdre_C_D)        0.062    15.131    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[63]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 2.458ns (26.596%)  route 6.784ns (73.404%))
  Logic Levels:           8  (LUT2=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         1.723    11.673    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X82Y119        MUXF7 (Prop_muxf7_S_O)       0.276    11.949 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[8]_i_5/O
                         net (fo=1, routed)           0.992    12.941    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[8]_2
    SLICE_X70Y117        LUT6 (Prop_lut6_I5_O)        0.299    13.240 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[8]_i_1__0/O
                         net (fo=3, routed)           1.083    14.323    jay__0/central_processing_unit__0/d_flip_flop__state/wr_data[6]
    SLICE_X50Y117        LUT6 (Prop_lut6_I4_O)        0.124    14.447 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[8]_i_1__6/O
                         net (fo=1, routed)           0.000    14.447    jay__0/central_processing_unit__0/d_flip_flop__b/b__n[8]
    SLICE_X50Y117        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.487    14.909    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/C
                         clock pessimism              0.188    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X50Y117        FDRE (Setup_fdre_C_D)        0.077    15.139    jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 2.725ns (29.704%)  route 6.449ns (70.296%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.848    10.798    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X55Y118        MUXF7 (Prop_muxf7_S_O)       0.296    11.094 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[1]_i_5/O
                         net (fo=1, routed)           0.641    11.735    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[1]_2
    SLICE_X55Y119        LUT6 (Prop_lut6_I5_O)        0.298    12.033 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[1]_i_1__0/O
                         net (fo=9, routed)           0.685    12.718    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/wr_data[1]
    SLICE_X54Y116        LUT4 (Prop_lut4_I3_O)        0.124    12.842 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[7]_i_11/O
                         net (fo=1, routed)           0.491    13.333    jay__0/central_processing_unit__0/d_flip_flop__state/state__n2
    SLICE_X54Y114        LUT6 (Prop_lut6_I2_O)        0.124    13.457 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_6/O
                         net (fo=1, routed)           0.466    13.923    jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_6_n_3
    SLICE_X54Y114        LUT6 (Prop_lut6_I5_O)        0.124    14.047 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[7]_i_1/O
                         net (fo=1, routed)           0.332    14.379    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[7]
    SLICE_X54Y114        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.483    14.905    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X54Y114        FDRE (Setup_fdre_C_D)       -0.045    15.084    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.149ns  (logic 2.725ns (29.785%)  route 6.424ns (70.215%))
  Logic Levels:           10  (LUT2=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.603     5.205    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y115        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y115        FDRE (Prop_fdre_C_Q)         0.478     5.683 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/Q
                         net (fo=104, routed)         1.245     6.928    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I0_O)        0.295     7.223 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41/O
                         net (fo=1, routed)           0.000     7.223    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_41_n_3
    SLICE_X56Y118        MUXF7 (Prop_muxf7_I0_O)      0.209     7.432 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34/O
                         net (fo=1, routed)           0.709     8.142    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_34_n_3
    SLICE_X56Y118        LUT6 (Prop_lut6_I5_O)        0.297     8.439 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_18/O
                         net (fo=5, routed)           0.595     9.034    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_2
    SLICE_X57Y120        LUT2 (Prop_lut2_I1_O)        0.153     9.187 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16/O
                         net (fo=3, routed)           0.436     9.623    jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_16_n_3
    SLICE_X57Y120        LUT6 (Prop_lut6_I5_O)        0.327     9.950 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_4__0/O
                         net (fo=282, routed)         0.848    10.798    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/rf__addr[2]
    SLICE_X55Y118        MUXF7 (Prop_muxf7_S_O)       0.296    11.094 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__3/q_reg[1]_i_5/O
                         net (fo=1, routed)           0.641    11.735    jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[1]_2
    SLICE_X55Y119        LUT6 (Prop_lut6_I5_O)        0.298    12.033 r  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q[1]_i_1__0/O
                         net (fo=9, routed)           0.597    12.630    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__1
    SLICE_X55Y116        LUT6 (Prop_lut6_I5_O)        0.124    12.754 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_11/O
                         net (fo=1, routed)           0.436    13.191    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_11_n_3
    SLICE_X54Y115        LUT6 (Prop_lut6_I4_O)        0.124    13.315 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4/O
                         net (fo=1, routed)           0.446    13.761    jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_4_n_3
    SLICE_X54Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[6]_i_1/O
                         net (fo=1, routed)           0.470    14.354    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[6]
    SLICE_X52Y113        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.483    14.905    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X52Y113        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]/C
                         clock pessimism              0.259    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X52Y113        FDRE (Setup_fdre_C_D)       -0.067    15.062    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 3.257ns (35.776%)  route 5.847ns (64.224%))
  Logic Levels:           15  (CARRY4=7 LUT3=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.607     5.209    jay__0/central_processing_unit__0/d_flip_flop__b/clk_100mhz_IBUF_BUFG
    SLICE_X50Y117        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y117        FDRE (Prop_fdre_C_Q)         0.518     5.727 r  jay__0/central_processing_unit__0/d_flip_flop__b/q_reg[8]/Q
                         net (fo=12, routed)          1.655     7.382    jay__0/b[8]
    SLICE_X61Y125        LUT4 (Prop_lut4_I0_O)        0.124     7.506 r  jay__0/ltu_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.506    jay__0/central_processing_unit__0/comparator__0/ltu_carry__1_1[0]
    SLICE_X61Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.038 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.038    jay__0/central_processing_unit__0/comparator__0/ltu_carry__0_n_3
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.152 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.152    jay__0/central_processing_unit__0/comparator__0/ltu_carry__1_n_3
    SLICE_X61Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.266 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.266    jay__0/central_processing_unit__0/comparator__0/ltu_carry__2_n_3
    SLICE_X61Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.380 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.380    jay__0/central_processing_unit__0/comparator__0/ltu_carry__3_n_3
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.494 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.494    jay__0/central_processing_unit__0/comparator__0/ltu_carry__4_n_3
    SLICE_X61Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  jay__0/central_processing_unit__0/comparator__0/ltu_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.608    jay__0/central_processing_unit__0/comparator__0/ltu_carry__5_n_3
    SLICE_X61Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 f  jay__0/central_processing_unit__0/comparator__0/ltu_carry__6/CO[3]
                         net (fo=10, routed)          1.604    10.326    jay__0/central_processing_unit__0/d_flip_flop__b/q[1]_i_26[0]
    SLICE_X60Y114        LUT3 (Prop_lut3_I0_O)        0.124    10.450 f  jay__0/central_processing_unit__0/d_flip_flop__b/q[1]_i_35/O
                         net (fo=2, routed)           0.560    11.009    jay__0/central_processing_unit__0/d_flip_flop__state/lt
    SLICE_X59Y112        LUT6 (Prop_lut6_I4_O)        0.124    11.133 f  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_40/O
                         net (fo=1, routed)           0.000    11.133    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_40_n_3
    SLICE_X59Y112        MUXF7 (Prop_muxf7_I1_O)      0.217    11.350 f  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_28/O
                         net (fo=1, routed)           0.474    11.824    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_28_n_3
    SLICE_X57Y110        LUT6 (Prop_lut6_I4_O)        0.299    12.123 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_14/O
                         net (fo=1, routed)           0.000    12.123    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_14_n_3
    SLICE_X57Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    12.335 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_7/O
                         net (fo=1, routed)           0.495    12.830    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]_i_7_n_3
    SLICE_X56Y111        LUT6 (Prop_lut6_I4_O)        0.299    13.129 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2/O
                         net (fo=1, routed)           0.447    13.576    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2_n_3
    SLICE_X56Y115        LUT6 (Prop_lut6_I0_O)        0.124    13.700 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_1__2/O
                         net (fo=1, routed)           0.613    14.313    jay__0/central_processing_unit__0/d_flip_flop__state/state__n[0]
    SLICE_X56Y119        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.478    14.900    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X56Y119        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]/C
                         clock pessimism              0.188    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X56Y119        FDRE (Setup_fdre_C_D)       -0.031    15.022    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.313    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 4.003ns (43.499%)  route 5.199ns (56.500%))
  Logic Levels:           22  (CARRY4=16 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.604     5.206    jay__0/central_processing_unit__0/d_flip_flop__state/clk_100mhz_IBUF_BUFG
    SLICE_X54Y114        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y114        FDRE (Prop_fdre_C_Q)         0.518     5.724 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]/Q
                         net (fo=144, routed)         1.187     6.912    jay__0/central_processing_unit__0/d_flip_flop__state/Q[2]
    SLICE_X49Y117        LUT4 (Prop_lut4_I0_O)        0.124     7.036 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11/O
                         net (fo=2, routed)           0.554     7.590    jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_11_n_3
    SLICE_X49Y116        LUT6 (Prop_lut6_I0_O)        0.124     7.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[63]_i_5/O
                         net (fo=13, routed)          0.916     8.630    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_1
    SLICE_X50Y115        LUT4 (Prop_lut4_I3_O)        0.150     8.780 r  jay__0/central_processing_unit__0/d_flip_flop__state/rd_data_reg[1]_i_6/O
                         net (fo=139, routed)         1.057     9.837    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[1]_rep__0_0[1]
    SLICE_X43Y113        LUT6 (Prop_lut6_I4_O)        0.348    10.185 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3/O
                         net (fo=1, routed)           0.442    10.628    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_4__3_n_3
    SLICE_X42Y114        LUT5 (Prop_lut5_I2_O)        0.124    10.752 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10/O
                         net (fo=66, routed)          0.616    11.368    jay__0/central_processing_unit__0/d_flip_flop__state/q[0]_i_2__10_n_3
    SLICE_X41Y116        LUT6 (Prop_lut6_I4_O)        0.124    11.492 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1/O
                         net (fo=1, routed)           0.417    11.909    jay__0/central_processing_unit__0/d_flip_flop__state/q[3]_i_6__1_n_3
    SLICE_X40Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.565 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.565    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_i_1_n_3
    SLICE_X40Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.679 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.679    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[7]_i_1_n_3
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.793 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.793    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[11]_i_1_n_3
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.907 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.907    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[15]_i_1_n_3
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.021    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[19]_i_1_n_3
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.135 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.135    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[23]_i_1_n_3
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.249 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.249    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[27]_i_1_n_3
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.009    13.372    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[31]_i_1_n_3
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.486 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.486    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[35]_i_1_n_3
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.600 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.600    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[39]_i_1_n_3
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.714 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.714    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[43]_i_1_n_3
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.828 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.828    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[47]_i_1_n_3
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.942 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[51]_i_1_n_3
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.056    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[55]_i_1_n_3
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.170    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[59]_i_1_n_3
    SLICE_X40Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.409 r  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.409    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/out[62]
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        1.494    14.916    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/clk_100mhz_IBUF_BUFG
    SLICE_X40Y132        FDRE                                         r  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X40Y132        FDRE (Setup_fdre_C_D)        0.062    15.131    jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__minstret__minstret/q_reg[62]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  0.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.124%)  route 0.327ns (69.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.554     1.473    jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X55Y115        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  jay__0/memory_management_unit__0/d_flip_flop__wr_data__x/q_reg[26]/Q
                         net (fo=7, routed)           0.327     1.941    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[31]_0[26]
    SLICE_X39Y109        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.833     1.998    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X39Y109        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[26]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X39Y109        FDRE (Hold_fdre_C_D)         0.072     1.819    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.275%)  route 0.274ns (56.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.547     1.466    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X46Y125        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.164     1.630 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[33]/Q
                         net (fo=5, routed)           0.274     1.904    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[33]
    SLICE_X55Y126        LUT6 (Prop_lut6_I5_O)        0.045     1.949 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[33]_i_1/O
                         net (fo=1, routed)           0.000     1.949    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[33]
    SLICE_X55Y126        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.812     1.978    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X55Y126        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[33]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X55Y126        FDRE (Hold_fdre_C_D)         0.091     1.818    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.209ns (39.903%)  route 0.315ns (60.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.552     1.471    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X46Y119        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[13]/Q
                         net (fo=5, routed)           0.315     1.950    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[13]
    SLICE_X54Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.995 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.995    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[13]
    SLICE_X54Y118        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.818     1.984    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X54Y118        FDRE (Hold_fdre_C_D)         0.121     1.854    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.517%)  route 0.307ns (59.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.555     1.474    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X46Y133        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[63]/Q
                         net (fo=4, routed)           0.307     1.945    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[63]
    SLICE_X52Y133        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[63]_i_1__30/O
                         net (fo=1, routed)           0.000     1.990    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[63]
    SLICE_X52Y133        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.821     1.986    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y133        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[63]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X52Y133        FDRE (Hold_fdre_C_D)         0.092     1.827    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.497%)  route 0.127ns (40.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.561     1.480    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X39Y109        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[23]/Q
                         net (fo=2, routed)           0.127     1.748    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31][15]
    SLICE_X35Y109        LUT6 (Prop_lut6_I4_O)        0.045     1.793 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[23]_i_1__5/O
                         net (fo=1, routed)           0.000     1.793    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[23]
    SLICE_X35Y109        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.834     1.999    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X35Y109        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[23]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X35Y109        FDRE (Hold_fdre_C_D)         0.092     1.611    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.179%)  route 0.133ns (38.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.560     1.479    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[25]/Q
                         net (fo=2, routed)           0.133     1.776    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31][17]
    SLICE_X34Y110        LUT6 (Prop_lut6_I4_O)        0.045     1.821 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[25]_i_1__5/O
                         net (fo=1, routed)           0.000     1.821    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[25]
    SLICE_X34Y110        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.833     1.998    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X34Y110        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[25]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X34Y110        FDRE (Hold_fdre_C_D)         0.120     1.638    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.563     1.482    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[13]/Q
                         net (fo=2, routed)           0.109     1.732    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31][5]
    SLICE_X36Y107        LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[13]_i_1__5/O
                         net (fo=1, routed)           0.000     1.777    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[13]
    SLICE_X36Y107        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.834     1.999    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X36Y107        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[13]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X36Y107        FDRE (Hold_fdre_C_D)         0.091     1.586    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.714%)  route 0.345ns (62.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.552     1.471    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X46Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[52]/Q
                         net (fo=4, routed)           0.345     1.981    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[52]
    SLICE_X52Y130        LUT6 (Prop_lut6_I5_O)        0.045     2.026 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[52]_i_1/O
                         net (fo=1, routed)           0.000     2.026    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[52]
    SLICE_X52Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.817     1.983    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[52]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.092     1.824    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.980%)  route 0.152ns (45.020%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.561     1.480    jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/clk_100mhz_IBUF_BUFG
    SLICE_X39Y109        FDRE                                         r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y109        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  jay__0/platform_level_interrupt_controller__0/core/d_flip_flop__context__0__threshold/q_reg[21]/Q
                         net (fo=2, routed)           0.152     1.774    jay__0/memory_management_unit__0/d_flip_flop__state/q_reg[31][13]
    SLICE_X38Y109        LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  jay__0/memory_management_unit__0/d_flip_flop__state/q[21]_i_1__5/O
                         net (fo=1, routed)           0.000     1.819    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/D[21]
    SLICE_X38Y109        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.833     1.998    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/clk_100mhz_IBUF_BUFG
    SLICE_X38Y109        FDRE                                         r  jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.120     1.613    jay__0/memory_management_unit__0/d_flip_flop__rd_data__x/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.988%)  route 0.378ns (67.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.553     1.472    jay__0/central_processing_unit__0/d_flip_flop__pc/clk_100mhz_IBUF_BUFG
    SLICE_X48Y131        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  jay__0/central_processing_unit__0/d_flip_flop__pc/q_reg[51]/Q
                         net (fo=4, routed)           0.378     1.991    jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[63]_2[51]
    SLICE_X52Y130        LUT6 (Prop_lut6_I5_O)        0.045     2.036 r  jay__0/central_processing_unit__0/d_flip_flop__state/q[51]_i_1/O
                         net (fo=1, routed)           0.000     2.036    jay__0/central_processing_unit__0/d_flip_flop__a/a__n[51]
    SLICE_X52Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3055, routed)        0.817     1.983    jay__0/central_processing_unit__0/d_flip_flop__a/clk_100mhz_IBUF_BUFG
    SLICE_X52Y130        FDRE                                         r  jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X52Y130        FDRE (Hold_fdre_C_D)         0.091     1.823    jay__0/central_processing_unit__0/d_flip_flop__a/q_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20   blk_mem_gen_0__0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y124  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y124  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y139  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[53]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y136  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y114  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[2]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__27/q_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y114  jay__0/memory_management_unit__0/d_flip_flop__we__x/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y115  jay__0/central_processing_unit__0/d_flip_flop__state/q_reg[3]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y113  jay__0/central_processing_unit__0/control_and_status_registers__0/d_flip_flop__mtvec__trap_vector_base_address/q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y131  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y114  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__11/q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y136  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y132  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y132  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y132  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__2/q_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y137  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y137  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y121  jay__0/central_processing_unit__0/register_file__0/d_flip_flop__x__6/q_reg[7]/C



