`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 07/07/2024 02:38:36 PM
// Design Name: 
// Module Name: core
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module core #(parameter FILE = "")(
    input logic clk, nrst, load_startup_address, en,
    input logic [31:0] startup_address,
    output logic [31:0] memory_mapped_reg
    );
    
    
    
    
endmodule
