{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 23:01:25 2019 " "Info: Processing started: Fri Mar 15 23:01:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tube -c tube " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tube -c tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Select1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Select1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Select1-solve " "Info: Found design unit 1: Select1-solve" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Select1 " "Info: Found entity 1: Select1" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tube.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tube.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tube " "Info: Found entity 1: tube" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex7449.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex7449.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex7449 " "Info: Found entity 1: ex7449" {  } { { "ex7449.bdf" "" { Schematic "D:/My-Quartus/数码管显示/ex7449.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "tube " "Info: Elaborating entity \"tube\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74161 inst26 " "Warning: Block or symbol \"74161\" of instance \"inst26\" overlaps another block or symbol" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 216 336 744 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Warning: Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 528 376 424 560 "inst27" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74185 74185:inst4 " "Info: Elaborating entity \"74185\" for hierarchy \"74185:inst4\"" {  } { { "tube.bdf" "inst4" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 440 560 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74185:inst4 " "Info: Elaborated megafunction instantiation \"74185:inst4\"" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 440 560 240 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex7449 ex7449:inst21 " "Info: Elaborating entity \"ex7449\" for hierarchy \"ex7449:inst21\"" {  } { { "tube.bdf" "inst21" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 360 144 240 520 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select1 Select1:inst2 " "Info: Elaborating entity \"Select1\" for hierarchy \"Select1:inst2\"" {  } { { "tube.bdf" "inst2" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 368 600 744 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[0\] Select1.vhd(13) " "Info (10041): Inferred latch for \"BCD\[0\]\" at Select1.vhd(13)" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[1\] Select1.vhd(13) " "Info (10041): Inferred latch for \"BCD\[1\]\" at Select1.vhd(13)" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[2\] Select1.vhd(13) " "Info (10041): Inferred latch for \"BCD\[2\]\" at Select1.vhd(13)" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BCD\[3\] Select1.vhd(13) " "Info (10041): Inferred latch for \"BCD\[3\]\" at Select1.vhd(13)" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst26 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst26\"" {  } { { "tube.bdf" "inst26" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 216 336 744 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst26 " "Info: Elaborated megafunction instantiation \"74161:inst26\"" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 216 336 744 "inst26" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst26\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst26\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst26\|f74161:sub 74161:inst26 " "Info: Elaborated megafunction instantiation \"74161:inst26\|f74161:sub\", which is child of megafunction instantiation \"74161:inst26\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 216 336 744 "inst26" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Select1:inst2\|BCD\[1\] " "Warning: Latch Select1:inst2\|BCD\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA 74161:inst26\|f74161:sub\|87 " "Warning: Ports D and ENA on the latch are fed by the same signal 74161:inst26\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Select1:inst2\|BCD\[2\] " "Warning: Latch Select1:inst2\|BCD\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA 74161:inst26\|f74161:sub\|87 " "Warning: Ports D and ENA on the latch are fed by the same signal 74161:inst26\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Select1:inst2\|BCD\[0\] " "Warning: Latch Select1:inst2\|BCD\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA 74161:inst26\|f74161:sub\|87 " "Warning: Ports D and ENA on the latch are fed by the same signal 74161:inst26\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Select1:inst2\|BCD\[3\] " "Warning: Latch Select1:inst2\|BCD\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA 74161:inst26\|f74161:sub\|87 " "Warning: Ports D and ENA on the latch are fed by the same signal 74161:inst26\|f74161:sub\|87" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dot GND " "Warning (13410): Pin \"dot\" is stuck at GND" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 64 240 576 "dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D\[11\] GND " "Warning (13410): Pin \"D\[11\]\" is stuck at GND" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D\[10\] GND " "Warning (13410): Pin \"D\[10\]\" is stuck at GND" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OS\[7\] VCC " "Warning (13410): Pin \"OS\[7\]\" is stuck at VCC" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OS\[6\] VCC " "Warning (13410): Pin \"OS\[6\]\" is stuck at VCC" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OS\[5\] VCC " "Warning (13410): Pin \"OS\[5\]\" is stuck at VCC" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OS\[4\] VCC " "Warning (13410): Pin \"OS\[4\]\" is stuck at VCC" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "OS\[3\] VCC " "Warning (13410): Pin \"OS\[3\]\" is stuck at VCC" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "95 " "Info: Implemented 95 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Info: Implemented 58 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 23:01:29 2019 " "Info: Processing ended: Fri Mar 15 23:01:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 23:01:30 2019 " "Info: Processing started: Fri Mar 15 23:01:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tube -c tube " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tube -c tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "tube EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"tube\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 37 " "Warning: No exact pin location assignment(s) for 12 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[11\] " "Info: Pin D\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[11] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[10\] " "Info: Pin D\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[10] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[9\] " "Info: Pin D\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[9] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[8\] " "Info: Pin D\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[8] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[7] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[6] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[5] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[4] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[3] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[2] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[1] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[0] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Select1:inst2\|BCD\[3\]~9  " "Info: Automatically promoted node Select1:inst2\|BCD\[3\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Select1:inst2|BCD[3]~9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst6  " "Info: Automatically promoted node inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 0 12 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 8 16 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DO\[0\] " "Warning: Node \"DO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DO\[1\] " "Warning: Node \"DO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DO\[2\] " "Warning: Node \"DO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DO\[3\] " "Warning: Node \"DO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DO\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OO\[0\] " "Warning: Node \"OO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OO\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OO\[1\] " "Warning: Node \"OO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OO\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OO\[2\] " "Warning: Node \"OO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OO\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[0\] " "Warning: Node \"q\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "q\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "q\[1\] " "Warning: Node \"q\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "q\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74161:inst26\|f74161:sub\|9 register inst6 -950 ps " "Info: Slack time is -950 ps between source register \"74161:inst26\|f74161:sub\|9\" and destination register \"inst6\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.736 ns + Largest register register " "Info: + Largest register to register requirement is 0.736 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.142 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.666 ns) 3.142 ns inst6 2 REG Unassigned 1 " "Info: 2: + IC(1.622 ns) + CELL(0.666 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { CLK inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 48.38 % ) " "Info: Total cell delay = 1.520 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 51.62 % ) " "Info: Total interconnect delay = 1.622 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.142 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.666 ns) 3.142 ns inst6 2 REG Unassigned 1 " "Info: 2: + IC(1.622 ns) + CELL(0.666 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { CLK inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 48.38 % ) " "Info: Total cell delay = 1.520 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 51.62 % ) " "Info: Total interconnect delay = 1.622 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.142 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.666 ns) 3.142 ns 74161:inst26\|f74161:sub\|9 2 REG Unassigned 12 " "Info: 2: + IC(1.622 ns) + CELL(0.666 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 48.38 % ) " "Info: Total cell delay = 1.520 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 51.62 % ) " "Info: Total interconnect delay = 1.622 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.142 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 3.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.622 ns) + CELL(0.666 ns) 3.142 ns 74161:inst26\|f74161:sub\|9 2 REG Unassigned 12 " "Info: 2: + IC(1.622 ns) + CELL(0.666 ns) = 3.142 ns; Loc. = Unassigned; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 48.38 % ) " "Info: Total cell delay = 1.520 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.622 ns ( 51.62 % ) " "Info: Total interconnect delay = 1.622 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.686 ns - Longest register register " "Info: - Longest register to register delay is 1.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|9 1 REG Unassigned 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns inst28~0 2 COMB Unassigned 2 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst28~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst26|f74161:sub|9 inst28~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 512 416 480 560 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 1.578 ns inst6~0 3 COMB Unassigned 1 " "Info: 3: + IC(0.160 ns) + CELL(0.537 ns) = 1.578 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { inst28~0 inst6~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.686 ns inst6 4 REG Unassigned 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.686 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~0 inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 75.27 % ) " "Info: Total cell delay = 1.269 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.417 ns ( 24.73 % ) " "Info: Total interconnect delay = 0.417 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.686 ns register register " "Info: Estimated most critical path is register to register delay of 1.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|9 1 REG LAB_X13_Y6 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X13_Y6; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.624 ns) 0.881 ns inst28~0 2 COMB LAB_X13_Y6 2 " "Info: 2: + IC(0.257 ns) + CELL(0.624 ns) = 0.881 ns; Loc. = LAB_X13_Y6; Fanout = 2; COMB Node = 'inst28~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { 74161:inst26|f74161:sub|9 inst28~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 512 416 480 560 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 1.578 ns inst6~0 3 COMB LAB_X13_Y6 1 " "Info: 3: + IC(0.160 ns) + CELL(0.537 ns) = 1.578 ns; Loc. = LAB_X13_Y6; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { inst28~0 inst6~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.686 ns inst6 4 REG LAB_X13_Y6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.686 ns; Loc. = LAB_X13_Y6; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~0 inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.269 ns ( 75.27 % ) " "Info: Total cell delay = 1.269 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.417 ns ( 24.73 % ) " "Info: Total interconnect delay = 0.417 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dot 0 " "Info: Pin \"dot\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[11\] 0 " "Info: Pin \"D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[10\] 0 " "Info: Pin \"D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[9\] 0 " "Info: Pin \"D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[8\] 0 " "Info: Pin \"D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[7\] 0 " "Info: Pin \"D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[6\] 0 " "Info: Pin \"D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[5\] 0 " "Info: Pin \"D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[4\] 0 " "Info: Pin \"D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[3\] 0 " "Info: Pin \"D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[2\] 0 " "Info: Pin \"D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[1\] 0 " "Info: Pin \"D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D\[0\] 0 " "Info: Pin \"D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[6\] 0 " "Info: Pin \"O1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[5\] 0 " "Info: Pin \"O1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[4\] 0 " "Info: Pin \"O1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[3\] 0 " "Info: Pin \"O1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[2\] 0 " "Info: Pin \"O1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[1\] 0 " "Info: Pin \"O1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "O1\[0\] 0 " "Info: Pin \"O1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[7\] 0 " "Info: Pin \"OS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[6\] 0 " "Info: Pin \"OS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[5\] 0 " "Info: Pin \"OS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[4\] 0 " "Info: Pin \"OS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[3\] 0 " "Info: Pin \"OS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[2\] 0 " "Info: Pin \"OS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[1\] 0 " "Info: Pin \"OS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OS\[0\] 0 " "Info: Pin \"OS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "8 " "Warning: Following 8 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dot GND " "Info: Pin dot has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { dot } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "dot" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 560 64 240 576 "dot" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dot } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[11\] GND " "Info: Pin D\[11\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[11] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "D\[10\] GND " "Info: Pin D\[10\] has GND driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { D[10] } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OS\[7\] VCC " "Info: Pin OS\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { OS[7] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OS\[7\]" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OS[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OS\[6\] VCC " "Info: Pin OS\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { OS[6] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OS\[6\]" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OS[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OS\[5\] VCC " "Info: Pin OS\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { OS[5] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OS\[5\]" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OS[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OS\[4\] VCC " "Info: Pin OS\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { OS[4] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OS\[4\]" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OS[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OS\[3\] VCC " "Info: Pin OS\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp1/quartus/bin/pin_planner.ppl" { OS[3] } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OS\[3\]" } } } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 488 688 864 504 "OS\[7..0\]" "" } { 568 768 808 584 "OS\[4\]" "" } { 592 768 808 608 "OS\[5\]" "" } { 616 768 808 632 "OS\[6\]" "" } { 640 768 808 656 "OS\[7\]" "" } { 544 768 808 560 "OS\[3\]" "" } { 480 648 699 496 "OS\[7..0\]" "" } { 520 584 622 536 "OS\[0\]" "" } { 584 656 684 600 "OS\[1\]" "" } { 632 608 646 648 "OS\[2\]" "" } { 400 560 611 416 "OS\[2..0\]" "" } } } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OS[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 23:01:32 2019 " "Info: Processing ended: Fri Mar 15 23:01:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 23:01:33 2019 " "Info: Processing started: Fri Mar 15 23:01:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tube -c tube " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tube -c tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 23:01:35 2019 " "Info: Processing ended: Fri Mar 15 23:01:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 23:01:36 2019 " "Info: Processing started: Fri Mar 15 23:01:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tube -c tube --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tube -c tube --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[3\] " "Warning: Node \"Select1:inst2\|BCD\[3\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[0\] " "Warning: Node \"Select1:inst2\|BCD\[0\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[2\] " "Warning: Node \"Select1:inst2\|BCD\[2\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Select1:inst2\|BCD\[1\] " "Warning: Node \"Select1:inst2\|BCD\[1\]\" is a latch" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Select1:inst2\|BCD\[3\]~9 " "Info: Detected gated clock \"Select1:inst2\|BCD\[3\]~9\" as buffer" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Select1:inst2\|BCD\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst26\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst26\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst26\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst26\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst26\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst26\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74161:inst26\|f74161:sub\|9 inst6 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74161:inst26\|f74161:sub\|9\" and destination register \"inst6\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.560 ns + Longest register register " "Info: + Longest register to register delay is 1.560 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|9 1 REG LCFF_X13_Y6_N9 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.512 ns) + CELL(0.366 ns) 0.878 ns inst28~0 2 COMB LCCOMB_X13_Y6_N26 2 " "Info: 2: + IC(0.512 ns) + CELL(0.366 ns) = 0.878 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 2; COMB Node = 'inst28~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { 74161:inst26|f74161:sub|9 inst28~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 512 416 480 560 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.202 ns) 1.452 ns inst6~0 3 COMB LCCOMB_X13_Y6_N24 1 " "Info: 3: + IC(0.372 ns) + CELL(0.202 ns) = 1.452 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 1; COMB Node = 'inst6~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { inst28~0 inst6~0 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.560 ns inst6 4 REG LCFF_X13_Y6_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.560 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst6~0 inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.676 ns ( 43.33 % ) " "Info: Total cell delay = 0.676 ns ( 43.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 56.67 % ) " "Info: Total interconnect delay = 0.884 ns ( 56.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.560 ns" { 74161:inst26|f74161:sub|9 {} inst28~0 {} inst6~0 {} inst6 {} } { 0.000ns 0.512ns 0.372ns 0.000ns } { 0.000ns 0.366ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.128 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.666 ns) 3.128 ns inst6 2 REG LCFF_X13_Y6_N25 1 " "Info: 2: + IC(1.362 ns) + CELL(0.666 ns) = 3.128 ns; Loc. = LCFF_X13_Y6_N25; Fanout = 1; REG Node = 'inst6'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { CLK inst6 } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 56.46 % ) " "Info: Total cell delay = 1.766 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.362 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.128 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.666 ns) 3.128 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X13_Y6_N9 12 " "Info: 2: + IC(1.362 ns) + CELL(0.666 ns) = 3.128 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 56.46 % ) " "Info: Total cell delay = 1.766 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.362 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { 74161:inst26|f74161:sub|9 inst28~0 inst6~0 inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.560 ns" { 74161:inst26|f74161:sub|9 {} inst28~0 {} inst6~0 {} inst6 {} } { 0.000ns 0.512ns 0.372ns 0.000ns } { 0.000ns 0.366ns 0.202ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} inst6 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { inst6 {} } {  } {  } "" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 776 400 464 856 "inst6" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74161:inst26\|f74161:sub\|87 Select1:inst2\|BCD\[0\] CLK 2.83 ns " "Info: Found hold time violation between source  pin or register \"74161:inst26\|f74161:sub\|87\" and destination pin or register \"Select1:inst2\|BCD\[0\]\" for clock \"CLK\" (Hold time is 2.83 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.832 ns + Largest " "Info: + Largest clock skew is 4.832 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.960 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.970 ns) 3.432 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X13_Y6_N9 12 " "Info: 2: + IC(1.362 ns) + CELL(0.970 ns) = 3.432 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.319 ns) 4.259 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X13_Y6_N4 1 " "Info: 3: + IC(0.508 ns) + CELL(0.319 ns) = 4.259 ns; Loc. = LCCOMB_X13_Y6_N4; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.422 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(2.163 ns) + CELL(0.000 ns) = 6.422 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 7.960 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X13_Y6_N22 7 " "Info: 5: + IC(1.332 ns) + CELL(0.206 ns) = 7.960 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 32.60 % ) " "Info: Total cell delay = 2.595 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.365 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.365 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.128 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.666 ns) 3.128 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X13_Y6_N11 11 " "Info: 2: + IC(1.362 ns) + CELL(0.666 ns) = 3.128 ns; Loc. = LCFF_X13_Y6_N11; Fanout = 11; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.028 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 56.46 % ) " "Info: Total cell delay = 1.766 ns ( 56.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 43.54 % ) " "Info: Total interconnect delay = 1.362 ns ( 43.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.698 ns - Shortest register register " "Info: - Shortest register to register delay is 1.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst26\|f74161:sub\|87 1 REG LCFF_X13_Y6_N11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y6_N11; Fanout = 11; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.503 ns) + CELL(0.206 ns) 0.709 ns Select1:inst2\|BCD\[0\]~11 2 COMB LCCOMB_X13_Y6_N18 1 " "Info: 2: + IC(0.503 ns) + CELL(0.206 ns) = 0.709 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[0]~11 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 1.698 ns Select1:inst2\|BCD\[0\] 3 REG LCCOMB_X13_Y6_N22 7 " "Info: 3: + IC(0.365 ns) + CELL(0.624 ns) = 1.698 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.830 ns ( 48.88 % ) " "Info: Total cell delay = 0.830 ns ( 48.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.868 ns ( 51.12 % ) " "Info: Total interconnect delay = 0.868 ns ( 51.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.698 ns" { 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.503ns 0.365ns } { 0.000ns 0.206ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.128 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.128 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} } { 0.000ns 0.000ns 1.362ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "1.698 ns" { 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.503ns 0.365ns } { 0.000ns 0.206ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Select1:inst2\|BCD\[0\] IN\[4\] CLK 10.092 ns register " "Info: tsu for register \"Select1:inst2\|BCD\[0\]\" (data pin = \"IN\[4\]\", clock pin = \"CLK\") is 10.092 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.637 ns + Longest pin register " "Info: + Longest pin to register delay is 16.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns IN\[4\] 1 PIN PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 9; PIN Node = 'IN\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 56 224 96 "IN\[0\]" "" } { 96 56 224 112 "IN\[1\]" "" } { 112 56 224 128 "IN\[2\]" "" } { 160 56 224 176 "IN\[3\]" "" } { 176 56 224 192 "IN\[4\]" "" } { 192 56 224 208 "IN\[5\]" "" } { 208 56 224 224 "IN\[6\]" "" } { 224 56 224 240 "IN\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.748 ns) + CELL(0.537 ns) 7.219 ns 74185:inst\|81~0 2 COMB LCCOMB_X25_Y2_N8 2 " "Info: 2: + IC(5.748 ns) + CELL(0.537 ns) = 7.219 ns; Loc. = LCCOMB_X25_Y2_N8; Fanout = 2; COMB Node = '74185:inst\|81~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.285 ns" { IN[4] 74185:inst|81~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3024 960 1024 3160 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.624 ns) 9.334 ns 74185:inst\|45~1 3 COMB LCCOMB_X21_Y5_N28 1 " "Info: 3: + IC(1.491 ns) + CELL(0.624 ns) = 9.334 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 1; COMB Node = '74185:inst\|45~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { 74185:inst|81~0 74185:inst|45~1 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.624 ns) 10.663 ns 74185:inst\|45~2 4 COMB LCCOMB_X20_Y5_N28 7 " "Info: 4: + IC(0.705 ns) + CELL(0.624 ns) = 10.663 ns; Loc. = LCCOMB_X20_Y5_N28; Fanout = 7; COMB Node = '74185:inst\|45~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { 74185:inst|45~1 74185:inst|45~2 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.623 ns) 11.708 ns 74185:inst4\|82~0 5 COMB LCCOMB_X20_Y5_N14 4 " "Info: 5: + IC(0.422 ns) + CELL(0.623 ns) = 11.708 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 4; COMB Node = '74185:inst4\|82~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { 74185:inst|45~2 74185:inst4|82~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3536 960 1024 3640 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.650 ns) 12.991 ns 74185:inst3\|81~0 6 COMB LCCOMB_X21_Y5_N14 2 " "Info: 6: + IC(0.633 ns) + CELL(0.650 ns) = 12.991 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = '74185:inst3\|81~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { 74185:inst4|82~0 74185:inst3|81~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3024 960 1024 3160 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.006 ns) + CELL(0.651 ns) 15.648 ns Select1:inst2\|BCD\[0\]~11 7 COMB LCCOMB_X13_Y6_N18 1 " "Info: 7: + IC(2.006 ns) + CELL(0.651 ns) = 15.648 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { 74185:inst3|81~0 Select1:inst2|BCD[0]~11 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 16.637 ns Select1:inst2\|BCD\[0\] 8 REG LCCOMB_X13_Y6_N22 7 " "Info: 8: + IC(0.365 ns) + CELL(0.624 ns) = 16.637 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.267 ns ( 31.66 % ) " "Info: Total cell delay = 5.267 ns ( 31.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.370 ns ( 68.34 % ) " "Info: Total interconnect delay = 11.370 ns ( 68.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.637 ns" { IN[4] 74185:inst|81~0 74185:inst|45~1 74185:inst|45~2 74185:inst4|82~0 74185:inst3|81~0 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.637 ns" { IN[4] {} IN[4]~combout {} 74185:inst|81~0 {} 74185:inst|45~1 {} 74185:inst|45~2 {} 74185:inst4|82~0 {} 74185:inst3|81~0 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 5.748ns 1.491ns 0.705ns 0.422ns 0.633ns 2.006ns 0.365ns } { 0.000ns 0.934ns 0.537ns 0.624ns 0.624ns 0.623ns 0.650ns 0.651ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.290 ns + " "Info: + Micro setup delay of destination is 1.290 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.835 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 7.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.970 ns) 3.432 ns 74161:inst26\|f74161:sub\|87 2 REG LCFF_X13_Y6_N11 11 " "Info: 2: + IC(1.362 ns) + CELL(0.970 ns) = 3.432 ns; Loc. = LCFF_X13_Y6_N11; Fanout = 11; REG Node = '74161:inst26\|f74161:sub\|87'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK 74161:inst26|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.206 ns) 4.134 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X13_Y6_N4 1 " "Info: 3: + IC(0.496 ns) + CELL(0.206 ns) = 4.134 ns; Loc. = LCCOMB_X13_Y6_N4; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.297 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(2.163 ns) + CELL(0.000 ns) = 6.297 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 7.835 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X13_Y6_N22 7 " "Info: 5: + IC(1.332 ns) + CELL(0.206 ns) = 7.835 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 31.68 % ) " "Info: Total cell delay = 2.482 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.353 ns ( 68.32 % ) " "Info: Total interconnect delay = 5.353 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.835 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.835 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.496ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "16.637 ns" { IN[4] 74185:inst|81~0 74185:inst|45~1 74185:inst|45~2 74185:inst4|82~0 74185:inst3|81~0 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "16.637 ns" { IN[4] {} IN[4]~combout {} 74185:inst|81~0 {} 74185:inst|45~1 {} 74185:inst|45~2 {} 74185:inst4|82~0 {} 74185:inst3|81~0 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 5.748ns 1.491ns 0.705ns 0.422ns 0.633ns 2.006ns 0.365ns } { 0.000ns 0.934ns 0.537ns 0.624ns 0.624ns 0.623ns 0.650ns 0.651ns 0.624ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.835 ns" { CLK 74161:inst26|f74161:sub|87 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.835 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|87 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.496ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK O1\[6\] Select1:inst2\|BCD\[2\] 15.310 ns register " "Info: tco from clock \"CLK\" to destination pin \"O1\[6\]\" through register \"Select1:inst2\|BCD\[2\]\" is 15.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.961 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.970 ns) 3.432 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X13_Y6_N9 12 " "Info: 2: + IC(1.362 ns) + CELL(0.970 ns) = 3.432 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.319 ns) 4.259 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X13_Y6_N4 1 " "Info: 3: + IC(0.508 ns) + CELL(0.319 ns) = 4.259 ns; Loc. = LCCOMB_X13_Y6_N4; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.422 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(2.163 ns) + CELL(0.000 ns) = 6.422 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.206 ns) 7.961 ns Select1:inst2\|BCD\[2\] 5 REG LCCOMB_X13_Y6_N2 7 " "Info: 5: + IC(1.333 ns) + CELL(0.206 ns) = 7.961 ns; Loc. = LCCOMB_X13_Y6_N2; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 32.60 % ) " "Info: Total cell delay = 2.595 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.366 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.366 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[2] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.333ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.349 ns + Longest register pin " "Info: + Longest register to pin delay is 7.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Select1:inst2\|BCD\[2\] 1 REG LCCOMB_X13_Y6_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y6_N2; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Select1:inst2|BCD[2] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.370 ns) 1.910 ns ex7449:inst21\|33 2 COMB LCCOMB_X12_Y6_N8 1 " "Info: 2: + IC(1.540 ns) + CELL(0.370 ns) = 1.910 ns; Loc. = LCCOMB_X12_Y6_N8; Fanout = 1; COMB Node = 'ex7449:inst21\|33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.910 ns" { Select1:inst2|BCD[2] ex7449:inst21|33 } "NODE_NAME" } } { "ex7449.bdf" "" { Schematic "D:/My-Quartus/数码管显示/ex7449.bdf" { { 888 688 752 928 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.203 ns) + CELL(3.236 ns) 7.349 ns O1\[6\] 3 PIN PIN_141 0 " "Info: 3: + IC(2.203 ns) + CELL(3.236 ns) = 7.349 ns; Loc. = PIN_141; Fanout = 0; PIN Node = 'O1\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.439 ns" { ex7449:inst21|33 O1[6] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 416 336 512 432 "O1\[6..0\]" "" } { 392 240 288 408 "O1\[1\]" "" } { 376 240 288 392 "O1\[0\]" "" } { 408 240 288 424 "O1\[2\]" "" } { 424 240 288 440 "O1\[3\]" "" } { 440 240 288 456 "O1\[4\]" "" } { 456 240 288 472 "O1\[5\]" "" } { 472 240 288 488 "O1\[6\]" "" } { 408 304 344 424 "O1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.606 ns ( 49.07 % ) " "Info: Total cell delay = 3.606 ns ( 49.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.743 ns ( 50.93 % ) " "Info: Total interconnect delay = 3.743 ns ( 50.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { Select1:inst2|BCD[2] ex7449:inst21|33 O1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { Select1:inst2|BCD[2] {} ex7449:inst21|33 {} O1[6] {} } { 0.000ns 1.540ns 2.203ns } { 0.000ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.961 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.961 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[2] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.333ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.349 ns" { Select1:inst2|BCD[2] ex7449:inst21|33 O1[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.349 ns" { Select1:inst2|BCD[2] {} ex7449:inst21|33 {} O1[6] {} } { 0.000ns 1.540ns 2.203ns } { 0.000ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[4\] D\[8\] 18.921 ns Longest " "Info: Longest tpd from source pin \"IN\[4\]\" to destination pin \"D\[8\]\" is 18.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns IN\[4\] 1 PIN PIN_67 9 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 9; PIN Node = 'IN\[4\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 56 224 96 "IN\[0\]" "" } { 96 56 224 112 "IN\[1\]" "" } { 112 56 224 128 "IN\[2\]" "" } { 160 56 224 176 "IN\[3\]" "" } { 176 56 224 192 "IN\[4\]" "" } { 192 56 224 208 "IN\[5\]" "" } { 208 56 224 224 "IN\[6\]" "" } { 224 56 224 240 "IN\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.748 ns) + CELL(0.537 ns) 7.219 ns 74185:inst\|81~0 2 COMB LCCOMB_X25_Y2_N8 2 " "Info: 2: + IC(5.748 ns) + CELL(0.537 ns) = 7.219 ns; Loc. = LCCOMB_X25_Y2_N8; Fanout = 2; COMB Node = '74185:inst\|81~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.285 ns" { IN[4] 74185:inst|81~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3024 960 1024 3160 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.624 ns) 9.334 ns 74185:inst\|45~1 3 COMB LCCOMB_X21_Y5_N28 1 " "Info: 3: + IC(1.491 ns) + CELL(0.624 ns) = 9.334 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 1; COMB Node = '74185:inst\|45~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { 74185:inst|81~0 74185:inst|45~1 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.624 ns) 10.663 ns 74185:inst\|45~2 4 COMB LCCOMB_X20_Y5_N28 7 " "Info: 4: + IC(0.705 ns) + CELL(0.624 ns) = 10.663 ns; Loc. = LCCOMB_X20_Y5_N28; Fanout = 7; COMB Node = '74185:inst\|45~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { 74185:inst|45~1 74185:inst|45~2 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 2344 960 1024 2480 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.623 ns) 11.708 ns 74185:inst4\|82~0 5 COMB LCCOMB_X20_Y5_N14 4 " "Info: 5: + IC(0.422 ns) + CELL(0.623 ns) = 11.708 ns; Loc. = LCCOMB_X20_Y5_N14; Fanout = 4; COMB Node = '74185:inst4\|82~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { 74185:inst|45~2 74185:inst4|82~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3536 960 1024 3640 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.650 ns) 12.991 ns 74185:inst3\|81~0 6 COMB LCCOMB_X21_Y5_N14 2 " "Info: 6: + IC(0.633 ns) + CELL(0.650 ns) = 12.991 ns; Loc. = LCCOMB_X21_Y5_N14; Fanout = 2; COMB Node = '74185:inst3\|81~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { 74185:inst4|82~0 74185:inst3|81~0 } "NODE_NAME" } } { "74185.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74185.bdf" { { 3024 960 1024 3160 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(3.066 ns) 18.921 ns D\[8\] 7 PIN PIN_27 0 " "Info: 7: + IC(2.864 ns) + CELL(3.066 ns) = 18.921 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'D\[8\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.930 ns" { 74185:inst3|81~0 D[8] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 16 544 720 32 "D\[11..0\]" "" } { 72 224 344 88 "D\[0\]" "" } { 88 560 600 104 "D\[1\]" "" } { 104 560 600 120 "D\[2\]" "" } { 120 560 600 136 "D\[3\]" "" } { 136 560 600 152 "D\[4\]" "" } { 136 736 768 152 "D\[5\]" "" } { 152 736 768 168 "D\[6\]" "" } { 168 736 768 184 "D\[7\]" "" } { 184 736 768 200 "D\[8\]" "" } { 200 736 768 216 "D\[9\]" "" } { 8 504 554 24 "D\[11..0\]" "" } { -8 264 304 8 "D\[10\]" "" } { 24 264 304 40 "D\[11\]" "" } { 384 560 610 400 "D\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.058 ns ( 37.30 % ) " "Info: Total cell delay = 7.058 ns ( 37.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.863 ns ( 62.70 % ) " "Info: Total interconnect delay = 11.863 ns ( 62.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.921 ns" { IN[4] 74185:inst|81~0 74185:inst|45~1 74185:inst|45~2 74185:inst4|82~0 74185:inst3|81~0 D[8] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.921 ns" { IN[4] {} IN[4]~combout {} 74185:inst|81~0 {} 74185:inst|45~1 {} 74185:inst|45~2 {} 74185:inst4|82~0 {} 74185:inst3|81~0 {} D[8] {} } { 0.000ns 0.000ns 5.748ns 1.491ns 0.705ns 0.422ns 0.633ns 2.864ns } { 0.000ns 0.934ns 0.537ns 0.624ns 0.624ns 0.623ns 0.650ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Select1:inst2\|BCD\[0\] IN\[0\] CLK -1.557 ns register " "Info: th for register \"Select1:inst2\|BCD\[0\]\" (data pin = \"IN\[0\]\", clock pin = \"CLK\") is -1.557 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.960 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'CLK'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 712 -40 128 728 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.970 ns) 3.432 ns 74161:inst26\|f74161:sub\|9 2 REG LCFF_X13_Y6_N9 12 " "Info: 2: + IC(1.362 ns) + CELL(0.970 ns) = 3.432 ns; Loc. = LCFF_X13_Y6_N9; Fanout = 12; REG Node = '74161:inst26\|f74161:sub\|9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { CLK 74161:inst26|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.508 ns) + CELL(0.319 ns) 4.259 ns Select1:inst2\|BCD\[3\]~9 3 COMB LCCOMB_X13_Y6_N4 1 " "Info: 3: + IC(0.508 ns) + CELL(0.319 ns) = 4.259 ns; Loc. = LCCOMB_X13_Y6_N4; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[3\]~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.163 ns) + CELL(0.000 ns) 6.422 ns Select1:inst2\|BCD\[3\]~9clkctrl 4 COMB CLKCTRL_G1 4 " "Info: 4: + IC(2.163 ns) + CELL(0.000 ns) = 6.422 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'Select1:inst2\|BCD\[3\]~9clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.206 ns) 7.960 ns Select1:inst2\|BCD\[0\] 5 REG LCCOMB_X13_Y6_N22 7 " "Info: 5: + IC(1.332 ns) + CELL(0.206 ns) = 7.960 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.595 ns ( 32.60 % ) " "Info: Total cell delay = 2.595 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.365 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.365 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.517 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns IN\[0\] 1 PIN PIN_60 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 2; PIN Node = 'IN\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "tube.bdf" "" { Schematic "D:/My-Quartus/数码管显示/tube.bdf" { { 80 56 224 96 "IN\[0\]" "" } { 96 56 224 112 "IN\[1\]" "" } { 112 56 224 128 "IN\[2\]" "" } { 160 56 224 176 "IN\[3\]" "" } { 176 56 224 192 "IN\[4\]" "" } { 192 56 224 208 "IN\[5\]" "" } { 208 56 224 224 "IN\[6\]" "" } { 224 56 224 240 "IN\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.248 ns) + CELL(0.647 ns) 7.839 ns Select1:inst2\|BCD\[0\]~10 2 COMB LCCOMB_X13_Y6_N16 1 " "Info: 2: + IC(6.248 ns) + CELL(0.647 ns) = 7.839 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~10'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { IN[0] Select1:inst2|BCD[0]~10 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.319 ns) 8.528 ns Select1:inst2\|BCD\[0\]~11 3 COMB LCCOMB_X13_Y6_N18 1 " "Info: 3: + IC(0.370 ns) + CELL(0.319 ns) = 8.528 ns; Loc. = LCCOMB_X13_Y6_N18; Fanout = 1; COMB Node = 'Select1:inst2\|BCD\[0\]~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { Select1:inst2|BCD[0]~10 Select1:inst2|BCD[0]~11 } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.624 ns) 9.517 ns Select1:inst2\|BCD\[0\] 4 REG LCCOMB_X13_Y6_N22 7 " "Info: 4: + IC(0.365 ns) + CELL(0.624 ns) = 9.517 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 7; REG Node = 'Select1:inst2\|BCD\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "Select1.vhd" "" { Text "D:/My-Quartus/数码管显示/Select1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.534 ns ( 26.63 % ) " "Info: Total cell delay = 2.534 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.983 ns ( 73.37 % ) " "Info: Total interconnect delay = 6.983 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[0] Select1:inst2|BCD[0]~10 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[0] {} IN[0]~combout {} Select1:inst2|BCD[0]~10 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.248ns 0.370ns 0.365ns } { 0.000ns 0.944ns 0.647ns 0.319ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.960 ns" { CLK 74161:inst26|f74161:sub|9 Select1:inst2|BCD[3]~9 Select1:inst2|BCD[3]~9clkctrl Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.960 ns" { CLK {} CLK~combout {} 74161:inst26|f74161:sub|9 {} Select1:inst2|BCD[3]~9 {} Select1:inst2|BCD[3]~9clkctrl {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 1.362ns 0.508ns 2.163ns 1.332ns } { 0.000ns 1.100ns 0.970ns 0.319ns 0.000ns 0.206ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[0] Select1:inst2|BCD[0]~10 Select1:inst2|BCD[0]~11 Select1:inst2|BCD[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[0] {} IN[0]~combout {} Select1:inst2|BCD[0]~10 {} Select1:inst2|BCD[0]~11 {} Select1:inst2|BCD[0] {} } { 0.000ns 0.000ns 6.248ns 0.370ns 0.365ns } { 0.000ns 0.944ns 0.647ns 0.319ns 0.624ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 23:01:37 2019 " "Info: Processing ended: Fri Mar 15 23:01:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Info: Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
