{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615504840262 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615504840263 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "patmos 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"patmos\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615504840576 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615504840636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615504840636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615504841855 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615504841892 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615504845879 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1615504846911 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 111 " "No exact pin location assignment(s) for 4 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1615504847518 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1615504867830 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G9 " "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615504869866 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615504869866 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 20051 global CLKCTRL_G5 " "clk~inputCLKENA0 with 20051 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615504869866 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_int~CLKENA0 250 global CLKCTRL_G2 " "reset_int~CLKENA0 with 250 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1615504869866 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1615504869866 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1615504869866 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615504869868 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615504876997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615504876997 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1615504876997 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1615504876997 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1615504876997 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/altera_reset_controller.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615504877252 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615504877338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1615504877342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878311 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:Patmos_inst_0\|*:ramCtrl\|*:bb\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878314 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878314 ""}
{ "Info" "ISTA_SDC_FOUND" "../../verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc " "Reading SDC File: '../../verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1615504878317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878318 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878319 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878319 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878320 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878320 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878321 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878322 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878322 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878323 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878323 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878324 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878325 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878325 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878326 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878326 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878326 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878327 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878327 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878327 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878327 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878328 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878328 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878328 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878328 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878329 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878329 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878329 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878329 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878330 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878330 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878330 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878332 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878332 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878332 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878333 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878334 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878334 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878334 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878335 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878335 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878335 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878335 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878335 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878336 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878336 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878336 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878336 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878337 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878337 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878337 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878339 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878339 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878339 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878340 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878340 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878340 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878341 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878341 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878342 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878342 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ddr3_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1615504878343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ddr3_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1615504878343 ""}  } { { "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" "" { Text "/home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1615504878343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] clk " "Register Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\|pulse_extend.extend_pulse\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878505 "|patmos_top|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:2:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878505 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:3:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878505 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:1:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878505 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878505 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:0:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878506 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:4:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878506 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Node: Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[14\] Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter " "Register Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|duty_cycle_val\[14\] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0\|PWMMeasure:\\generate_pwmmeasure:5:PWMMeasure_inst\|sample_counter" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1615504878506 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1615504878506 "|patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1615504878509 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1615504878509 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615504879019 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1615504879019 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1615504879091 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1615504879091 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1615504879095 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 Patmos_inst_0\|ramCtrl\|bb\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1615504879096 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1615504879096 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615504880595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615504880598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615504880610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615504880685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615504880829 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615504880969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615504880970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615504881038 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615504883139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "672 DSP block " "Packed 672 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1615504883219 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615504883219 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615504885447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615504894106 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1615504899834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:28 " "Fitter placement preparation operations ending: elapsed time is 00:02:28" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615505042955 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615505089088 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615505142932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:54 " "Fitter placement operations ending: elapsed time is 00:00:54" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615505142932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615505152603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X67_Y11 X77_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22" {  } { { "loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22"} { { 12 { 0 ""} 67 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615505191740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615505191740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615505210947 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615505210947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:50 " "Fitter routing operations ending: elapsed time is 00:00:50" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615505210953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.60 " "Total time spent on timing analysis during the Fitter is 20.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615505262332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615505262991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615505294354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615505294391 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615505327874 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:06 " "Fitter post-fit operations ending: elapsed time is 00:02:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615505388025 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615505390051 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0\|DDR3Bridge:ramCtrl\|soc_system_ddr3:bb\|soc_system_ddr3_hps:hps\|soc_system_ddr3_hps_hps_io:hps_io\|soc_system_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/patmos/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../../vhdl/patmos_de10-nano-drone.vhdl" "" { Text "/home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1615505390398 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1615505390398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/patmos.fit.smsg " "Generated suppressed messages file /home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/patmos.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615505393743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 88 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3453 " "Peak virtual memory: 3453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615505405113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 12 00:30:05 2021 " "Processing ended: Fri Mar 12 00:30:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615505405113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:29 " "Elapsed time: 00:09:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615505405113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:41 " "Total CPU time (on all processors): 00:18:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615505405113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615505405113 ""}
