$date
	Fri Dec  8 17:14:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xor3_tb $end
$var wire 1 ! l_o $end
$var reg 1 " l_in0 $end
$var reg 1 # l_in1 $end
$var reg 1 $ l_in2 $end
$scope module dut $end
$var wire 1 " i_in0 $end
$var wire 1 # i_in1 $end
$var wire 1 $ i_in2 $end
$var wire 1 ! o_res $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
0!
1$
#40
1!
0$
0#
1"
#50
0!
1$
#60
0$
1#
#70
1!
1$
#80
