[04/21 13:03:26      0s] 
[04/21 13:03:26      0s] Cadence Innovus(TM) Implementation System.
[04/21 13:03:26      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/21 13:03:26      0s] 
[04/21 13:03:26      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[04/21 13:03:26      0s] Options:	
[04/21 13:03:26      0s] Date:		Mon Apr 21 13:03:26 2025
[04/21 13:03:26      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[04/21 13:03:26      0s] OS:		Red Hat Enterprise Linux
[04/21 13:03:26      0s] 
[04/21 13:03:26      0s] License:
[04/21 13:03:26      0s] 		[13:03:26.494457] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[04/21 13:03:26      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[04/21 13:03:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/21 13:03:30      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[04/21 13:03:55     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[04/21 13:04:02     23s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[04/21 13:04:02     23s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[04/21 13:04:02     23s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[04/21 13:04:02     23s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[04/21 13:04:02     23s] @(#)CDS: CPE v23.10-p004
[04/21 13:04:02     23s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[04/21 13:04:02     23s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[04/21 13:04:02     23s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[04/21 13:04:02     23s] @(#)CDS: RCDB 11.15.0
[04/21 13:04:02     23s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[04/21 13:04:02     23s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[04/21 13:04:02     23s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[04/21 13:04:02     23s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/apr/innovus_temp_72045_bioeebeanie.bioeelocal_ssokolovskiy_CWWSHT.

[04/21 13:04:02     23s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[04/21 13:04:05     25s] 
[04/21 13:04:05     25s] **INFO:  MMMC transition support version v31-84 
[04/21 13:04:05     25s] 
[04/21 13:04:05     25s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/21 13:04:05     25s] <CMD> suppressMessage ENCEXT-2799
[04/21 13:04:05     26s] <CMD> getVersion
[04/21 13:04:06     26s] [INFO] Loading PVS 23.10 fill procedures
[04/21 13:04:07     26s] <CMD> win
[04/21 13:04:35     32s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/21 13:04:35     32s] <CMD> suppressMessage ENCEXT-2799
[04/21 13:04:35     32s] <CMD> getVersion
[04/21 13:04:35     32s] <CMD> win
[04/21 13:04:35     32s] <CMD> set init_gnd_net gnd
[04/21 13:04:35     32s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
[04/21 13:04:35     32s] <CMD> set init_design_settop 0
[04/21 13:04:35     32s] <CMD> set init_verilog ../../dc/TOP/TOP.nl.v
[04/21 13:04:35     32s] <CMD> set init_mmmc_file ../mmmc_setup.tcl
[04/21 13:04:35     32s] <CMD> set init_pwr_net vdd
[04/21 13:04:35     32s] <CMD> init_design
[04/21 13:04:35     32s] #% Begin Load MMMC data ... (date=04/21 13:04:35, mem=1508.5M)
[04/21 13:04:35     32s] #% End Load MMMC data ... (date=04/21 13:04:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1509.8M, current mem=1509.8M)
[04/21 13:04:35     32s] 
[04/21 13:04:35     32s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[04/21 13:04:35     32s] 
[04/21 13:04:35     32s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[04/21 13:04:35     32s] 
[04/21 13:04:35     32s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[04/21 13:04:35     32s] Set DBUPerIGU to M1 pitch 116.
[04/21 13:04:35     32s] [13:04:35.357105] Periodic Lic check successful
[13:04:35.357154] Feature usage summary:
[13:04:35.357155] Innovus_Impl_System
[13:04:35.357161] Innovus_20nm_Opt

[04/21 13:04:35     32s] This command "init_design" required an extra checkout of license invs_20nm.
[04/21 13:04:35     32s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[04/21 13:04:36     33s] **WARN: (IMPLF-200):	Pin 'X' in macro 'UDB116SVT24_TIEDIN_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-200' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'X' in macro 'UDB116SVT24_TIE1_V1_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'X' in macro 'UDB116SVT24_TIE1_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'X' in macro 'UDB116SVT24_TIE0_V1_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'X' in macro 'UDB116SVT24_TIE0_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3RBSBMSFQ_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3RBSBMSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3MSFQNS_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3MSFQNS_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3MSFQ_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC3MSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2SBMSFQ_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2SBMSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2RBSBMSFQ_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2RBSBMSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2RBMSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2MSFQNS_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2MSFQNS_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2MSFQ_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Q' in macro 'UDB116SVT24_SYNC2MSFQ_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'UDB116SVT24_RAD8BOOTHMUX_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/21 13:04:36     33s] Type 'man IMPLF-201' for more detail.
[04/21 13:04:36     33s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[04/21 13:04:36     33s] To increase the message display limit, refer to the product command reference manual.
[04/21 13:04:36     33s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[04/21 13:04:36     33s] Loading view definition file from ../mmmc_setup.tcl
[04/21 13:04:36     33s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[04/21 13:05:11     69s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/21 13:05:19     77s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[04/21 13:05:19     77s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[04/21 13:06:05    124s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[04/21 13:06:08    125s] Ending "PreSetAnalysisView" (total cpu=0:01:33, real=0:01:32, peak res=3169.7M, current mem=1734.1M)
[04/21 13:06:08    125s] *** End library_loading (cpu=1.54min, real=1.53min, mem=301.1M, fe_cpu=2.11min, fe_real=2.70min, fe_mem=2079.5M) ***
[04/21 13:06:08    125s] #% Begin Load netlist data ... (date=04/21 13:06:08, mem=1734.1M)
[04/21 13:06:08    125s] *** Begin netlist parsing (mem=2079.5M) ***
[04/21 13:06:08    125s] Created 1371 new cells from 2 timing libraries.
[04/21 13:06:08    125s] Reading netlist ...
[04/21 13:06:08    125s] Backslashed names will retain backslash and a trailing blank character.
[04/21 13:06:08    125s] Reading verilog netlist '../../dc/TOP/TOP.nl.v'
[04/21 13:06:08    125s] 
[04/21 13:06:08    125s] *** Memory Usage v#2 (Current mem = 2079.457M, initial mem = 812.863M) ***
[04/21 13:06:08    125s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2079.5M) ***
[04/21 13:06:08    126s] #% End Load netlist data ... (date=04/21 13:06:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1786.4M, current mem=1786.4M)
[04/21 13:06:08    126s] Top level cell is TOP.
[04/21 13:06:10    127s] Hooked 2742 DB cells to tlib cells.
[04/21 13:06:10    127s] Ending "BindLib:" (total cpu=0:00:01.6, real=0:00:02.0, peak res=2589.6M, current mem=2589.6M)
[04/21 13:06:10    127s] Starting recursive module instantiation check.
[04/21 13:06:10    127s] No recursion found.
[04/21 13:06:10    127s] Building hierarchical netlist for Cell TOP ...
[04/21 13:06:10    127s] ***** UseNewTieNetMode *****.
[04/21 13:06:10    127s] *** Netlist is unique.
[04/21 13:06:10    127s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[04/21 13:06:10    127s] ** info: there are 2743 modules.
[04/21 13:06:10    127s] ** info: there are 1382 stdCell insts.
[04/21 13:06:10    127s] ** info: there are 0 insts with no signal pins.
[04/21 13:06:10    127s] 
[04/21 13:06:10    127s] *** Memory Usage v#2 (Current mem = 2260.883M, initial mem = 812.863M) ***
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_7p5t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_7p5t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:10    127s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:10    127s] 
[04/21 13:06:10    127s] Honor LEF defined pitches for advanced node
[04/21 13:06:10    127s] Start create_tracks
[04/21 13:06:11    128s] Extraction setup Started for TopCell TOP 
[04/21 13:06:11    128s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/21 13:06:11    128s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/21 13:06:11    128s] eee: __QRC_SADV_USE_LE__ is set 0
[04/21 13:06:13    130s] Generating auto layer map file.
[04/21 13:06:13    130s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[04/21 13:06:13    130s] eee:        1	      M1	        5	         m1	Metal          
[04/21 13:06:13    130s] eee:       34	      V1	        6	         v1	Via            
[04/21 13:06:13    130s] eee:        2	      M2	        7	         m2	Metal          
[04/21 13:06:13    130s] eee:       35	      AY	        8	         ay	Via            
[04/21 13:06:13    130s] eee:        3	      C1	        9	         c1	Metal          
[04/21 13:06:13    130s] eee:       36	      A1	       10	         a1	Via            
[04/21 13:06:13    130s] eee:        4	      C2	       11	         c2	Metal          
[04/21 13:06:13    130s] eee:       37	      A2	       12	         a2	Via            
[04/21 13:06:13    130s] eee:        5	      C3	       13	         c3	Metal          
[04/21 13:06:13    130s] eee:       38	      A3	       14	         a3	Via            
[04/21 13:06:13    130s] eee:        6	      C4	       15	         c4	Metal          
[04/21 13:06:13    130s] eee:       39	      A4	       16	         a4	Via            
[04/21 13:06:13    130s] eee:        7	      C5	       17	         c5	Metal          
[04/21 13:06:13    130s] eee:       40	      YS	       18	         ys	Via            
[04/21 13:06:13    130s] eee:        8	      JA	       19	         ja	Metal          
[04/21 13:06:13    130s] eee:       41	      JV	       20	         jv	Via            
[04/21 13:06:13    130s] eee:        9	      QA	       21	         qa	Metal          
[04/21 13:06:13    130s] eee:       42	      JW	       22	         jw	Via            
[04/21 13:06:13    130s] eee:       10	      QB	       23	         qb	Metal          
[04/21 13:06:13    130s] eee:       43	      VV	       24	         vv	Via            
[04/21 13:06:13    130s] eee:       11	      LB	       25	         lb	Metal          
[04/21 13:06:13    130s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[04/21 13:06:13    130s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[04/21 13:06:13    130s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[04/21 13:06:13    130s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[04/21 13:06:14    131s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[04/21 13:06:14    131s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[04/21 13:06:14    131s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[04/21 13:06:14    131s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[04/21 13:06:14    131s] eee: Save / Restore of RC patterns enabled 
[04/21 13:06:14    131s] eee: Pattern meta data file doesn't exist
[04/21 13:06:14    131s] eee: Pattern data restore failed for 2 tech files
[04/21 13:06:14    131s] eee: Pattern extraction started for 2 tech files
[04/21 13:06:14    131s] Importing multi-corner technology file(s) for preRoute extraction...
[04/21 13:06:14      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[04/21 13:06:15      1s] Generating auto layer map file.
[04/21 13:06:15      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[04/21 13:06:15      1s] eee:        1	      M1	        5	         m1	Metal          
[04/21 13:06:15      1s] eee:       34	      V1	        6	         v1	Via            
[04/21 13:06:15      1s] eee:        2	      M2	        7	         m2	Metal          
[04/21 13:06:15      1s] eee:       35	      AY	        8	         ay	Via            
[04/21 13:06:15      1s] eee:        3	      C1	        9	         c1	Metal          
[04/21 13:06:15      1s] eee:       36	      A1	       10	         a1	Via            
[04/21 13:06:15      1s] eee:        4	      C2	       11	         c2	Metal          
[04/21 13:06:15      1s] eee:       37	      A2	       12	         a2	Via            
[04/21 13:06:15      1s] eee:        5	      C3	       13	         c3	Metal          
[04/21 13:06:15      1s] eee:       38	      A3	       14	         a3	Via            
[04/21 13:06:15      1s] eee:        6	      C4	       15	         c4	Metal          
[04/21 13:06:15      1s] eee:       39	      A4	       16	         a4	Via            
[04/21 13:06:15      1s] eee:        7	      C5	       17	         c5	Metal          
[04/21 13:06:15      1s] eee:       40	      YS	       18	         ys	Via            
[04/21 13:06:15      1s] eee:        8	      JA	       19	         ja	Metal          
[04/21 13:06:15      1s] eee:       41	      JV	       20	         jv	Via            
[04/21 13:06:15      1s] eee:        9	      QA	       21	         qa	Metal          
[04/21 13:06:15      1s] eee:       42	      JW	       22	         jw	Via            
[04/21 13:06:15      1s] eee:       10	      QB	       23	         qb	Metal          
[04/21 13:06:15      1s] eee:       43	      VV	       24	         vv	Via            
[04/21 13:06:15      1s] eee:       11	      LB	       25	         lb	Metal          

[04/21 13:06:29      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[04/21 13:06:30      1s] Generating auto layer map file.
[04/21 13:06:30      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[04/21 13:06:30      1s] eee:        1	      M1	        5	         m1	Metal          
[04/21 13:06:30      1s] eee:       34	      V1	        6	         v1	Via            
[04/21 13:06:30      1s] eee:        2	      M2	        7	         m2	Metal          
[04/21 13:06:30      1s] eee:       35	      AY	        8	         ay	Via            
[04/21 13:06:30      1s] eee:        3	      C1	        9	         c1	Metal          
[04/21 13:06:30      1s] eee:       36	      A1	       10	         a1	Via            
[04/21 13:06:30      1s] eee:        4	      C2	       11	         c2	Metal          
[04/21 13:06:30      1s] eee:       37	      A2	       12	         a2	Via            
[04/21 13:06:30      1s] eee:        5	      C3	       13	         c3	Metal          
[04/21 13:06:30      1s] eee:       38	      A3	       14	         a3	Via            
[04/21 13:06:30      1s] eee:        6	      C4	       15	         c4	Metal          
[04/21 13:06:30      1s] eee:       39	      A4	       16	         a4	Via            
[04/21 13:06:30      1s] eee:        7	      C5	       17	         c5	Metal          
[04/21 13:06:30      1s] eee:       40	      YS	       18	         ys	Via            
[04/21 13:06:30      1s] eee:        8	      JA	       19	         ja	Metal          
[04/21 13:06:30      1s] eee:       41	      JV	       20	         jv	Via            
[04/21 13:06:30      1s] eee:        9	      QA	       21	         qa	Metal          
[04/21 13:06:30      1s] eee:       42	      JW	       22	         jw	Via            
[04/21 13:06:30      1s] eee:       10	      QB	       23	         qb	Metal          
[04/21 13:06:30      1s] eee:       43	      VV	       24	         vv	Via            
[04/21 13:06:30      1s] eee:       11	      LB	       25	         lb	Metal          

[04/21 13:06:44    140s] eee: Pattern extraction completed
[04/21 13:06:44    140s] Completed (cpu: 0:00:11.2 real: 0:00:33.0)
[04/21 13:06:44    140s] Set Shrink Factor to 1.00000
[04/21 13:06:44    140s] Summary of Active RC-Corners : 
[04/21 13:06:44    140s]  
[04/21 13:06:44    140s]  Analysis View: view_slow_mission
[04/21 13:06:44    140s]     RC-Corner Name        : rc_slow
[04/21 13:06:44    140s]     RC-Corner Index       : 0
[04/21 13:06:44    140s]     RC-Corner Temperature : 25 Celsius
[04/21 13:06:44    140s]     RC-Corner Cap Table   : ''
[04/21 13:06:44    140s]     RC-Corner PreRoute Res Factor         : 1
[04/21 13:06:44    140s]     RC-Corner PreRoute Cap Factor         : 1
[04/21 13:06:44    140s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/21 13:06:44    140s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[04/21 13:06:44    140s]  
[04/21 13:06:44    140s]  Analysis View: view_fast_mission
[04/21 13:06:44    140s]     RC-Corner Name        : rc_fast
[04/21 13:06:44    140s]     RC-Corner Index       : 1
[04/21 13:06:44    140s]     RC-Corner Temperature : 25 Celsius
[04/21 13:06:44    140s]     RC-Corner Cap Table   : ''
[04/21 13:06:44    140s]     RC-Corner PreRoute Res Factor         : 1
[04/21 13:06:44    140s]     RC-Corner PreRoute Cap Factor         : 1
[04/21 13:06:44    140s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/21 13:06:44    140s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/21 13:06:44    140s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/21 13:06:44    140s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[04/21 13:06:44    140s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[04/21 13:06:44    140s] eee: RC Grid memory allocated = 6468 (7 X 7 X 11 X 12b)
[04/21 13:06:44    140s] Updating RC Grid density data for preRoute extraction ...
[04/21 13:06:44    140s] eee: pegSigSF=1.070000
[04/21 13:06:44    140s] Initializing multi-corner resistance tables ...
[04/21 13:06:44    140s] eee: Grid unit RC data computation started
[04/21 13:06:44    140s] eee: Grid unit RC data computation completed
[04/21 13:06:44    140s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[04/21 13:06:44    140s] {RT rc_slow 0 2 11  {8 0} 1}
[04/21 13:06:44    140s] eee: LAM-FP: thresh=1 ; dimX=352.300000 ; dimY=351.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[04/21 13:06:44    140s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[04/21 13:06:44    140s] eee: NetCapCache creation started. (Current Mem: 2532.102M) 
[04/21 13:06:44    140s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2532.102M) 
[04/21 13:06:44    140s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(28.184000, 28.080000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (6 X 6)
[04/21 13:06:44    140s] eee: Metal Layers Info:
[04/21 13:06:44    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 13:06:44    140s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[04/21 13:06:44    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 13:06:44    140s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[04/21 13:06:44    140s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[04/21 13:06:44    140s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[04/21 13:06:44    140s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[04/21 13:06:44    140s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[04/21 13:06:44    140s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[04/21 13:06:44    140s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[04/21 13:06:44    140s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[04/21 13:06:44    140s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/21 13:06:44    140s] *Info: initialize multi-corner CTS.
[04/21 13:06:48    141s] Ending "SetAnalysisView" (total cpu=0:00:01.5, real=0:00:04.0, peak res=3065.1M, current mem=1977.1M)
[04/21 13:06:48    142s] Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
[04/21 13:06:48    142s] Current (total cpu=0:02:24, real=0:03:22, peak res=3169.7M, current mem=2550.6M)
[04/21 13:06:48    142s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../dc/TOP/report/con.sdc, Line 8).
[04/21 13:06:48    142s] 
[04/21 13:06:48    142s] INFO (CTE): Reading of timing constraints file ../../dc/TOP/report/con.sdc completed, with 1 WARNING
[04/21 13:06:48    142s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2563.1M, current mem=2563.1M)
[04/21 13:06:48    142s] Current (total cpu=0:02:24, real=0:03:22, peak res=3169.7M, current mem=2563.1M)
[04/21 13:06:48    142s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 13:06:48    142s] 
[04/21 13:06:48    142s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[04/21 13:06:49    142s] Summary for sequential cells identification: 
[04/21 13:06:49    142s]   Identified SBFF number: 299
[04/21 13:06:49    142s]   Identified MBFF number: 75
[04/21 13:06:49    142s]   Identified SB Latch number: 22
[04/21 13:06:49    142s]   Identified MB Latch number: 0
[04/21 13:06:49    142s]   Not identified SBFF number: 15
[04/21 13:06:49    142s]   Not identified MBFF number: 0
[04/21 13:06:49    142s]   Not identified SB Latch number: 0
[04/21 13:06:49    142s]   Not identified MB Latch number: 0
[04/21 13:06:49    142s]   Number of sequential cells which are not FFs: 45
[04/21 13:06:49    142s] Total number of combinational cells: 890
[04/21 13:06:49    142s] Total number of sequential cells: 456
[04/21 13:06:49    142s] Total number of tristate cells: 0
[04/21 13:06:49    142s] Total number of level shifter cells: 0
[04/21 13:06:49    142s] Total number of power gating cells: 0
[04/21 13:06:49    142s] Total number of isolation cells: 0
[04/21 13:06:49    142s] Total number of power switch cells: 0
[04/21 13:06:49    142s] Total number of pulse generator cells: 0
[04/21 13:06:49    142s] Total number of always on buffers: 0
[04/21 13:06:49    142s] Total number of retention cells: 0
[04/21 13:06:49    142s] Total number of physical cells: 25
[04/21 13:06:49    142s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[04/21 13:06:49    142s] Total number of usable buffers: 48
[04/21 13:06:49    142s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[04/21 13:06:49    142s] Total number of unusable buffers: 4
[04/21 13:06:49    142s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[04/21 13:06:49    142s] Total number of usable inverters: 37
[04/21 13:06:49    142s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[04/21 13:06:49    142s] Total number of unusable inverters: 3
[04/21 13:06:49    142s] List of identified usable delay cells:
[04/21 13:06:49    142s] Total number of identified usable delay cells: 0
[04/21 13:06:49    142s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[04/21 13:06:49    142s] Total number of identified unusable delay cells: 44
[04/21 13:06:49    142s] 
[04/21 13:06:49    142s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/21 13:06:49    142s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[04/21 13:06:49    142s] 
[04/21 13:06:49    142s] TimeStamp Deleting Cell Server Begin ...
[04/21 13:06:49    142s] 
[04/21 13:06:49    142s] TimeStamp Deleting Cell Server End ...
[04/21 13:06:49    142s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2593.1M, current mem=2593.1M)
[04/21 13:06:49    142s] 
[04/21 13:06:49    142s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[04/21 13:06:49    142s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[04/21 13:06:49    142s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[04/21 13:06:49    143s] Summary for sequential cells identification: 
[04/21 13:06:49    143s]   Identified SBFF number: 299
[04/21 13:06:49    143s]   Identified MBFF number: 75
[04/21 13:06:49    143s]   Identified SB Latch number: 22
[04/21 13:06:49    143s]   Identified MB Latch number: 0
[04/21 13:06:49    143s]   Not identified SBFF number: 15
[04/21 13:06:49    143s]   Not identified MBFF number: 0
[04/21 13:06:49    143s]   Not identified SB Latch number: 0
[04/21 13:06:49    143s]   Not identified MB Latch number: 0
[04/21 13:06:49    143s]   Number of sequential cells which are not FFs: 45
[04/21 13:06:49    143s]  Visiting view : view_slow_mission
[04/21 13:06:49    143s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[04/21 13:06:49    143s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[04/21 13:06:49    143s]  Visiting view : view_fast_mission
[04/21 13:06:49    143s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[04/21 13:06:49    143s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[04/21 13:06:49    143s] TLC MultiMap info (StdDelay):
[04/21 13:06:49    143s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[04/21 13:06:49    143s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[04/21 13:06:49    143s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[04/21 13:06:49    143s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[04/21 13:06:49    143s]  Setting StdDelay to: 6.1ps
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] TimeStamp Deleting Cell Server Begin ...
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] TimeStamp Deleting Cell Server End ...
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] *** Summary of all messages that are not suppressed in this session:
[04/21 13:06:49    143s] Severity  ID               Count  Summary                                  
[04/21 13:06:49    143s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/21 13:06:49    143s] WARNING   IMPLF-201         1658  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/21 13:06:49    143s] WARNING   IMPFP-3961          11  The techSite '%s' has no related standar...
[04/21 13:06:49    143s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/21 13:06:49    143s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/21 13:06:49    143s] *** Message Summary: 1713 warning(s), 0 error(s)
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] <CMD> getIoFlowFlag
[04/21 13:06:49    143s] <CMD> setIoFlowFlag 0
[04/21 13:06:49    143s] <CMD> floorPlan -site GF22_DST -s 50 50 2 2 2 2
[04/21 13:06:49    143s] The core width changes from 50.000000 to 49.996000 when snapping to grid "PlacementGrid".
[04/21 13:06:49    143s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.972000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/21 13:06:49    143s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.972000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_116cpp_7p5t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_104cpp_7p5t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_12t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_9t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] **WARN: (IMPFP-3961):	The techSite 'unit_100cpp_8t' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/21 13:06:49    143s] Type 'man IMPFP-3961' for more detail.
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] Honor LEF defined pitches for advanced node
[04/21 13:06:49    143s] Start create_tracks
[04/21 13:06:49    143s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/21 13:06:49    143s] <CMD> uiSetTool select
[04/21 13:06:49    143s] <CMD> getIoFlowFlag
[04/21 13:06:49    143s] <CMD> fit
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingLayers {}
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingLayers {}
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingOffset 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingThreshold 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingJogDistance 1.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeRingLayers {}
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeWidth 10.0
[04/21 13:06:49    143s] <CMD> set sprCreateIeStripeThreshold 1.0
[04/21 13:06:49    143s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer LB -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/21 13:06:49    143s] The ring targets are set to core/block ring wires.
[04/21 13:06:49    143s] addRing command will consider rows while creating rings.
[04/21 13:06:49    143s] addRing command will disallow rings to go over rows.
[04/21 13:06:49    143s] addRing command will ignore shorts while creating rings.
[04/21 13:06:49    143s] <CMD> addRing -nets {} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 0.4 bottom 0.4 left 0.4 right 0.4} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/21 13:06:49    143s] #% Begin addRing (date=04/21 13:06:49, mem=2595.7M)
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] viaInitial starts at Mon Apr 21 13:06:49 2025
viaInitial ends at Mon Apr 21 13:06:49 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.6M)
[04/21 13:06:49    143s] **ERROR: Error: Invalid net names specified. 
[04/21 13:06:49    143s] #% End addRing (date=04/21 13:06:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2596.4M, current mem=2596.4M)
[04/21 13:06:49    143s] <CMD> clearGlobalNets
[04/21 13:06:49    143s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[04/21 13:06:49    143s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[04/21 13:06:49    143s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer LB -stacked_via_bottom_layer M1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[04/21 13:06:49    143s] The ring targets are set to core/block ring wires.
[04/21 13:06:49    143s] addRing command will consider rows while creating rings.
[04/21 13:06:49    143s] addRing command will disallow rings to go over rows.
[04/21 13:06:49    143s] addRing command will ignore shorts while creating rings.
[04/21 13:06:49    143s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top M1 bottom M1 left M2 right M2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 0.4 bottom 0.4 left 0.4 right 0.4} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[04/21 13:06:49    143s] #% Begin addRing (date=04/21 13:06:49, mem=2596.5M)
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.6M)
[04/21 13:06:49    143s] Ring generation is complete.
[04/21 13:06:49    143s] vias are now being generated.
[04/21 13:06:49    143s] addRing created 8 wires.
[04/21 13:06:49    143s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/21 13:06:49    143s] +--------+----------------+----------------+
[04/21 13:06:49    143s] |  Layer |     Created    |     Deleted    |
[04/21 13:06:49    143s] +--------+----------------+----------------+
[04/21 13:06:49    143s] |   M1   |        4       |       NA       |
[04/21 13:06:49    143s] |   V1   |        8       |        0       |
[04/21 13:06:49    143s] |   M2   |        4       |       NA       |
[04/21 13:06:49    143s] +--------+----------------+----------------+
[04/21 13:06:49    143s] #% End addRing (date=04/21 13:06:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2598.0M, current mem=2598.0M)
[04/21 13:06:49    143s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[04/21 13:06:49    143s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) LB(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) LB(11) } -nets { vdd gnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) LB(11) }
[04/21 13:06:49    143s] #% Begin sroute (date=04/21 13:06:49, mem=2598.1M)
[04/21 13:06:49    143s] *** Begin SPECIAL ROUTE on Mon Apr 21 13:06:49 2025 ***
[04/21 13:06:49    143s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/apr
[04/21 13:06:49    143s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] Begin option processing ...
[04/21 13:06:49    143s] srouteConnectPowerBump set to false
[04/21 13:06:49    143s] routeSelectNet set to "vdd gnd"
[04/21 13:06:49    143s] routeSpecial set to true
[04/21 13:06:49    143s] srouteBlockPin set to "useLef"
[04/21 13:06:49    143s] srouteBottomLayerLimit set to 1
[04/21 13:06:49    143s] srouteBottomTargetLayerLimit set to 1
[04/21 13:06:49    143s] srouteConnectConverterPin set to false
[04/21 13:06:49    143s] srouteCrossoverViaBottomLayer set to 1
[04/21 13:06:49    143s] srouteCrossoverViaTopLayer set to 11
[04/21 13:06:49    143s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[04/21 13:06:49    143s] srouteFollowCorePinEnd set to 3
[04/21 13:06:49    143s] srouteJogControl set to "preferWithChanges differentLayer"
[04/21 13:06:49    143s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[04/21 13:06:49    143s] sroutePadPinAllPorts set to true
[04/21 13:06:49    143s] sroutePreserveExistingRoutes set to true
[04/21 13:06:49    143s] srouteRoutePowerBarPortOnBothDir set to true
[04/21 13:06:49    143s] srouteStopBlockPin set to "nearestTarget"
[04/21 13:06:49    143s] srouteTopLayerLimit set to 11
[04/21 13:06:49    143s] srouteTopTargetLayerLimit set to 11
[04/21 13:06:49    143s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1057.00 megs.
[04/21 13:06:49    143s] 
[04/21 13:06:49    143s] Reading DB technology information...
[04/21 13:06:49    143s] Finished reading DB technology information.
[04/21 13:06:49    143s] Reading floorplan and netlist information...
[04/21 13:06:49    143s] Finished reading floorplan and netlist information.
[04/21 13:06:49    143s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/21 13:06:50    144s] Read in 23 layers, 11 routing layers, 1 overlap layer
[04/21 13:06:50    144s] Read in 1371 macros, 58 used
[04/21 13:06:50    144s] Read in 56 components
[04/21 13:06:50    144s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[04/21 13:06:50    144s] Read in 12 logical pins
[04/21 13:06:50    144s] Read in 12 nets
[04/21 13:06:50    144s] Read in 2 special nets, 2 routed
[04/21 13:06:50    144s] Read in 112 terminals
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[04/21 13:06:50    144s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[04/21 13:06:50    144s] To increase the message display limit, refer to the product command reference manual.
[04/21 13:06:50    144s] 2 nets selected.
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] Begin power routing ...
[04/21 13:06:50    144s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[04/21 13:06:50    144s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:06:50    144s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:06:50    144s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/21 13:06:50    144s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/21 13:06:50    144s] Type 'man IMPSR-1256' for more detail.
[04/21 13:06:50    144s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/21 13:06:50    144s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[04/21 13:06:50    144s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[04/21 13:06:50    144s] Type 'man IMPSR-1256' for more detail.
[04/21 13:06:50    144s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[04/21 13:06:50    144s] CPU time for vdd FollowPin 0 seconds
[04/21 13:06:50    144s] CPU time for gnd FollowPin 0 seconds
[04/21 13:06:50    144s]   Number of IO ports routed: 0
[04/21 13:06:50    144s]   Number of Block ports routed: 0
[04/21 13:06:50    144s]   Number of Stripe ports routed: 0
[04/21 13:06:50    144s]   Number of Core ports routed: 186
[04/21 13:06:50    144s]   Number of Pad ports routed: 0
[04/21 13:06:50    144s]   Number of Power Bump ports routed: 0
[04/21 13:06:50    144s]   Number of Followpin connections: 93
[04/21 13:06:50    144s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1113.00 megs.
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s]  Begin updating DB with routing results ...
[04/21 13:06:50    144s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/21 13:06:50    144s] Pin and blockage extraction finished
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] sroute created 279 wires.
[04/21 13:06:50    144s] ViaGen created 186 vias, deleted 0 via to avoid violation.
[04/21 13:06:50    144s] +--------+----------------+----------------+
[04/21 13:06:50    144s] |  Layer |     Created    |     Deleted    |
[04/21 13:06:50    144s] +--------+----------------+----------------+
[04/21 13:06:50    144s] |   M1   |       279      |       NA       |
[04/21 13:06:50    144s] |   V1   |       186      |        0       |
[04/21 13:06:50    144s] +--------+----------------+----------------+
[04/21 13:06:50    144s] #% End sroute (date=04/21 13:06:50, total cpu=0:00:01.3, real=0:00:01.0, peak res=2635.3M, current mem=2635.3M)
[04/21 13:06:50    144s] <CMD> getMultiCpuUsage -localCpu
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -quiet -area
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -check_only -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/21 13:06:50    144s] <CMD> get_verify_drc_mode -limit -quiet
[04/21 13:06:50    144s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
[04/21 13:06:50    144s] <CMD> verify_drc
[04/21 13:06:50    144s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/21 13:06:50    144s] #-check_same_via_cell true               # bool, default=false, user setting
[04/21 13:06:50    144s] #-report TOP.drc.rpt                     # string, default="", user setting
[04/21 13:06:50    144s]  *** Starting Verify DRC (MEM: 2762.9) ***
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:06:50    144s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:06:50    144s]   VERIFY DRC ...... Starting Verification
[04/21 13:06:50    144s]   VERIFY DRC ...... Initializing
[04/21 13:06:50    144s]   VERIFY DRC ...... Deleting Existing Violations
[04/21 13:06:50    144s]   VERIFY DRC ...... Creating Sub-Areas
[04/21 13:06:50    144s]  VERIFY_DRC: checking all layers except LB to LB ...
[04/21 13:06:50    144s]   VERIFY DRC ...... Using new threading
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 27.520 27.520} 1 of 4
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area: {27.520 0.000 53.940 27.520} 2 of 4
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area: {0.000 27.520 27.520 54.000} 3 of 4
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area: {27.520 27.520 53.940 54.000} 4 of 4
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/21 13:06:50    144s]  VERIFY_DRC: checking layers from LB to LB ...
[04/21 13:06:50    144s]   VERIFY DRC ...... Using new threading
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 53.940 54.000} 1 of 1
[04/21 13:06:50    144s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s]   Verification Complete : 0 Viols.
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[04/21 13:06:50    144s] 
[04/21 13:06:50    144s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/21 13:06:50    144s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/21 13:06:50    144s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix TOP_prePlace -outDir timingReports
[04/21 13:06:50    144s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:02:25.7/0:03:21.2 (0.7), mem = 3019.0M
[04/21 13:06:50    144s] Set Using Default Delay Limit as 101.
[04/21 13:06:50    144s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/21 13:06:50    144s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[04/21 13:06:50    144s] Set Default Net Delay as 0 ps.
[04/21 13:06:50    144s] Set Default Net Load as 0 pF. 
[04/21 13:06:50    144s] Set Default Input Pin Transition as 1 ps.
[04/21 13:06:51    144s] INFO: setAnalysisMode clkSrcPath true -> false
[04/21 13:06:51    144s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[04/21 13:06:51    144s] Effort level <high> specified for reg2reg path_group
[04/21 13:06:51    145s] Cell TOP LLGs are deleted
[04/21 13:06:51    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2783.9M, EPOCH TIME: 1745255211.675208
[04/21 13:06:51    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2783.9M, EPOCH TIME: 1745255211.675845
[04/21 13:06:51    145s] Max number of tech site patterns supported in site array is 256.
[04/21 13:06:51    145s] Core basic site is GF22_DST
[04/21 13:06:51    145s] DP-Init: Signature of floorplan is c2667245041b5160. Signature of routing blockage is da1851c37a354df7.
[04/21 13:06:51    145s] After signature check, allow fast init is false, keep pre-filter is false.
[04/21 13:06:51    145s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/21 13:06:51    145s] Use non-trimmed site array because memory saving is not enough.
[04/21 13:06:51    145s] SiteArray: non-trimmed site array dimensions = 92 x 431
[04/21 13:06:51    145s] SiteArray: use 237,568 bytes
[04/21 13:06:51    145s] SiteArray: current memory after site array memory allocation 2784.1M
[04/21 13:06:51    145s] SiteArray: FP blocked sites are writable
[04/21 13:06:51    145s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7fa552562d40.
[04/21 13:06:51    145s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[04/21 13:06:51    145s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2912.1M, EPOCH TIME: 1745255211.854272
[04/21 13:06:51    145s] Process 279 wires and vias for routing blockage analysis
[04/21 13:06:51    145s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2912.1M, EPOCH TIME: 1745255211.854428
[04/21 13:06:51    145s] SiteArray: number of non floorplan blocked sites for llg default is 39652
[04/21 13:06:51    145s] Atter site array init, number of instance map data is 0.
[04/21 13:06:51    145s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.170, REAL:0.180, MEM:2912.1M, EPOCH TIME: 1745255211.855352
[04/21 13:06:51    145s] 
[04/21 13:06:51    145s] Scanning PG Shapes for Pre-Colorizing...Done.
[04/21 13:06:51    145s] 
[04/21 13:06:51    145s]  Pre_CCE_Colorizing is not ON! (0:0:1371:0)
[04/21 13:06:51    145s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.181, MEM:2912.1M, EPOCH TIME: 1745255211.856708
[04/21 13:06:51    145s] Cell TOP LLGs are deleted
[04/21 13:06:51    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:06:51    145s] Starting delay calculation for Setup views
[04/21 13:06:52    146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 13:06:53    146s] AAE DB initialization (MEM=2923.66 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/21 13:06:53    146s] #################################################################################
[04/21 13:06:53    146s] # Design Stage: PreRoute
[04/21 13:06:53    146s] # Design Name: TOP
[04/21 13:06:53    146s] # Design Mode: 90nm
[04/21 13:06:53    146s] # Analysis Mode: MMMC Non-OCV 
[04/21 13:06:53    146s] # Parasitics Mode: No SPEF/RCDB 
[04/21 13:06:53    146s] # Signoff Settings: SI Off 
[04/21 13:06:53    146s] #################################################################################
[04/21 13:06:53    146s] Calculate delays in BcWc mode...
[04/21 13:06:53    146s] Topological Sorting (REAL = 0:00:00.0, MEM = 2937.2M, InitMEM = 2935.2M)
[04/21 13:06:53    146s] Start delay calculation (fullDC) (1 T). (MEM=3074.84)
[04/21 13:06:53    146s] Start AAE Lib Loading. (MEM=2937.18)
[04/21 13:06:53    146s] End AAE Lib Loading. (MEM=3157.25 CPU=0:00:00.2 Real=0:00:00.0)
[04/21 13:06:53    146s] End AAE Lib Interpolated Model. (MEM=3157.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:06:57    148s] Total number of fetched objects 1403
[04/21 13:06:57    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:06:57    148s] End delay calculation. (MEM=2565.75 CPU=0:00:00.5 REAL=0:00:01.0)
[04/21 13:07:00    150s] End delay calculation (fullDC). (MEM=2516.3 CPU=0:00:03.9 REAL=0:00:07.0)
[04/21 13:07:00    150s] *** CDM Built up (cpu=0:00:03.9  real=0:00:07.0  mem= 3054.2M) ***
[04/21 13:07:00    151s] *** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:09.0 totSessionCpu=0:02:32 mem=3054.2M)
[04/21 13:07:01    151s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 22.304%
------------------------------------------------------------------

[04/21 13:07:01    151s] Resetting back High Fanout Nets as non-ideal
[04/21 13:07:01    151s] Set Using Default Delay Limit as 1000.
[04/21 13:07:01    151s] Set Default Net Delay as 1000 ps.
[04/21 13:07:01    151s] Set Default Input Pin Transition as 0.1 ps.
[04/21 13:07:01    151s] Set Default Net Load as 0.5 pF. 
[04/21 13:07:01    151s] Reported timing to dir timingReports
[04/21 13:07:01    151s] Total CPU time: 6.74 sec
[04/21 13:07:01    151s] Total Real time: 11.0 sec
[04/21 13:07:01    151s] Total Memory Usage: 2963.644531 Mbytes
[04/21 13:07:01    151s] *** timeDesign #1 [finish] () : cpu/real = 0:00:06.7/0:00:10.4 (0.6), totSession cpu/real = 0:02:32.4/0:03:31.7 (0.7), mem = 2963.6M
[04/21 13:07:01    151s] 
[04/21 13:07:01    151s] =============================================================================================
[04/21 13:07:01    151s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[04/21 13:07:01    151s] =============================================================================================
[04/21 13:07:01    151s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 13:07:01    151s] ---------------------------------------------------------------------------------------------
[04/21 13:07:01    151s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/21 13:07:01    151s] [ OptSummaryReport       ]      1   0:00:00.6  (   5.6 % )     0:00:09.9 /  0:00:06.3    0.6
[04/21 13:07:01    151s] [ UpdateTimingGraph      ]      1   0:00:01.6  (  15.1 % )     0:00:09.1 /  0:00:05.5    0.6
[04/21 13:07:01    151s] [ FullDelayCalc          ]      1   0:00:07.5  (  72.2 % )     0:00:07.5 /  0:00:03.9    0.5
[04/21 13:07:01    151s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[04/21 13:07:01    151s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/21 13:07:01    151s] [ GenerateReports        ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 13:07:01    151s] [ MISC                   ]          0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.4    0.8
[04/21 13:07:01    151s] ---------------------------------------------------------------------------------------------
[04/21 13:07:01    151s]  timeDesign #1 TOTAL                0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:06.7    0.6
[04/21 13:07:01    151s] ---------------------------------------------------------------------------------------------
[04/21 13:07:01    151s] 
[04/21 13:07:01    151s] <CMD> setPlaceMode -fp false
[04/21 13:07:01    151s] <CMD> setPlaceMode -placeIoPins true
[04/21 13:07:01    151s] <CMD> place_design
[04/21 13:07:01    151s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:02:32.5/0:03:31.7 (0.7), mem = 2963.6M
[04/21 13:07:01    151s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 224, percentage of missing scan cell = 0.00% (0 / 224)
[04/21 13:07:01    151s] *** Starting placeDesign default flow ***
[04/21 13:07:01    151s] [oiLAM] Zs 11, 12
[04/21 13:07:01    151s] ### Creating LA Mngr. totSessionCpu=0:02:33 mem=2963.6M
[04/21 13:07:01    151s] ### Creating LA Mngr, finished. totSessionCpu=0:02:33 mem=2963.6M
[04/21 13:07:01    151s] *** Start deleteBufferTree ***
[04/21 13:07:01    151s] Info: Detect buffers to remove automatically.
[04/21 13:07:01    151s] Analyzing netlist ...
[04/21 13:07:01    151s] Updating netlist
[04/21 13:07:01    151s] 
[04/21 13:07:01    151s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/21 13:07:01    151s] *summary: 279 instances (buffers/inverters) removed
[04/21 13:07:01    151s] *** Finish deleteBufferTree (0:00:00.2) ***
[04/21 13:07:01    151s] **INFO: Enable pre-place timing setting for timing analysis
[04/21 13:07:01    151s] Set Using Default Delay Limit as 101.
[04/21 13:07:01    151s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/21 13:07:01    151s] Set Default Net Delay as 0 ps.
[04/21 13:07:01    151s] Set Default Net Load as 0 pF. 
[04/21 13:07:01    151s] **INFO: Analyzing IO path groups for slack adjustment
[04/21 13:07:02    151s] Effort level <high> specified for reg2reg_tmp.72045 path_group
[04/21 13:07:02    152s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 13:07:02    152s] #################################################################################
[04/21 13:07:02    152s] # Design Stage: PreRoute
[04/21 13:07:02    152s] # Design Name: TOP
[04/21 13:07:02    152s] # Design Mode: 90nm
[04/21 13:07:02    152s] # Analysis Mode: MMMC Non-OCV 
[04/21 13:07:02    152s] # Parasitics Mode: No SPEF/RCDB 
[04/21 13:07:02    152s] # Signoff Settings: SI Off 
[04/21 13:07:02    152s] #################################################################################
[04/21 13:07:02    152s] Calculate delays in BcWc mode...
[04/21 13:07:02    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 2997.8M, InitMEM = 2997.8M)
[04/21 13:07:02    152s] Start delay calculation (fullDC) (1 T). (MEM=3085.04)
[04/21 13:07:02    152s] End AAE Lib Interpolated Model. (MEM=2997.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:07:02    152s] Total number of fetched objects 1143
[04/21 13:07:02    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:07:02    152s] End delay calculation. (MEM=3107.71 CPU=0:00:00.3 REAL=0:00:00.0)
[04/21 13:07:02    152s] End delay calculation (fullDC). (MEM=3107.71 CPU=0:00:00.3 REAL=0:00:00.0)
[04/21 13:07:02    152s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3055.5M) ***
[04/21 13:07:02    152s] **INFO: Disable pre-place timing setting for timing analysis
[04/21 13:07:02    152s] Set Using Default Delay Limit as 1000.
[04/21 13:07:02    152s] Set Default Net Delay as 1000 ps.
[04/21 13:07:02    152s] Set Default Net Load as 0.5 pF. 
[04/21 13:07:02    152s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/21 13:07:02    152s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3046.0M, EPOCH TIME: 1745255222.994858
[04/21 13:07:02    152s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[04/21 13:07:02    152s]  Deleted 0 physical inst  (cell - / prefix -).
[04/21 13:07:02    152s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:3046.0M, EPOCH TIME: 1745255222.995932
[04/21 13:07:02    152s] INFO: #ExclusiveGroups=0
[04/21 13:07:02    152s] INFO: There are no Exclusive Groups.
[04/21 13:07:02    152s] *** Starting "NanoPlace(TM) placement v#12 (mem=3046.0M)" ...
[04/21 13:07:03    152s] 
[04/21 13:07:03    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[04/21 13:07:03    152s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[04/21 13:07:03    152s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[04/21 13:07:03    152s] Summary for sequential cells identification: 
[04/21 13:07:03    152s]   Identified SBFF number: 299
[04/21 13:07:03    152s]   Identified MBFF number: 75
[04/21 13:07:03    152s]   Identified SB Latch number: 22
[04/21 13:07:03    152s]   Identified MB Latch number: 0
[04/21 13:07:03    152s]   Not identified SBFF number: 15
[04/21 13:07:03    152s]   Not identified MBFF number: 0
[04/21 13:07:03    152s]   Not identified SB Latch number: 0
[04/21 13:07:03    152s]   Not identified MB Latch number: 0
[04/21 13:07:03    152s]   Number of sequential cells which are not FFs: 45
[04/21 13:07:03    152s]  Visiting view : view_slow_mission
[04/21 13:07:03    152s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[04/21 13:07:03    152s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[04/21 13:07:03    152s]  Visiting view : view_fast_mission
[04/21 13:07:03    152s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[04/21 13:07:03    152s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[04/21 13:07:03    152s] TLC MultiMap info (StdDelay):
[04/21 13:07:03    152s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[04/21 13:07:03    152s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[04/21 13:07:03    152s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[04/21 13:07:03    152s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[04/21 13:07:03    152s]  Setting StdDelay to: 6.1ps
[04/21 13:07:03    152s] 
[04/21 13:07:03    152s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/21 13:07:03    153s] Wait...
[04/21 13:07:04    153s] Estimated loop count for BSM: 83193
[04/21 13:07:09    159s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:06.6 mem=3262.0M) ***
[04/21 13:07:14    164s] *** Build Virtual Sizing Timing Model
[04/21 13:07:14    164s] (cpu=0:00:11.4 mem=3378.0M) ***
[04/21 13:07:14    164s] No user-set net weight.
[04/21 13:07:14    164s] Net fanout histogram:
[04/21 13:07:14    164s] 2		: 469 (41.0%) nets
[04/21 13:07:14    164s] 3		: 337 (29.5%) nets
[04/21 13:07:14    164s] 4     -	14	: 323 (28.3%) nets
[04/21 13:07:14    164s] 15    -	39	: 12 (1.0%) nets
[04/21 13:07:14    164s] 40    -	79	: 0 (0.0%) nets
[04/21 13:07:14    164s] 80    -	159	: 0 (0.0%) nets
[04/21 13:07:14    164s] 160   -	319	: 2 (0.2%) nets
[04/21 13:07:14    164s] 320   -	639	: 0 (0.0%) nets
[04/21 13:07:14    164s] 640   -	1279	: 0 (0.0%) nets
[04/21 13:07:14    164s] 1280  -	2559	: 0 (0.0%) nets
[04/21 13:07:14    164s] 2560  -	5119	: 0 (0.0%) nets
[04/21 13:07:14    164s] 5120+		: 0 (0.0%) nets
[04/21 13:07:14    164s] no activity file in design. spp won't run.
[04/21 13:07:14    164s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[04/21 13:07:14    164s] Scan chains were not defined.
[04/21 13:07:14    164s] Processing tracks to init pin-track alignment.
[04/21 13:07:14    164s] z: 1, totalTracks: 1
[04/21 13:07:14    164s] z: 3, totalTracks: 1
[04/21 13:07:14    164s] z: 5, totalTracks: 1
[04/21 13:07:14    164s] z: 7, totalTracks: 1
[04/21 13:07:14    164s] #spOpts: N=32 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[04/21 13:07:14    164s] #spOpts: rpCkHalo=4 
[04/21 13:07:14    164s] Initializing Route Infrastructure for color support ...
[04/21 13:07:14    164s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:3379.0M, EPOCH TIME: 1745255234.510083
[04/21 13:07:14    164s] ### info: trigger incremental cell import ( 1371 new cells ).
[04/21 13:07:15    165s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[04/21 13:07:15    165s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:15    165s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:16    166s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:16    166s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:16    166s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:2.390, REAL:2.394, MEM:3489.5M, EPOCH TIME: 1745255236.903878
[04/21 13:07:16    166s] Route Infrastructure Initialized for color support successfully.
[04/21 13:07:16    166s] Cell TOP LLGs are deleted
[04/21 13:07:16    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:16    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:16    166s] # Building TOP llgBox search-tree.
[04/21 13:07:16    166s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[04/21 13:07:16    166s] #std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
[04/21 13:07:16    166s] #ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
[04/21 13:07:16    166s] stdCell: 1122 single + 0 double + 0 multi
[04/21 13:07:16    166s] Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)
[04/21 13:07:16    166s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3496.5M, EPOCH TIME: 1745255236.917868
[04/21 13:07:16    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:16    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:16    166s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3496.5M, EPOCH TIME: 1745255236.918636
[04/21 13:07:16    166s] Max number of tech site patterns supported in site array is 256.
[04/21 13:07:16    166s] Core basic site is GF22_DST
[04/21 13:07:16    166s] Processing tracks to init pin-track alignment.
[04/21 13:07:16    166s] z: 1, totalTracks: 1
[04/21 13:07:16    166s] z: 3, totalTracks: 1
[04/21 13:07:16    166s] z: 5, totalTracks: 1
[04/21 13:07:16    166s] z: 7, totalTracks: 1
[04/21 13:07:17    166s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 13:07:17    166s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/21 13:07:17    166s] SiteArray: non-trimmed site array dimensions = 92 x 431
[04/21 13:07:17    166s] SiteArray: use 237,568 bytes
[04/21 13:07:17    166s] SiteArray: current memory after site array memory allocation 3497.5M
[04/21 13:07:17    166s] SiteArray: FP blocked sites are writable
[04/21 13:07:17    166s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/21 13:07:17    166s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3497.5M, EPOCH TIME: 1745255237.097294
[04/21 13:07:17    166s] Process 279 wires and vias for routing blockage analysis
[04/21 13:07:17    166s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:3497.5M, EPOCH TIME: 1745255237.097441
[04/21 13:07:17    166s] SiteArray: number of non floorplan blocked sites for llg default is 39652
[04/21 13:07:17    166s] Atter site array init, number of instance map data is 0.
[04/21 13:07:17    166s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.190, REAL:0.179, MEM:3497.5M, EPOCH TIME: 1745255237.098127
[04/21 13:07:17    166s] 
[04/21 13:07:17    166s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[04/21 13:07:17    166s] 
[04/21 13:07:17    166s]  Pre_CCE_Colorizing is beginning ...
[04/21 13:07:17    166s] 
[04/21 13:07:17    166s]    Running colorizing using single thread! ...
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[04/21 13:07:17    167s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[04/21 13:07:17    167s] #To increase the message display limit, refer to the product command reference manual.
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] 	Real Time: 0.633195  Cpu Time: 0.630000
[04/21 13:07:17    167s]    1371 cells have been colorized (1364+7+0),
[04/21 13:07:17    167s]  Pre_CCE_Colorizing is done.
[04/21 13:07:17    167s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.820, REAL:0.815, MEM:3512.5M, EPOCH TIME: 1745255237.733100
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[04/21 13:07:17    167s] 
[04/21 13:07:17    167s]  Skipping Pre_CCE_Colorizing (1371+0)!
[04/21 13:07:17    167s] Average module density = 0.207.
[04/21 13:07:17    167s] Density for the design = 0.207.
[04/21 13:07:17    167s]        = stdcell_area 8221 sites (515 um^2) / alloc_area 39652 sites (2484 um^2).
[04/21 13:07:17    167s] Pin Density = 0.1080.
[04/21 13:07:17    167s]             = total # of pins 4281 / total area 39652.
[04/21 13:07:17    167s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.734417
[04/21 13:07:17    167s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.734869
[04/21 13:07:17    167s] OPERPROF: Starting pre-place ADS at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.735061
[04/21 13:07:17    167s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3512.5M, EPOCH TIME: 1745255237.736277
[04/21 13:07:17    167s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3512.5M, EPOCH TIME: 1745255237.736366
[04/21 13:07:17    167s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.736466
[04/21 13:07:17    167s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3512.5M, EPOCH TIME: 1745255237.736527
[04/21 13:07:17    167s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3512.5M, EPOCH TIME: 1745255237.736603
[04/21 13:07:17    167s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.736754
[04/21 13:07:17    167s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3512.5M, EPOCH TIME: 1745255237.736817
[04/21 13:07:17    167s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.736881
[04/21 13:07:17    167s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.736951
[04/21 13:07:17    167s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:3512.5M, EPOCH TIME: 1745255237.737090
[04/21 13:07:17    167s] ADSU 0.207 -> 0.228. site 39652.000 -> 36044.000. GS 4.320
[04/21 13:07:17    167s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.004, MEM:3512.5M, EPOCH TIME: 1745255237.738788
[04/21 13:07:17    167s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.739004
[04/21 13:07:17    167s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3512.5M, EPOCH TIME: 1745255237.739164
[04/21 13:07:17    167s] spContextMPad 55 55.
[04/21 13:07:17    167s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:3512.5M, EPOCH TIME: 1745255237.740028
[04/21 13:07:17    167s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:3512.5M, EPOCH TIME: 1745255237.740126
[04/21 13:07:17    167s] Initial padding reaches pin density 0.416 for top
[04/21 13:07:17    167s] InitPadU 0.228 -> 0.416 for top
[04/21 13:07:17    167s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.743033
[04/21 13:07:17    167s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.743133
[04/21 13:07:17    167s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.743301
[04/21 13:07:17    167s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:3512.5M, EPOCH TIME: 1745255237.743783
[04/21 13:07:17    167s] === lastAutoLevel = 8 
[04/21 13:07:17    167s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3512.5M, EPOCH TIME: 1745255237.744315
[04/21 13:07:17    167s] no activity file in design. spp won't run.
[04/21 13:07:17    167s] [spp] 0
[04/21 13:07:17    167s] [adp] 0:1:1:3
[04/21 13:07:18    168s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.510, REAL:0.644, MEM:3550.9M, EPOCH TIME: 1745255238.387843
[04/21 13:07:18    168s] Clock gating cells determined by native netlist tracing.
[04/21 13:07:18    168s] no activity file in design. spp won't run.
[04/21 13:07:18    168s] no activity file in design. spp won't run.
[04/21 13:07:18    168s] Effort level <high> specified for reg2reg path_group
[04/21 13:07:18    168s] OPERPROF: Starting NP-MAIN at level 1, MEM:3553.9M, EPOCH TIME: 1745255238.651821
[04/21 13:07:19    168s] OPERPROF:   Starting NP-Place at level 2, MEM:3569.9M, EPOCH TIME: 1745255239.671990
[04/21 13:07:19    168s] Iteration  1: Total net bbox = 7.261e-11 (3.77e-11 3.49e-11)
[04/21 13:07:19    168s]               Est.  stn bbox = 7.703e-11 (3.99e-11 3.71e-11)
[04/21 13:07:19    168s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3572.9M
[04/21 13:07:19    168s] Iteration  2: Total net bbox = 7.261e-11 (3.77e-11 3.49e-11)
[04/21 13:07:19    168s]               Est.  stn bbox = 7.703e-11 (3.99e-11 3.71e-11)
[04/21 13:07:19    168s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3572.9M
[04/21 13:07:19    168s] exp_mt_sequential is set from setPlaceMode option to 1
[04/21 13:07:19    168s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/21 13:07:19    168s] place_exp_mt_interval set to default 32
[04/21 13:07:19    168s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/21 13:07:19    168s] Iteration  3: Total net bbox = 2.374e+01 (1.27e+01 1.10e+01)
[04/21 13:07:19    168s]               Est.  stn bbox = 2.835e+01 (1.54e+01 1.29e+01)
[04/21 13:07:19    168s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3591.9M
[04/21 13:07:19    168s] Total number of setup views is 1.
[04/21 13:07:19    168s] Total number of active setup views is 1.
[04/21 13:07:19    168s] Active setup views:
[04/21 13:07:19    168s]     view_slow_mission
[04/21 13:07:20    168s] Iteration  4: Total net bbox = 1.014e+03 (4.33e+02 5.81e+02)
[04/21 13:07:20    168s]               Est.  stn bbox = 1.343e+03 (5.74e+02 7.69e+02)
[04/21 13:07:20    168s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3591.9M
[04/21 13:07:20    169s] Iteration  5: Total net bbox = 2.445e+03 (1.41e+03 1.04e+03)
[04/21 13:07:20    169s]               Est.  stn bbox = 3.098e+03 (1.73e+03 1.37e+03)
[04/21 13:07:20    169s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 3591.9M
[04/21 13:07:20    169s] OPERPROF:   Finished NP-Place at level 2, CPU:1.380, REAL:1.271, MEM:3591.9M, EPOCH TIME: 1745255240.942962
[04/21 13:07:20    169s] OPERPROF: Finished NP-MAIN at level 1, CPU:1.400, REAL:2.295, MEM:3591.9M, EPOCH TIME: 1745255240.946583
[04/21 13:07:20    169s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3591.9M, EPOCH TIME: 1745255240.948809
[04/21 13:07:20    169s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/21 13:07:20    169s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.001, MEM:3591.9M, EPOCH TIME: 1745255240.949909
[04/21 13:07:20    169s] OPERPROF: Starting NP-MAIN at level 1, MEM:3591.9M, EPOCH TIME: 1745255240.950283
[04/21 13:07:20    169s] OPERPROF:   Starting NP-Place at level 2, MEM:3591.9M, EPOCH TIME: 1745255240.967245
[04/21 13:07:21    170s] Iteration  6: Total net bbox = 3.149e+03 (1.65e+03 1.50e+03)
[04/21 13:07:21    170s]               Est.  stn bbox = 3.909e+03 (2.01e+03 1.89e+03)
[04/21 13:07:21    170s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 3609.6M
[04/21 13:07:21    170s] OPERPROF:   Finished NP-Place at level 2, CPU:0.840, REAL:0.781, MEM:3609.6M, EPOCH TIME: 1745255241.748165
[04/21 13:07:21    170s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.870, REAL:0.801, MEM:3609.6M, EPOCH TIME: 1745255241.751168
[04/21 13:07:21    170s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3609.6M, EPOCH TIME: 1745255241.751603
[04/21 13:07:21    170s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/21 13:07:21    170s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3609.6M, EPOCH TIME: 1745255241.751838
[04/21 13:07:21    170s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3609.6M, EPOCH TIME: 1745255241.751928
[04/21 13:07:21    170s] Starting Early Global Route rough congestion estimation: mem = 3609.6M
[04/21 13:07:21    170s] (I)      Initializing eGR engine (rough)
[04/21 13:07:21    170s] Set min layer with default ( 2 )
[04/21 13:07:21    170s] Set max layer with default ( 127 )
[04/21 13:07:21    170s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:21    170s] Min route layer (adjusted) = 2
[04/21 13:07:21    170s] Max route layer (adjusted) = 11
[04/21 13:07:21    170s] (I)      clean place blk overflow:
[04/21 13:07:21    170s] (I)      H : enabled 0.60 0
[04/21 13:07:21    170s] (I)      V : enabled 0.60 0
[04/21 13:07:21    170s] (I)      Initializing eGR engine (rough)
[04/21 13:07:21    170s] Set min layer with default ( 2 )
[04/21 13:07:21    170s] Set max layer with default ( 127 )
[04/21 13:07:21    170s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:21    170s] Min route layer (adjusted) = 2
[04/21 13:07:21    170s] Max route layer (adjusted) = 11
[04/21 13:07:21    170s] (I)      clean place blk overflow:
[04/21 13:07:21    170s] (I)      H : enabled 0.60 0
[04/21 13:07:21    170s] (I)      V : enabled 0.60 0
[04/21 13:07:21    170s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.50 MB )
[04/21 13:07:21    170s] (I)      Running eGR Rough flow
[04/21 13:07:21    170s] (I)      # wire layers (front) : 12
[04/21 13:07:21    170s] (I)      # wire layers (back)  : 0
[04/21 13:07:21    170s] (I)      min wire layer : 1
[04/21 13:07:21    170s] (I)      max wire layer : 11
[04/21 13:07:21    170s] (I)      # cut layers (front) : 11
[04/21 13:07:21    170s] (I)      # cut layers (back)  : 0
[04/21 13:07:21    170s] (I)      min cut layer : 1
[04/21 13:07:21    170s] (I)      max cut layer : 10
[04/21 13:07:21    170s] (I)      ================================== Layers ===================================
[04/21 13:07:21    170s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:21    170s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[04/21 13:07:21    170s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:21    170s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[04/21 13:07:21    170s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[04/21 13:07:21    170s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:21    170s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:21    170s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:21    170s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:21    170s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:21    170s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[04/21 13:07:21    170s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[04/21 13:07:21    170s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[04/21 13:07:21    170s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[04/21 13:07:21    170s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:21    170s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[04/21 13:07:21    170s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[04/21 13:07:21    170s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:21    170s] (I)      Started Import and model ( Curr Mem: 3.50 MB )
[04/21 13:07:21    170s] (I)      == Non-default Options ==
[04/21 13:07:21    170s] (I)      Print mode                                         : 2
[04/21 13:07:21    170s] (I)      Stop if highly congested                           : false
[04/21 13:07:21    170s] (I)      Local connection modeling                          : true
[04/21 13:07:21    170s] (I)      Maximum routing layer                              : 11
[04/21 13:07:21    170s] (I)      Top routing layer                                  : 11
[04/21 13:07:21    170s] (I)      Assign partition pins                              : false
[04/21 13:07:21    170s] (I)      Support large GCell                                : true
[04/21 13:07:21    170s] (I)      Number of threads                                  : 1
[04/21 13:07:21    170s] (I)      Number of rows per GCell                           : 6
[04/21 13:07:21    170s] (I)      Max num rows per GCell                             : 32
[04/21 13:07:21    170s] (I)      Route tie net to shape                             : auto
[04/21 13:07:21    170s] (I)      Method to set GCell size                           : row
[04/21 13:07:21    170s] (I)      Tie hi/lo max distance                             : 5.400000
[04/21 13:07:21    170s] (I)      Counted 481 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 13:07:21    170s] (I)      ============== Pin Summary ==============
[04/21 13:07:21    170s] (I)      +-------+--------+---------+------------+
[04/21 13:07:21    170s] (I)      | Layer | # pins | % total |      Group |
[04/21 13:07:21    170s] (I)      +-------+--------+---------+------------+
[04/21 13:07:21    170s] (I)      |     1 |   1455 |   34.08 |        Pin |
[04/21 13:07:21    170s] (I)      |     2 |   2580 |   60.44 |        Pin |
[04/21 13:07:21    170s] (I)      |     3 |    234 |    5.48 | Pin access |
[04/21 13:07:21    170s] (I)      |     4 |      0 |    0.00 | Pin access |
[04/21 13:07:21    170s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |     8 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |     9 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |    10 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      |    11 |      0 |    0.00 |      Other |
[04/21 13:07:21    170s] (I)      +-------+--------+---------+------------+
[04/21 13:07:21    170s] (I)      Use row-based GCell size
[04/21 13:07:21    170s] (I)      Use row-based GCell align
[04/21 13:07:21    170s] (I)      layer 0 area = 6400
[04/21 13:07:21    170s] (I)      layer 1 area = 8800
[04/21 13:07:21    170s] (I)      layer 2 area = 11000
[04/21 13:07:21    170s] (I)      layer 3 area = 11000
[04/21 13:07:21    170s] (I)      layer 4 area = 11000
[04/21 13:07:21    170s] (I)      layer 5 area = 11000
[04/21 13:07:21    170s] (I)      layer 6 area = 11000
[04/21 13:07:21    170s] (I)      layer 7 area = 810000
[04/21 13:07:21    170s] (I)      layer 8 area = 2000000
[04/21 13:07:21    170s] (I)      layer 9 area = 2000000
[04/21 13:07:21    170s] (I)      layer 10 area = 0
[04/21 13:07:21    170s] (I)      GCell unit size   : 540
[04/21 13:07:21    170s] (I)      GCell multiplier  : 6
[04/21 13:07:21    170s] (I)      GCell row height  : 540
[04/21 13:07:21    170s] (I)      Actual row height : 540
[04/21 13:07:21    170s] (I)      GCell align ref   : 1972 2000
[04/21 13:07:21    170s] (I)      Track table information for default rule: 
[04/21 13:07:21    170s] (I)      M1 has single uniform track structure
[04/21 13:07:21    170s] (I)      M2 has single uniform track structure
[04/21 13:07:21    170s] (I)      C1 has single uniform track structure
[04/21 13:07:21    170s] (I)      C2 has single uniform track structure
[04/21 13:07:21    170s] (I)      C3 has single uniform track structure
[04/21 13:07:21    170s] (I)      C4 has single uniform track structure
[04/21 13:07:21    170s] (I)      C5 has single uniform track structure
[04/21 13:07:21    170s] (I)      JA has single uniform track structure
[04/21 13:07:21    170s] (I)      QA has single uniform track structure
[04/21 13:07:21    170s] (I)      QB has single uniform track structure
[04/21 13:07:21    170s] (I)      LB has single uniform track structure
[04/21 13:07:21    170s] (I)      ========================= Default via ==========================
[04/21 13:07:21    170s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:21    170s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[04/21 13:07:21    170s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:21    170s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[04/21 13:07:21    170s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[04/21 13:07:21    170s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[04/21 13:07:21    170s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[04/21 13:07:21    170s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[04/21 13:07:21    170s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[04/21 13:07:21    170s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[04/21 13:07:21    170s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[04/21 13:07:21    170s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[04/21 13:07:21    170s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[04/21 13:07:21    170s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:21    170s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 13:07:21    170s] (I)      Read 4 PG shapes
[04/21 13:07:21    170s] (I)      Read 0 clock shapes
[04/21 13:07:21    170s] (I)      Read 0 other shapes
[04/21 13:07:21    170s] (I)      #Routing Blockages  : 0
[04/21 13:07:21    170s] (I)      #Instance Blockages : 12517
[04/21 13:07:21    170s] (I)      #PG Blockages       : 4
[04/21 13:07:21    170s] (I)      #Halo Blockages     : 0
[04/21 13:07:21    170s] (I)      #Boundary Blockages : 0
[04/21 13:07:21    170s] (I)      #Clock Blockages    : 0
[04/21 13:07:21    170s] (I)      #Other Blockages    : 0
[04/21 13:07:21    170s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 13:07:21    170s] (I)      Custom ignore net properties:
[04/21 13:07:21    170s] (I)      1 : NotLegal
[04/21 13:07:21    170s] (I)      Default ignore net properties:
[04/21 13:07:21    170s] (I)      1 : Special
[04/21 13:07:21    170s] (I)      2 : Analog
[04/21 13:07:21    170s] (I)      3 : Fixed
[04/21 13:07:21    170s] (I)      4 : Skipped
[04/21 13:07:21    170s] (I)      5 : MixedSignal
[04/21 13:07:21    170s] (I)      Prerouted net properties:
[04/21 13:07:21    170s] (I)      1 : NotLegal
[04/21 13:07:21    170s] (I)      2 : Special
[04/21 13:07:21    170s] (I)      3 : Analog
[04/21 13:07:21    170s] (I)      4 : Fixed
[04/21 13:07:21    170s] (I)      5 : Skipped
[04/21 13:07:21    170s] (I)      6 : MixedSignal
[04/21 13:07:21    170s] (I)      Early global route reroute all routable nets
[04/21 13:07:21    170s] (I)      #prerouted nets         : 0
[04/21 13:07:21    170s] (I)      #prerouted special nets : 0
[04/21 13:07:21    170s] (I)      #prerouted wires        : 0
[04/21 13:07:21    170s] (I)      Read 1137 nets ( ignored 0 )
[04/21 13:07:21    170s] (I)        Front-side 1137 ( ignored 0 )
[04/21 13:07:21    170s] (I)        Back-side  0 ( ignored 0 )
[04/21 13:07:21    170s] (I)        Both-side  0 ( ignored 0 )
[04/21 13:07:21    170s] (I)      Reading macro buffers
[04/21 13:07:21    170s] (I)      Number of macros with buffers: 0
[04/21 13:07:21    170s] (I)      early_global_route_priority property id does not exist.
[04/21 13:07:21    170s] (I)      Read Num Blocks=12715  Num Prerouted Wires=0  Num CS=0
[04/21 13:07:21    170s] (I)      Layer 1 (H) : #blockages 12041 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:21    170s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[04/21 13:07:21    170s] (I)      Track adjustment: Reducing 1702 tracks (15.00%) for Layer2
[04/21 13:07:21    170s] (I)      Track adjustment: Reducing 1211 tracks (12.00%) for Layer3
[04/21 13:07:21    170s] (I)      Number of ignored nets                =      0
[04/21 13:07:21    170s] (I)      Number of connected nets              =      0
[04/21 13:07:21    170s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 13:07:21    170s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/21 13:07:21    170s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 13:07:21    170s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 13:07:21    170s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 13:07:21    170s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 13:07:21    170s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 13:07:21    170s] (I)      There are 1 clock nets ( 0 with NDR ).
[04/21 13:07:21    170s] (I)      Ndr track 0 does not exist
[04/21 13:07:21    170s] (I)      ---------------------Grid Graph Info--------------------
[04/21 13:07:21    170s] (I)      Routing area        : (0, 0) - (53940, 54000)
[04/21 13:07:21    170s] (I)      Core area           : (1972, 2000) - (51968, 52000)
[04/21 13:07:21    170s] (I)      Site width          :   116  (dbu)
[04/21 13:07:21    170s] (I)      Row height          :   540  (dbu)
[04/21 13:07:21    170s] (I)      GCell row height    :   540  (dbu)
[04/21 13:07:21    170s] (I)      GCell width         :  3240  (dbu)
[04/21 13:07:21    170s] (I)      GCell height        :  3240  (dbu)
[04/21 13:07:21    170s] (I)      Grid                :    17    17    11
[04/21 13:07:21    170s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/21 13:07:21    170s] (I)      Vertical capacity   :     0     0  3240     0  3240     0  3240     0  3240     0  3240
[04/21 13:07:21    170s] (I)      Horizontal capacity :     0  3240     0  3240     0  3240     0  3240     0  3240     0
[04/21 13:07:21    170s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[04/21 13:07:21    170s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[04/21 13:07:21    170s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[04/21 13:07:21    170s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[04/21 13:07:21    170s] (I)      First track coord   :    58    80    82   110    82   110    82  1100  1972  2000  3658
[04/21 13:07:21    170s] (I)      Num tracks per GCell: 40.50 40.50 36.00 36.00 36.00 36.00 36.00  3.60  1.35  1.35  0.90
[04/21 13:07:21    170s] (I)      Total num of tracks :   465   674   599   599   599   599   599    59    22    22    14
[04/21 13:07:21    170s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[04/21 13:07:21    170s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/21 13:07:21    170s] (I)      --------------------------------------------------------
[04/21 13:07:21    170s] 
[04/21 13:07:21    170s] (I)      ============ Routing rule table ============
[04/21 13:07:21    170s] (I)      Rule id: 0  Nets: 1137
[04/21 13:07:21    170s] (I)      ========================================
[04/21 13:07:21    170s] (I)      
[04/21 13:07:21    170s] (I)      ======== NDR :  =========
[04/21 13:07:21    170s] (I)      +--------------+--------+
[04/21 13:07:21    170s] (I)      |           ID |      0 |
[04/21 13:07:21    170s] (I)      |         Name |        |
[04/21 13:07:21    170s] (I)      |      Default |    yes |
[04/21 13:07:21    170s] (I)      |  Clk Special |     no |
[04/21 13:07:21    170s] (I)      | Hard spacing |     no |
[04/21 13:07:21    170s] (I)      |    NDR track | (none) |
[04/21 13:07:21    170s] (I)      |      NDR via | (none) |
[04/21 13:07:21    170s] (I)      |  Extra space |      0 |
[04/21 13:07:21    170s] (I)      |      Shields |      0 |
[04/21 13:07:21    170s] (I)      |   Demand (H) |      1 |
[04/21 13:07:21    170s] (I)      |   Demand (V) |      1 |
[04/21 13:07:21    170s] (I)      |        #Nets |   1137 |
[04/21 13:07:21    170s] (I)      +--------------+--------+
[04/21 13:07:21    170s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:21    170s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 13:07:21    170s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:21    170s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[04/21 13:07:21    170s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:21    170s] (I)      =============== Blocked Tracks ===============
[04/21 13:07:21    170s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:21    170s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 13:07:21    170s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:21    170s] (I)      |     1 |       0 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     2 |   11458 |     4288 |        37.42% |
[04/21 13:07:21    170s] (I)      |     3 |   10183 |     2580 |        25.34% |
[04/21 13:07:21    170s] (I)      |     4 |   10183 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     5 |   10183 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     6 |   10183 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     7 |   10183 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     8 |    1003 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |     9 |     374 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |    10 |     374 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      |    11 |     238 |        0 |         0.00% |
[04/21 13:07:21    170s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:21    170s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.50 MB )
[04/21 13:07:21    170s] (I)      Reset routing kernel
[04/21 13:07:21    170s] (I)      numLocalWires=4075  numGlobalNetBranches=1202  numLocalNetBranches=836
[04/21 13:07:21    170s] (I)      totalPins=4263  totalGlobalPin=1712 (40.16%)
[04/21 13:07:21    170s] (I)      total 2D Cap : 56881 = (28651 H, 28230 V)
[04/21 13:07:21    170s] (I)      total 2D Demand : 525 = (525 H, 0 V)
[04/21 13:07:21    170s] (I)      #blocked GCells = 0
[04/21 13:07:21    170s] (I)      #regions = 1
[04/21 13:07:21    170s] (I)      
[04/21 13:07:21    170s] (I)      ============  Phase 1a Route ============
[04/21 13:07:21    170s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/21 13:07:21    170s] (I)      Usage: 1287 = (707 H, 580 V) = (2.47% H, 2.05% V) = (2.291e+03um H, 1.879e+03um V)
[04/21 13:07:21    170s] (I)      
[04/21 13:07:21    170s] (I)      ============  Phase 1b Route ============
[04/21 13:07:21    170s] (I)      Usage: 1287 = (707 H, 580 V) = (2.47% H, 2.05% V) = (2.291e+03um H, 1.879e+03um V)
[04/21 13:07:21    170s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/21 13:07:21    170s] 
[04/21 13:07:21    170s] (I)      Updating congestion map
[04/21 13:07:21    170s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 13:07:21    170s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.50 MB )
[04/21 13:07:21    170s] Finished Early Global Route rough congestion estimation: mem = 3609.6M
[04/21 13:07:21    170s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.050, REAL:0.046, MEM:3609.6M, EPOCH TIME: 1745255241.797652
[04/21 13:07:21    170s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/21 13:07:21    170s] OPERPROF: Starting CDPad at level 1, MEM:3609.6M, EPOCH TIME: 1745255241.797791
[04/21 13:07:21    170s] CDPadU 0.416 -> 0.415. R=0.228, N=1122, GS=3.240
[04/21 13:07:21    170s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.019, MEM:3609.6M, EPOCH TIME: 1745255241.816460
[04/21 13:07:21    170s] OPERPROF: Starting NP-MAIN at level 1, MEM:3609.6M, EPOCH TIME: 1745255241.817061
[04/21 13:07:21    170s] OPERPROF:   Starting NP-Place at level 2, MEM:3609.6M, EPOCH TIME: 1745255241.831589
[04/21 13:07:21    170s] OPERPROF:   Finished NP-Place at level 2, CPU:0.030, REAL:0.027, MEM:3611.2M, EPOCH TIME: 1745255241.858502
[04/21 13:07:21    170s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.040, REAL:0.046, MEM:3611.2M, EPOCH TIME: 1745255241.862912
[04/21 13:07:21    170s] Global placement CDP skipped at cutLevel 7.
[04/21 13:07:21    170s] Iteration  7: Total net bbox = 3.677e+03 (2.05e+03 1.63e+03)
[04/21 13:07:21    170s]               Est.  stn bbox = 4.479e+03 (2.42e+03 2.06e+03)
[04/21 13:07:21    170s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3611.2M
[04/21 13:07:22    171s] nrCritNet: 0.00% ( 0 / 1143 ) cutoffSlk: 214748364.7ps stdDelay: 6.1ps
[04/21 13:07:23    172s] nrCritNet: 0.00% ( 0 / 1143 ) cutoffSlk: 214748364.7ps stdDelay: 6.1ps
[04/21 13:07:23    172s] Iteration  8: Total net bbox = 3.677e+03 (2.05e+03 1.63e+03)
[04/21 13:07:23    172s]               Est.  stn bbox = 4.479e+03 (2.42e+03 2.06e+03)
[04/21 13:07:23    172s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 3611.2M
[04/21 13:07:23    172s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3611.2M, EPOCH TIME: 1745255243.645258
[04/21 13:07:23    172s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/21 13:07:23    172s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:3611.2M, EPOCH TIME: 1745255243.645569
[04/21 13:07:23    172s] Legalizing MH Cells... 0 / 0 (level 8) on TOP
[04/21 13:07:23    172s] MH packer: No MH instances from GP
[04/21 13:07:23    172s] 0 (out of 0) MH cells were successfully legalized.
[04/21 13:07:23    172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3611.2M, DRC: 0)
[04/21 13:07:23    172s] OPERPROF: Starting NP-MAIN at level 1, MEM:3611.2M, EPOCH TIME: 1745255243.645900
[04/21 13:07:23    172s] OPERPROF:   Starting NP-Place at level 2, MEM:3611.2M, EPOCH TIME: 1745255243.658224
[04/21 13:07:26    175s] Iteration  9: Total net bbox = 4.512e+03 (2.17e+03 2.34e+03)
[04/21 13:07:26    175s]               Est.  stn bbox = 5.365e+03 (2.58e+03 2.79e+03)
[04/21 13:07:26    175s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3611.2M
[04/21 13:07:26    175s] GP RA stats: MHOnly 0 nrInst 1122 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/21 13:07:26    175s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3627.2M, EPOCH TIME: 1745255246.783806
[04/21 13:07:26    175s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3627.2M, EPOCH TIME: 1745255246.784242
[04/21 13:07:26    175s] Iteration 10: Total net bbox = 4.384e+03 (2.09e+03 2.29e+03)
[04/21 13:07:26    175s]               Est.  stn bbox = 5.227e+03 (2.49e+03 2.74e+03)
[04/21 13:07:26    175s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3627.2M
[04/21 13:07:26    175s] OPERPROF:   Finished NP-Place at level 2, CPU:3.250, REAL:3.128, MEM:3627.2M, EPOCH TIME: 1745255246.786642
[04/21 13:07:26    175s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.270, REAL:3.148, MEM:3611.2M, EPOCH TIME: 1745255246.793478
[04/21 13:07:26    175s] Iteration 11: Total net bbox = 4.754e+03 (2.45e+03 2.30e+03)
[04/21 13:07:26    175s]               Est.  stn bbox = 5.620e+03 (2.86e+03 2.76e+03)
[04/21 13:07:26    175s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 3611.2M
[04/21 13:07:26    175s] Iteration 12: Total net bbox = 4.754e+03 (2.45e+03 2.30e+03)
[04/21 13:07:26    175s]               Est.  stn bbox = 5.620e+03 (2.86e+03 2.76e+03)
[04/21 13:07:26    175s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3611.2M
[04/21 13:07:26    175s] [adp] clock
[04/21 13:07:26    175s] [adp] weight, nr nets, wire length
[04/21 13:07:26    175s] [adp]      0        1  93.129000
[04/21 13:07:26    175s] [adp] data
[04/21 13:07:26    175s] [adp] weight, nr nets, wire length
[04/21 13:07:26    175s] [adp]      0     1142  4690.713000
[04/21 13:07:26    175s] [adp] 0.000000|0.000000|0.000000
[04/21 13:07:26    175s] Iteration 13: Total net bbox = 4.754e+03 (2.45e+03 2.30e+03)
[04/21 13:07:26    175s]               Est.  stn bbox = 5.620e+03 (2.86e+03 2.76e+03)
[04/21 13:07:26    175s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3611.2M
[04/21 13:07:26    175s] *** cost = 4.754e+03 (2.45e+03 2.30e+03) (cpu for global=0:00:07.4) real=0:00:08.0***
[04/21 13:07:26    175s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[04/21 13:07:26    175s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3611.2M, EPOCH TIME: 1745255246.814397
[04/21 13:07:26    175s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3611.2M, EPOCH TIME: 1745255246.814499
[04/21 13:07:26    175s] Saved padding area to DB
[04/21 13:07:26    175s] Cell TOP LLGs are deleted
[04/21 13:07:26    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] # Resetting pin-track-align track data.
[04/21 13:07:26    175s] Solver runtime cpu: 0:00:05.2 real: 0:00:04.9
[04/21 13:07:26    175s] Core Placement runtime cpu: 0:00:05.6 real: 0:00:06.0
[04/21 13:07:26    175s] Begin: Reorder Scan Chains
[04/21 13:07:26    175s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/21 13:07:26    175s] Type 'man IMPSP-9025' for more detail.
[04/21 13:07:26    175s] End: Reorder Scan Chains
[04/21 13:07:26    175s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3611.2M, EPOCH TIME: 1745255246.827437
[04/21 13:07:26    175s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3611.2M, EPOCH TIME: 1745255246.827650
[04/21 13:07:26    175s] Processing tracks to init pin-track alignment.
[04/21 13:07:26    175s] z: 1, totalTracks: 1
[04/21 13:07:26    175s] z: 3, totalTracks: 1
[04/21 13:07:26    175s] z: 5, totalTracks: 1
[04/21 13:07:26    175s] z: 7, totalTracks: 1
[04/21 13:07:26    175s] #spOpts: N=32 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[04/21 13:07:26    175s] #spOpts: rpCkHalo=4 
[04/21 13:07:26    175s] Initializing Route Infrastructure for color support ...
[04/21 13:07:26    175s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:3611.2M, EPOCH TIME: 1745255246.828128
[04/21 13:07:26    175s] ### Add 31 auto generated vias to default rule
[04/21 13:07:26    175s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.009, MEM:3611.2M, EPOCH TIME: 1745255246.836795
[04/21 13:07:26    175s] Route Infrastructure Initialized for color support successfully.
[04/21 13:07:26    175s] Cell TOP LLGs are deleted
[04/21 13:07:26    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] # Building TOP llgBox search-tree.
[04/21 13:07:26    175s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[04/21 13:07:26    175s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3611.2M, EPOCH TIME: 1745255246.847158
[04/21 13:07:26    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:26    175s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3611.2M, EPOCH TIME: 1745255246.847749
[04/21 13:07:26    175s] Max number of tech site patterns supported in site array is 256.
[04/21 13:07:26    175s] Core basic site is GF22_DST
[04/21 13:07:27    175s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 13:07:27    175s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 13:07:27    175s] Fast DP-INIT is on for default
[04/21 13:07:27    175s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/21 13:07:27    175s] Atter site array init, number of instance map data is 0.
[04/21 13:07:27    175s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.200, REAL:0.173, MEM:3611.2M, EPOCH TIME: 1745255247.021070
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s]  Skipping Pre_CCE_Colorizing (1371+0)!
[04/21 13:07:27    175s] OPERPROF:       Starting CMU at level 4, MEM:3611.2M, EPOCH TIME: 1745255247.023234
[04/21 13:07:27    175s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.004, MEM:3611.2M, EPOCH TIME: 1745255247.026970
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s] Bad Lib Cell Checking (CMU) is done! (0)
[04/21 13:07:27    175s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.210, REAL:0.182, MEM:3611.2M, EPOCH TIME: 1745255247.028870
[04/21 13:07:27    175s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3611.2M, EPOCH TIME: 1745255247.029854
[04/21 13:07:27    175s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:3611.2M, EPOCH TIME: 1745255247.031169
[04/21 13:07:27    175s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3611.2MB).
[04/21 13:07:27    175s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.230, REAL:0.209, MEM:3611.2M, EPOCH TIME: 1745255247.036649
[04/21 13:07:27    175s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.230, REAL:0.210, MEM:3611.2M, EPOCH TIME: 1745255247.037719
[04/21 13:07:27    175s] TDRefine: refinePlace mode is spiral
[04/21 13:07:27    175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.72045.1
[04/21 13:07:27    175s] OPERPROF: Starting Refine-Place at level 1, MEM:3611.2M, EPOCH TIME: 1745255247.039313
[04/21 13:07:27    175s] *** Starting refinePlace (0:02:57 mem=3611.2M) ***
[04/21 13:07:27    175s] Total net bbox length = 4.755e+03 (2.455e+03 2.300e+03) (ext = 1.069e+02)
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s]  Skipping Pre_CCE_Colorizing (1371+0)!
[04/21 13:07:27    175s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:3611.2M, EPOCH TIME: 1745255247.043034
[04/21 13:07:27    175s] # Found 0 legal fixed insts to color.
[04/21 13:07:27    175s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.001, MEM:3611.2M, EPOCH TIME: 1745255247.044100
[04/21 13:07:27    175s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 13:07:27    175s] Set min layer with default ( 2 )
[04/21 13:07:27    175s] Set max layer with default ( 127 )
[04/21 13:07:27    175s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:27    175s] Min route layer (adjusted) = 2
[04/21 13:07:27    175s] Max route layer (adjusted) = 11
[04/21 13:07:27    175s] Set min layer with default ( 2 )
[04/21 13:07:27    175s] Set max layer with default ( 127 )
[04/21 13:07:27    175s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:27    175s] Min route layer (adjusted) = 2
[04/21 13:07:27    175s] Max route layer (adjusted) = 11
[04/21 13:07:27    175s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3611.2M, EPOCH TIME: 1745255247.062459
[04/21 13:07:27    175s] Starting refinePlace ...
[04/21 13:07:27    175s] Set min layer with default ( 2 )
[04/21 13:07:27    175s] Set max layer with default ( 127 )
[04/21 13:07:27    175s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:27    175s] Min route layer (adjusted) = 2
[04/21 13:07:27    175s] Max route layer (adjusted) = 11
[04/21 13:07:27    175s] Set min layer with default ( 2 )
[04/21 13:07:27    175s] Set max layer with default ( 127 )
[04/21 13:07:27    175s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:27    175s] Min route layer (adjusted) = 2
[04/21 13:07:27    175s] Max route layer (adjusted) = 11
[04/21 13:07:27    175s] DDP initSite1 nrRow 92 nrJob 92
[04/21 13:07:27    175s] DDP markSite nrRow 92 nrJob 92
[04/21 13:07:27    175s]   Spread Effort: high, standalone mode, useDDP on.
[04/21 13:07:27    175s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3611.2MB) @(0:02:57 - 0:02:57).
[04/21 13:07:27    175s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 13:07:27    175s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3611.2M, EPOCH TIME: 1745255247.078292
[04/21 13:07:27    175s] Tweakage: fix icg 1, fix clk 0.
[04/21 13:07:27    175s] Tweakage: density cost 0, scale 0.4.
[04/21 13:07:27    175s] Tweakage: activity cost 0, scale 1.0.
[04/21 13:07:27    175s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3611.2M, EPOCH TIME: 1745255247.080844
[04/21 13:07:27    175s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3611.2M, EPOCH TIME: 1745255247.088853
[04/21 13:07:27    175s] Tweakage swap 23 pairs.
[04/21 13:07:27    175s] Tweakage perm 10 insts, flip 498 insts.
[04/21 13:07:27    175s] Tweakage perm 6 insts, flip 47 insts.
[04/21 13:07:27    175s] Tweakage swap 7 pairs.
[04/21 13:07:27    175s] Tweakage perm 1 insts, flip 3 insts.
[04/21 13:07:27    175s] Tweakage perm 0 insts, flip 0 insts.
[04/21 13:07:27    175s] Tweakage swap 3 pairs.
[04/21 13:07:27    175s] Tweakage swap 0 pairs.
[04/21 13:07:27    175s] Tweakage perm 1 insts, flip 73 insts.
[04/21 13:07:27    175s] Tweakage perm 0 insts, flip 4 insts.
[04/21 13:07:27    175s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.110, REAL:0.110, MEM:3611.2M, EPOCH TIME: 1745255247.199341
[04/21 13:07:27    175s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.130, REAL:0.119, MEM:3611.2M, EPOCH TIME: 1745255247.200195
[04/21 13:07:27    175s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.130, REAL:0.123, MEM:3611.2M, EPOCH TIME: 1745255247.201147
[04/21 13:07:27    175s] Move report: Congestion aware Tweak moves 853 insts, mean move: 0.23 um, max move: 4.42 um 
[04/21 13:07:27    175s] 	Max move on inst (sh_sync_inst/pulse_count_reg[3]): (16.33, 25.53) --> (14.38, 23.06)
[04/21 13:07:27    175s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3611.2mb) @(0:02:57 - 0:02:57).
[04/21 13:07:27    175s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s]  === Spiral for Logical I: (movable: 1122) ===
[04/21 13:07:27    175s] 
[04/21 13:07:27    175s] Running Spiral with 1 thread in Normal Mode  fetchWidth=16 
[04/21 13:07:27    176s] 
[04/21 13:07:27    176s]  Info: 0 filler has been deleted!
[04/21 13:07:27    176s] Move report: legalization moves 275 insts, mean move: 0.17 um, max move: 0.46 um spiral
[04/21 13:07:27    176s] 	Max move on inst (U1386): (29.70, 31.16) --> (29.23, 31.16)
[04/21 13:07:27    176s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/21 13:07:27    176s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/21 13:07:27    176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3579.2MB) @(0:02:57 - 0:02:57).
[04/21 13:07:27    176s] Move report: Detail placement moves 1122 insts, mean move: 0.21 um, max move: 4.42 um 
[04/21 13:07:27    176s] 	Max move on inst (sh_sync_inst/pulse_count_reg[3]): (16.33, 25.53) --> (14.38, 23.06)
[04/21 13:07:27    176s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3579.2MB
[04/21 13:07:27    176s] Statistics of distance of Instance movement in refine placement:
[04/21 13:07:27    176s]   maximum (X+Y) =         4.42 um
[04/21 13:07:27    176s]   inst (sh_sync_inst/pulse_count_reg[3]) with max move: (16.333, 25.533) -> (14.384, 23.06)
[04/21 13:07:27    176s]   mean    (X+Y) =         0.21 um
[04/21 13:07:27    176s] Summary Report:
[04/21 13:07:27    176s] Instances move: 1122 (out of 1122 movable)
[04/21 13:07:27    176s] Instances flipped: 0
[04/21 13:07:27    176s] Mean displacement: 0.21 um
[04/21 13:07:27    176s] Max displacement: 4.42 um (Instance: sh_sync_inst/pulse_count_reg[3]) (16.333, 25.533) -> (14.384, 23.06)
[04/21 13:07:27    176s] 	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
[04/21 13:07:27    176s] Physical-only instances move: 0 (out of 0 movable physical-only)
[04/21 13:07:27    176s] Total instances moved : 1122
[04/21 13:07:27    176s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.290, REAL:0.269, MEM:3579.2M, EPOCH TIME: 1745255247.331847
[04/21 13:07:27    176s] Total net bbox length = 4.427e+03 (2.126e+03 2.301e+03) (ext = 1.051e+02)
[04/21 13:07:27    176s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3579.2MB
[04/21 13:07:27    176s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3579.2MB) @(0:02:57 - 0:02:57).
[04/21 13:07:27    176s] *** Finished refinePlace (0:02:57 mem=3579.2M) ***
[04/21 13:07:27    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.72045.1
[04/21 13:07:27    176s] OPERPROF: Finished Refine-Place at level 1, CPU:0.340, REAL:0.294, MEM:3579.2M, EPOCH TIME: 1745255247.333167
[04/21 13:07:27    176s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3579.2M, EPOCH TIME: 1745255247.333300
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1122).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] Cell TOP LLGs are deleted
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] # Resetting pin-track-align track data.
[04/21 13:07:27    176s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.030, REAL:0.023, MEM:3561.2M, EPOCH TIME: 1745255247.356190
[04/21 13:07:27    176s] *** End of Placement (cpu=0:00:23.3, real=0:00:25.0, mem=3561.2M) ***
[04/21 13:07:27    176s] Processing tracks to init pin-track alignment.
[04/21 13:07:27    176s] z: 1, totalTracks: 1
[04/21 13:07:27    176s] z: 3, totalTracks: 1
[04/21 13:07:27    176s] z: 5, totalTracks: 1
[04/21 13:07:27    176s] z: 7, totalTracks: 1
[04/21 13:07:27    176s] #spOpts: N=32 dpt mergeVia=T sncAbut pinDensity cut2cut hrOri=1 hrSnap=1 
[04/21 13:07:27    176s] #spOpts: rpCkHalo=4 
[04/21 13:07:27    176s] Cell TOP LLGs are deleted
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] # Building TOP llgBox search-tree.
[04/21 13:07:27    176s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[04/21 13:07:27    176s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3561.2M, EPOCH TIME: 1745255247.364929
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3561.2M, EPOCH TIME: 1745255247.365418
[04/21 13:07:27    176s] Max number of tech site patterns supported in site array is 256.
[04/21 13:07:27    176s] Core basic site is GF22_DST
[04/21 13:07:27    176s] After signature check, allow fast init is true, keep pre-filter is true.
[04/21 13:07:27    176s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/21 13:07:27    176s] Fast DP-INIT is on for default
[04/21 13:07:27    176s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[04/21 13:07:27    176s] Atter site array init, number of instance map data is 0.
[04/21 13:07:27    176s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.180, REAL:0.178, MEM:3561.2M, EPOCH TIME: 1745255247.543357
[04/21 13:07:27    176s] 
[04/21 13:07:27    176s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[04/21 13:07:27    176s] 
[04/21 13:07:27    176s]  Skipping Pre_CCE_Colorizing (1371+0)!
[04/21 13:07:27    176s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.180, REAL:0.180, MEM:3561.2M, EPOCH TIME: 1745255247.544442
[04/21 13:07:27    176s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[04/21 13:07:27    176s] Density distribution unevenness ratio = 42.348%
[04/21 13:07:27    176s] Density distribution unevenness ratio (U70) = 0.000%
[04/21 13:07:27    176s] Density distribution unevenness ratio (U80) = 0.000%
[04/21 13:07:27    176s] Density distribution unevenness ratio (U90) = 0.000%
[04/21 13:07:27    176s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3561.2M, EPOCH TIME: 1745255247.546404
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] Cell TOP LLGs are deleted
[04/21 13:07:27    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/21 13:07:27    176s] # Resetting pin-track-align track data.
[04/21 13:07:27    176s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:3561.2M, EPOCH TIME: 1745255247.551971
[04/21 13:07:27    176s] *** Free Virtual Timing Model ...(mem=3561.2M)
[04/21 13:07:27    176s] Starting IO pin assignment...
[04/21 13:07:27    176s] The design is not routed. Using placement based method for pin assignment.
[04/21 13:07:27    176s] ### Add 31 auto generated vias to default rule
[04/21 13:07:27    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:27    176s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:07:28    177s] Completed IO pin assignment.
[04/21 13:07:28    177s] **INFO: Enable pre-place timing setting for timing analysis
[04/21 13:07:28    177s] Set Using Default Delay Limit as 101.
[04/21 13:07:28    177s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/21 13:07:28    177s] Set Default Net Delay as 0 ps.
[04/21 13:07:28    177s] Set Default Net Load as 0 pF. 
[04/21 13:07:28    177s] **INFO: Analyzing IO path groups for slack adjustment
[04/21 13:07:28    177s] Effort level <high> specified for reg2reg_tmp.72045 path_group
[04/21 13:07:29    178s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/21 13:07:29    178s] #################################################################################
[04/21 13:07:29    178s] # Design Stage: PreRoute
[04/21 13:07:29    178s] # Design Name: TOP
[04/21 13:07:29    178s] # Design Mode: 90nm
[04/21 13:07:29    178s] # Analysis Mode: MMMC Non-OCV 
[04/21 13:07:29    178s] # Parasitics Mode: No SPEF/RCDB 
[04/21 13:07:29    178s] # Signoff Settings: SI Off 
[04/21 13:07:29    178s] #################################################################################
[04/21 13:07:29    178s] Calculate delays in BcWc mode...
[04/21 13:07:29    178s] Topological Sorting (REAL = 0:00:00.0, MEM = 3553.2M, InitMEM = 3553.2M)
[04/21 13:07:29    178s] Start delay calculation (fullDC) (1 T). (MEM=3625.4)
[04/21 13:07:29    178s] End AAE Lib Interpolated Model. (MEM=3553.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:07:29    178s] Total number of fetched objects 1143
[04/21 13:07:29    178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/21 13:07:29    178s] End delay calculation. (MEM=3628.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/21 13:07:29    178s] End delay calculation (fullDC). (MEM=3628.12 CPU=0:00:00.3 REAL=0:00:00.0)
[04/21 13:07:29    178s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 3553.2M) ***
[04/21 13:07:30    178s] **INFO: Disable pre-place timing setting for timing analysis
[04/21 13:07:30    178s] Set Using Default Delay Limit as 1000.
[04/21 13:07:30    178s] Set Default Net Delay as 1000 ps.
[04/21 13:07:30    178s] Set Default Net Load as 0.5 pF. 
[04/21 13:07:30    178s] Info: Disable timing driven in postCTS congRepair.
[04/21 13:07:30    178s] 
[04/21 13:07:30    178s] Starting congRepair ...
[04/21 13:07:30    178s] User Input Parameters:
[04/21 13:07:30    178s] - Congestion Driven    : On
[04/21 13:07:30    178s] - Timing Driven        : Off
[04/21 13:07:30    178s] - Area-Violation Based : On
[04/21 13:07:30    178s] - Start Rollback Level : -5
[04/21 13:07:30    178s] - Legalized            : On
[04/21 13:07:30    178s] - Window Based         : Off
[04/21 13:07:30    178s] - eDen incr mode       : Off
[04/21 13:07:30    178s] - Small incr mode      : Off
[04/21 13:07:30    178s] 
[04/21 13:07:30    178s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3543.7M, EPOCH TIME: 1745255250.093416
[04/21 13:07:30    178s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3543.7M, EPOCH TIME: 1745255250.093525
[04/21 13:07:30    178s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3543.7M, EPOCH TIME: 1745255250.093843
[04/21 13:07:30    178s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:3543.7M, EPOCH TIME: 1745255250.099150
[04/21 13:07:30    178s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3543.7M, EPOCH TIME: 1745255250.099284
[04/21 13:07:30    178s] Starting Early Global Route congestion estimation: mem = 3543.7M
[04/21 13:07:30    178s] (I)      Initializing eGR engine (regular)
[04/21 13:07:30    178s] Set min layer with default ( 2 )
[04/21 13:07:30    178s] Set max layer with default ( 127 )
[04/21 13:07:30    178s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:30    178s] Min route layer (adjusted) = 2
[04/21 13:07:30    178s] Max route layer (adjusted) = 11
[04/21 13:07:30    178s] (I)      clean place blk overflow:
[04/21 13:07:30    178s] (I)      H : enabled 1.00 0
[04/21 13:07:30    178s] (I)      V : enabled 1.00 0
[04/21 13:07:30    178s] (I)      Initializing eGR engine (regular)
[04/21 13:07:30    178s] Set min layer with default ( 2 )
[04/21 13:07:30    178s] Set max layer with default ( 127 )
[04/21 13:07:30    178s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:30    178s] Min route layer (adjusted) = 2
[04/21 13:07:30    178s] Max route layer (adjusted) = 11
[04/21 13:07:30    178s] (I)      clean place blk overflow:
[04/21 13:07:30    178s] (I)      H : enabled 1.00 0
[04/21 13:07:30    178s] (I)      V : enabled 1.00 0
[04/21 13:07:30    178s] (I)      Started Early Global Route kernel ( Curr Mem: 3.06 MB )
[04/21 13:07:30    178s] (I)      Running eGR Regular flow
[04/21 13:07:30    178s] (I)      # wire layers (front) : 12
[04/21 13:07:30    178s] (I)      # wire layers (back)  : 0
[04/21 13:07:30    178s] (I)      min wire layer : 1
[04/21 13:07:30    178s] (I)      max wire layer : 11
[04/21 13:07:30    178s] (I)      # cut layers (front) : 11
[04/21 13:07:30    178s] (I)      # cut layers (back)  : 0
[04/21 13:07:30    178s] (I)      min cut layer : 1
[04/21 13:07:30    178s] (I)      max cut layer : 10
[04/21 13:07:30    178s] (I)      ================================== Layers ===================================
[04/21 13:07:30    178s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:30    178s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[04/21 13:07:30    178s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:30    178s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[04/21 13:07:30    178s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[04/21 13:07:30    178s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:30    178s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:30    178s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:30    178s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:30    178s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[04/21 13:07:30    178s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[04/21 13:07:30    178s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[04/21 13:07:30    178s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[04/21 13:07:30    178s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[04/21 13:07:30    178s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:30    178s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[04/21 13:07:30    178s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[04/21 13:07:30    178s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[04/21 13:07:30    178s] (I)      Started Import and model ( Curr Mem: 3.06 MB )
[04/21 13:07:30    178s] (I)      == Non-default Options ==
[04/21 13:07:30    178s] (I)      Maximum routing layer                              : 11
[04/21 13:07:30    178s] (I)      Top routing layer                                  : 11
[04/21 13:07:30    178s] (I)      Number of threads                                  : 1
[04/21 13:07:30    178s] (I)      Route tie net to shape                             : auto
[04/21 13:07:30    178s] (I)      Use non-blocking free Dbs wires                    : false
[04/21 13:07:30    178s] (I)      Method to set GCell size                           : row
[04/21 13:07:30    178s] (I)      Tie hi/lo max distance                             : 5.400000
[04/21 13:07:30    178s] (I)      Counted 481 PG shapes. eGR will not process PG shapes layer by layer.
[04/21 13:07:30    178s] (I)      ============== Pin Summary ==============
[04/21 13:07:30    178s] (I)      +-------+--------+---------+------------+
[04/21 13:07:30    178s] (I)      | Layer | # pins | % total |      Group |
[04/21 13:07:30    178s] (I)      +-------+--------+---------+------------+
[04/21 13:07:30    178s] (I)      |     1 |   1455 |   34.08 |        Pin |
[04/21 13:07:30    178s] (I)      |     2 |   2580 |   60.44 |        Pin |
[04/21 13:07:30    178s] (I)      |     3 |    234 |    5.48 | Pin access |
[04/21 13:07:30    178s] (I)      |     4 |      0 |    0.00 | Pin access |
[04/21 13:07:30    178s] (I)      |     5 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |     6 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |     7 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |     8 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |     9 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |    10 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      |    11 |      0 |    0.00 |      Other |
[04/21 13:07:30    178s] (I)      +-------+--------+---------+------------+
[04/21 13:07:30    178s] (I)      Use row-based GCell size
[04/21 13:07:30    178s] (I)      Use row-based GCell align
[04/21 13:07:30    178s] (I)      layer 0 area = 6400
[04/21 13:07:30    178s] (I)      layer 1 area = 8800
[04/21 13:07:30    178s] (I)      layer 2 area = 11000
[04/21 13:07:30    178s] (I)      layer 3 area = 11000
[04/21 13:07:30    178s] (I)      layer 4 area = 11000
[04/21 13:07:30    178s] (I)      layer 5 area = 11000
[04/21 13:07:30    178s] (I)      layer 6 area = 11000
[04/21 13:07:30    178s] (I)      layer 7 area = 810000
[04/21 13:07:30    178s] (I)      layer 8 area = 2000000
[04/21 13:07:30    178s] (I)      layer 9 area = 2000000
[04/21 13:07:30    178s] (I)      layer 10 area = 0
[04/21 13:07:30    178s] (I)      GCell unit size   : 540
[04/21 13:07:30    178s] (I)      GCell multiplier  : 1
[04/21 13:07:30    178s] (I)      GCell row height  : 540
[04/21 13:07:30    178s] (I)      Actual row height : 540
[04/21 13:07:30    178s] (I)      GCell align ref   : 1972 2000
[04/21 13:07:30    178s] [NR-eGR] Track table information for default rule: 
[04/21 13:07:30    178s] [NR-eGR] M1 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] M2 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] C1 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] C2 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] C3 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] C4 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] C5 has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] JA has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] QA has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] QB has single uniform track structure
[04/21 13:07:30    178s] [NR-eGR] LB has single uniform track structure
[04/21 13:07:30    178s] (I)      ========================= Default via ==========================
[04/21 13:07:30    178s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:30    178s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[04/21 13:07:30    178s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:30    178s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[04/21 13:07:30    178s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[04/21 13:07:30    178s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[04/21 13:07:30    178s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[04/21 13:07:30    178s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[04/21 13:07:30    178s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[04/21 13:07:30    178s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[04/21 13:07:30    178s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[04/21 13:07:30    178s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[04/21 13:07:30    178s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[04/21 13:07:30    178s] (I)      +----+------------------+--------------------------------------+
[04/21 13:07:30    178s] (I)      Design has 0 placement macros with 0 shapes. 
[04/21 13:07:30    178s] [NR-eGR] Read 4 PG shapes
[04/21 13:07:30    178s] [NR-eGR] Read 0 clock shapes
[04/21 13:07:30    178s] [NR-eGR] Read 0 other shapes
[04/21 13:07:30    178s] [NR-eGR] #Routing Blockages  : 0
[04/21 13:07:30    178s] [NR-eGR] #Instance Blockages : 12517
[04/21 13:07:30    178s] [NR-eGR] #PG Blockages       : 4
[04/21 13:07:30    178s] [NR-eGR] #Halo Blockages     : 0
[04/21 13:07:30    178s] [NR-eGR] #Boundary Blockages : 0
[04/21 13:07:30    178s] [NR-eGR] #Clock Blockages    : 0
[04/21 13:07:30    178s] [NR-eGR] #Other Blockages    : 0
[04/21 13:07:30    178s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/21 13:07:30    178s] (I)      Custom ignore net properties:
[04/21 13:07:30    178s] (I)      1 : NotLegal
[04/21 13:07:30    178s] (I)      Default ignore net properties:
[04/21 13:07:30    178s] (I)      1 : Special
[04/21 13:07:30    178s] (I)      2 : Analog
[04/21 13:07:30    178s] (I)      3 : Fixed
[04/21 13:07:30    178s] (I)      4 : Skipped
[04/21 13:07:30    178s] (I)      5 : MixedSignal
[04/21 13:07:30    178s] (I)      Prerouted net properties:
[04/21 13:07:30    178s] (I)      1 : NotLegal
[04/21 13:07:30    178s] (I)      2 : Special
[04/21 13:07:30    178s] (I)      3 : Analog
[04/21 13:07:30    178s] (I)      4 : Fixed
[04/21 13:07:30    178s] (I)      5 : Skipped
[04/21 13:07:30    178s] (I)      6 : MixedSignal
[04/21 13:07:30    178s] [NR-eGR] Early global route reroute all routable nets
[04/21 13:07:30    178s] [NR-eGR] #prerouted nets         : 0
[04/21 13:07:30    178s] [NR-eGR] #prerouted special nets : 0
[04/21 13:07:30    178s] [NR-eGR] #prerouted wires        : 0
[04/21 13:07:30    178s] [NR-eGR] Read 1143 nets ( ignored 0 )
[04/21 13:07:30    178s] (I)        Front-side 1143 ( ignored 0 )
[04/21 13:07:30    178s] (I)        Back-side  0 ( ignored 0 )
[04/21 13:07:30    178s] (I)        Both-side  0 ( ignored 0 )
[04/21 13:07:30    178s] (I)      Reading macro buffers
[04/21 13:07:30    178s] (I)      Number of macros with buffers: 0
[04/21 13:07:30    178s] (I)      early_global_route_priority property id does not exist.
[04/21 13:07:30    178s] (I)      Setting up GCell size
[04/21 13:07:30    178s] (I)      Base Grid  :   100 x   100
[04/21 13:07:30    178s] (I)      Final Grid :    50 x    50
[04/21 13:07:30    178s] (I)      Read Num Blocks=12715  Num Prerouted Wires=0  Num CS=0
[04/21 13:07:30    178s] (I)      Layer 1 (H) : #blockages 12041 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 2 (V) : #blockages 674 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[04/21 13:07:30    178s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[04/21 13:07:30    178s] (I)      Track adjustment: Reducing 4382 tracks (15.00%) for Layer2
[04/21 13:07:30    178s] (I)      Track adjustment: Reducing 3279 tracks (12.00%) for Layer3
[04/21 13:07:30    178s] (I)      Number of ignored nets                =      0
[04/21 13:07:30    178s] (I)      Number of connected nets              =      0
[04/21 13:07:30    178s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/21 13:07:30    178s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/21 13:07:30    178s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/21 13:07:30    178s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/21 13:07:30    178s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/21 13:07:30    178s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/21 13:07:30    178s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/21 13:07:30    178s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/21 13:07:30    178s] (I)      Ndr track 0 does not exist
[04/21 13:07:30    178s] (I)      ---------------------Grid Graph Info--------------------
[04/21 13:07:30    178s] (I)      Routing area        : (0, 0) - (53940, 54000)
[04/21 13:07:30    178s] (I)      Core area           : (1972, 2000) - (51968, 52000)
[04/21 13:07:30    178s] (I)      Site width          :   116  (dbu)
[04/21 13:07:30    178s] (I)      Row height          :   540  (dbu)
[04/21 13:07:30    178s] (I)      GCell row height    :   540  (dbu)
[04/21 13:07:30    178s] (I)      GCell width         :  1080  (dbu)
[04/21 13:07:30    178s] (I)      GCell height        :  1080  (dbu)
[04/21 13:07:30    178s] (I)      Grid                :    50    50    11
[04/21 13:07:30    178s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/21 13:07:30    178s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[04/21 13:07:30    178s] (I)      Horizontal capacity :     0   540     0   540     0   540     0   540     0   540     0
[04/21 13:07:30    178s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[04/21 13:07:30    178s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[04/21 13:07:30    178s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[04/21 13:07:30    178s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[04/21 13:07:30    178s] (I)      First track coord   :    58    80    82   110    82   110    82  1100  1972  2000  3658
[04/21 13:07:30    178s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[04/21 13:07:30    178s] (I)      Total num of tracks :   465   674   599   599   599   599   599    59    22    22    14
[04/21 13:07:30    178s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[04/21 13:07:30    178s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/21 13:07:30    178s] (I)      --------------------------------------------------------
[04/21 13:07:30    178s] 
[04/21 13:07:30    178s] [NR-eGR] ============ Routing rule table ============
[04/21 13:07:30    178s] [NR-eGR] Rule id: 0  Nets: 1143
[04/21 13:07:30    178s] [NR-eGR] ========================================
[04/21 13:07:30    178s] [NR-eGR] 
[04/21 13:07:30    178s] (I)      ======== NDR :  =========
[04/21 13:07:30    178s] (I)      +--------------+--------+
[04/21 13:07:30    178s] (I)      |           ID |      0 |
[04/21 13:07:30    178s] (I)      |         Name |        |
[04/21 13:07:30    178s] (I)      |      Default |    yes |
[04/21 13:07:30    178s] (I)      |  Clk Special |     no |
[04/21 13:07:30    178s] (I)      | Hard spacing |     no |
[04/21 13:07:30    178s] (I)      |    NDR track | (none) |
[04/21 13:07:30    178s] (I)      |      NDR via | (none) |
[04/21 13:07:30    178s] (I)      |  Extra space |      0 |
[04/21 13:07:30    178s] (I)      |      Shields |      0 |
[04/21 13:07:30    178s] (I)      |   Demand (H) |      1 |
[04/21 13:07:30    178s] (I)      |   Demand (V) |      1 |
[04/21 13:07:30    178s] (I)      |        #Nets |   1143 |
[04/21 13:07:30    178s] (I)      +--------------+--------+
[04/21 13:07:30    178s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:30    178s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[04/21 13:07:30    178s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:30    178s] (I)      |    M2     40       40     80       80      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[04/21 13:07:30    178s] (I)      +-------------------------------------------------------------------------------------+
[04/21 13:07:30    178s] (I)      =============== Blocked Tracks ===============
[04/21 13:07:30    178s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:30    178s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/21 13:07:30    178s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:30    178s] (I)      |     1 |       0 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     2 |   33700 |    14709 |        43.65% |
[04/21 13:07:30    178s] (I)      |     3 |   29950 |     7067 |        23.60% |
[04/21 13:07:30    178s] (I)      |     4 |   29950 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     5 |   29950 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     6 |   29950 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     7 |   29950 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     8 |    2950 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |     9 |    1100 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |    10 |    1100 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      |    11 |     700 |        0 |         0.00% |
[04/21 13:07:30    178s] (I)      +-------+---------+----------+---------------+
[04/21 13:07:30    178s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3.07 MB )
[04/21 13:07:30    178s] (I)      Reset routing kernel
[04/21 13:07:30    178s] (I)      Started Global Routing ( Curr Mem: 3.07 MB )
[04/21 13:07:30    178s] (I)      totalPins=4281  totalGlobalPin=3922 (91.61%)
[04/21 13:07:30    178s] (I)      ================= Net Group Info =================
[04/21 13:07:30    178s] (I)      +----+----------------+--------------+-----------+
[04/21 13:07:30    178s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[04/21 13:07:30    178s] (I)      +----+----------------+--------------+-----------+
[04/21 13:07:30    178s] (I)      |  1 |           1143 |        M2(2) |    LB(11) |
[04/21 13:07:30    178s] (I)      +----+----------------+--------------+-----------+
[04/21 13:07:30    178s] (I)      total 2D Cap : 165184 = (81810 H, 83374 V)
[04/21 13:07:30    178s] (I)      total 2D Demand : 328 = (328 H, 0 V)
[04/21 13:07:30    178s] (I)      #blocked GCells = 0
[04/21 13:07:30    178s] (I)      #regions = 1
[04/21 13:07:30    178s] [NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1a Route ============
[04/21 13:07:30    178s] (I)      Usage: 5077 = (2456 H, 2621 V) = (3.00% H, 3.14% V) = (2.652e+03um H, 2.831e+03um V)
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1b Route ============
[04/21 13:07:30    178s] (I)      Usage: 5077 = (2456 H, 2621 V) = (3.00% H, 3.14% V) = (2.652e+03um H, 2.831e+03um V)
[04/21 13:07:30    178s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.483160e+03um
[04/21 13:07:30    178s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/21 13:07:30    178s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1c Route ============
[04/21 13:07:30    178s] (I)      Usage: 5077 = (2456 H, 2621 V) = (3.00% H, 3.14% V) = (2.652e+03um H, 2.831e+03um V)
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1d Route ============
[04/21 13:07:30    178s] (I)      Usage: 5077 = (2456 H, 2621 V) = (3.00% H, 3.14% V) = (2.652e+03um H, 2.831e+03um V)
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1e Route ============
[04/21 13:07:30    178s] (I)      Usage: 5077 = (2456 H, 2621 V) = (3.00% H, 3.14% V) = (2.652e+03um H, 2.831e+03um V)
[04/21 13:07:30    178s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.483160e+03um
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] (I)      ============  Phase 1l Route ============
[04/21 13:07:30    178s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/21 13:07:30    178s] (I)      Layer  2:      18112      1248       103          81       32994    ( 0.24%) 
[04/21 13:07:30    178s] (I)      Layer  3:      21407      2253        69        1248       28152    ( 4.24%) 
[04/21 13:07:30    178s] (I)      Layer  4:      29351      1650         0           0       29400    ( 0.00%) 
[04/21 13:07:30    178s] (I)      Layer  5:      29351       913         0           0       29400    ( 0.00%) 
[04/21 13:07:30    178s] (I)      Layer  6:      29351         0         0           0       29400    ( 0.00%) 
[04/21 13:07:30    178s] (I)      Layer  7:      29351         0         0           0       29400    ( 0.00%) 
[04/21 13:07:30    178s] (I)      Layer  8:       2891         0         0           0        2940    ( 0.00%) 
[04/21 13:07:30    178s] (I)      Layer  9:       1078         0         0         617         485    (56.00%) 
[04/21 13:07:30    178s] (I)      Layer 10:       1078         0         0         617         485    (56.00%) 
[04/21 13:07:30    178s] (I)      Layer 11:        686         0         0         529         206    (72.00%) 
[04/21 13:07:30    178s] (I)      Total:        162656      6064       172        3092      182861    ( 1.66%) 
[04/21 13:07:30    178s] (I)      
[04/21 13:07:30    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/21 13:07:30    178s] [NR-eGR]                        OverCon           OverCon            
[04/21 13:07:30    178s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/21 13:07:30    178s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/21 13:07:30    178s] [NR-eGR] ---------------------------------------------------------------
[04/21 13:07:30    178s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      M2 ( 2)        90( 3.68%)         1( 0.04%)   ( 3.72%) 
[04/21 13:07:30    178s] [NR-eGR]      C1 ( 3)        59( 2.51%)         1( 0.04%)   ( 2.56%) 
[04/21 13:07:30    178s] [NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/21 13:07:30    178s] [NR-eGR] ---------------------------------------------------------------
[04/21 13:07:30    178s] [NR-eGR]        Total       149( 0.75%)         2( 0.01%)   ( 0.76%) 
[04/21 13:07:30    178s] [NR-eGR] 
[04/21 13:07:30    178s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.07 MB )
[04/21 13:07:30    178s] (I)      Updating congestion map
[04/21 13:07:30    178s] (I)      total 2D Cap : 165999 = (82393 H, 83606 V)
[04/21 13:07:30    178s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/21 13:07:30    178s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.07 MB )
[04/21 13:07:30    178s] Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3191.7M
[04/21 13:07:30    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.100, REAL:0.102, MEM:3191.7M, EPOCH TIME: 1745255250.200786
[04/21 13:07:30    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:3191.7M, EPOCH TIME: 1745255250.200882
[04/21 13:07:30    178s] [hotspot] +------------+---------------+---------------+
[04/21 13:07:30    178s] [hotspot] |            |   max hotspot | total hotspot |
[04/21 13:07:30    178s] [hotspot] +------------+---------------+---------------+
[04/21 13:07:30    178s] [hotspot] | normalized |          0.00 |          0.00 |
[04/21 13:07:30    178s] [hotspot] +------------+---------------+---------------+
[04/21 13:07:30    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/21 13:07:30    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/21 13:07:30    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:3207.7M, EPOCH TIME: 1745255250.203212
[04/21 13:07:30    178s] Skipped repairing congestion.
[04/21 13:07:30    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3207.7M, EPOCH TIME: 1745255250.203391
[04/21 13:07:30    178s] Starting Early Global Route wiring: mem = 3207.7M
[04/21 13:07:30    178s] (I)      Running track assignment and export wires
[04/21 13:07:30    178s] (I)      Delete wires for 1143 nets 
[04/21 13:07:30    178s] (I)      ============= Track Assignment ============
[04/21 13:07:30    178s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.08 MB )
[04/21 13:07:30    178s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/21 13:07:30    178s] (I)      Run Multi-thread track assignment
[04/21 13:07:30    178s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.08 MB )
[04/21 13:07:30    178s] (I)      Started Export ( Curr Mem: 3.08 MB )
[04/21 13:07:30    178s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[04/21 13:07:30    178s] [NR-eGR] Total eGR-routed clock nets wire length: 420um, number of vias: 494
[04/21 13:07:30    178s] [NR-eGR] --------------------------------------------------------------------------
[04/21 13:07:30    178s] [NR-eGR]             Length (um)  Vias 
[04/21 13:07:30    178s] [NR-eGR] ------------------------------
[04/21 13:07:30    178s] [NR-eGR]  M1  (1V)             0  1455 
[04/21 13:07:30    178s] [NR-eGR]  M2  (2H)          1650  5341 
[04/21 13:07:30    178s] [NR-eGR]  C1  (3V)          2180  1925 
[04/21 13:07:30    178s] [NR-eGR]  C2  (4H)          1475   935 
[04/21 13:07:30    178s] [NR-eGR]  C3  (5V)           957    20 
[04/21 13:07:30    178s] [NR-eGR]  C4  (6H)             4     0 
[04/21 13:07:30    178s] [NR-eGR]  C5  (7V)             0     0 
[04/21 13:07:30    178s] [NR-eGR]  JA  (8H)             0     0 
[04/21 13:07:30    178s] [NR-eGR]  QA  (9V)             0     0 
[04/21 13:07:30    178s] [NR-eGR]  QB  (10H)            0     0 
[04/21 13:07:30    178s] [NR-eGR]  LB  (11V)            0     0 
[04/21 13:07:30    178s] [NR-eGR] ------------------------------
[04/21 13:07:30    178s] [NR-eGR]      Total         6266  9676 
[04/21 13:07:30    178s] [NR-eGR] --------------------------------------------------------------------------
[04/21 13:07:30    178s] [NR-eGR] Total half perimeter of net bounding box: 4426um
[04/21 13:07:30    178s] [NR-eGR] Total length: 6266um, number of vias: 9676
[04/21 13:07:30    178s] [NR-eGR] --------------------------------------------------------------------------
[04/21 13:07:30    178s] (I)      == Layer wire length by net rule ==
[04/21 13:07:30    178s] (I)                  Default 
[04/21 13:07:30    178s] (I)      --------------------
[04/21 13:07:30    178s] (I)       M1  (1V)       0um 
[04/21 13:07:30    178s] (I)       M2  (2H)    1650um 
[04/21 13:07:30    178s] (I)       C1  (3V)    2180um 
[04/21 13:07:30    178s] (I)       C2  (4H)    1475um 
[04/21 13:07:30    178s] (I)       C3  (5V)     957um 
[04/21 13:07:30    178s] (I)       C4  (6H)       4um 
[04/21 13:07:30    178s] (I)       C5  (7V)       0um 
[04/21 13:07:30    178s] (I)       JA  (8H)       0um 
[04/21 13:07:30    178s] (I)       QA  (9V)       0um 
[04/21 13:07:30    178s] (I)       QB  (10H)      0um 
[04/21 13:07:30    178s] (I)       LB  (11V)      0um 
[04/21 13:07:30    178s] (I)      --------------------
[04/21 13:07:30    178s] (I)           Total   6266um 
[04/21 13:07:30    178s] (I)      == Layer via count by net rule ==
[04/21 13:07:30    178s] (I)                  Default 
[04/21 13:07:30    178s] (I)      --------------------
[04/21 13:07:30    178s] (I)       M1  (1V)      1455 
[04/21 13:07:30    178s] (I)       M2  (2H)      5341 
[04/21 13:07:30    178s] (I)       C1  (3V)      1925 
[04/21 13:07:30    178s] (I)       C2  (4H)       935 
[04/21 13:07:30    178s] (I)       C3  (5V)        20 
[04/21 13:07:30    178s] (I)       C4  (6H)         0 
[04/21 13:07:30    178s] (I)       C5  (7V)         0 
[04/21 13:07:30    178s] (I)       JA  (8H)         0 
[04/21 13:07:30    178s] (I)       QA  (9V)         0 
[04/21 13:07:30    178s] (I)       QB  (10H)        0 
[04/21 13:07:30    178s] (I)       LB  (11V)        0 
[04/21 13:07:30    178s] (I)      --------------------
[04/21 13:07:30    178s] (I)           Total     9676 
[04/21 13:07:30    178s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3.08 MB )
[04/21 13:07:30    178s] eee: RC Grid memory freed = 6468 (7 X 7 X 11 X 12b)
[04/21 13:07:30    178s] (I)      Global routing data unavailable, rerun eGR
[04/21 13:07:30    178s] (I)      Initializing eGR engine (regular)
[04/21 13:07:30    178s] Set min layer with default ( 2 )
[04/21 13:07:30    178s] Set max layer with default ( 127 )
[04/21 13:07:30    178s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[04/21 13:07:30    178s] Min route layer (adjusted) = 2
[04/21 13:07:30    178s] Max route layer (adjusted) = 11
[04/21 13:07:30    178s] (I)      clean place blk overflow:
[04/21 13:07:30    178s] (I)      H : enabled 1.00 0
[04/21 13:07:30    178s] (I)      V : enabled 1.00 0
[04/21 13:07:30    178s] Early Global Route wiring runtime: 0.05 seconds, mem = 3207.7M
[04/21 13:07:30    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.053, MEM:3207.7M, EPOCH TIME: 1745255250.256507
[04/21 13:07:30    178s] Tdgp not enabled or already been cleared! skip clearing
[04/21 13:07:30    178s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[04/21 13:07:30    178s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3207.7M, EPOCH TIME: 1745255250.257301
[04/21 13:07:30    178s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3207.7M, EPOCH TIME: 1745255250.257389
[04/21 13:07:30    178s] *** Finishing placeDesign default flow ***
[04/21 13:07:30    178s] **placeDesign ... cpu = 0: 0:28, real = 0: 0:29, mem = 3207.7M **
[04/21 13:07:30    178s] Tdgp not enabled or already been cleared! skip clearing
[04/21 13:07:30    179s] 
[04/21 13:07:30    179s] *** Summary of all messages that are not suppressed in this session:
[04/21 13:07:30    179s] Severity  ID               Count  Summary                                  
[04/21 13:07:30    179s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/21 13:07:30    179s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/21 13:07:30    179s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[04/21 13:07:30    179s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[04/21 13:07:30    179s] *** Message Summary: 359 warning(s), 0 error(s)
[04/21 13:07:30    179s] 
[04/21 13:07:30    179s] *** placeDesign #1 [finish] () : cpu/real = 0:00:27.5/0:00:28.9 (1.0), totSession cpu/real = 0:03:00.0/0:04:00.6 (0.7), mem = 3207.7M
[04/21 13:07:30    179s] 
[04/21 13:07:30    179s] =============================================================================================
[04/21 13:07:30    179s]  Final TAT Report : placeDesign #1                                              23.10-p003_1
[04/21 13:07:30    179s] =============================================================================================
[04/21 13:07:30    179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/21 13:07:30    179s] ---------------------------------------------------------------------------------------------
[04/21 13:07:30    179s] [ CellServerInit         ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/21 13:07:30    179s] [ RefinePlace            ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.2
[04/21 13:07:30    179s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[04/21 13:07:30    179s] [ FullDelayCalc          ]      5   0:00:01.9  (   6.4 % )     0:00:01.9 /  0:00:01.5    0.8
[04/21 13:07:30    179s] [ TimingUpdate           ]      8   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/21 13:07:30    179s] [ MISC                   ]          0:00:26.2  (  90.8 % )     0:00:26.2 /  0:00:25.1    1.0
[04/21 13:07:30    179s] ---------------------------------------------------------------------------------------------
[04/21 13:07:30    179s]  placeDesign #1 TOTAL               0:00:28.9  ( 100.0 % )     0:00:28.9 /  0:00:27.5    1.0
[04/21 13:07:30    179s] ---------------------------------------------------------------------------------------------
[04/21 13:07:30    179s] 
[04/21 13:07:30    179s] <CMD> saveDesign TOPv2 -tcon
[04/21 13:07:30    179s] #% Begin save design ... (date=04/21 13:07:30, mem=3267.1M)
[04/21 13:07:30    179s] % Begin Save ccopt configuration ... (date=04/21 13:07:30, mem=3267.1M)
[04/21 13:07:30    179s] % End Save ccopt configuration ... (date=04/21 13:07:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=3267.9M, current mem=3267.9M)
[04/21 13:07:30    179s] % Begin Save netlist data ... (date=04/21 13:07:30, mem=3267.9M)
[04/21 13:07:30    179s] Writing Binary DB to TOPv2.dat/TOP.v.bin in single-threaded mode...
[04/21 13:07:30    179s] % End Save netlist data ... (date=04/21 13:07:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=3268.0M, current mem=3268.0M)
[04/21 13:07:30    179s] Saving symbol-table file ...
[04/21 13:07:31    179s] Saving congestion map file TOPv2.dat/TOP.route.congmap.gz ...
[04/21 13:07:31    179s] % Begin Save AAE data ... (date=04/21 13:07:31, mem=3268.1M)
[04/21 13:07:31    179s] Saving AAE Data ...
[04/21 13:07:31    179s] % End Save AAE data ... (date=04/21 13:07:31, total cpu=0:00:00.4, real=0:00:00.0, peak res=3269.0M, current mem=3269.0M)
[04/21 13:07:31    179s] Saving preference file TOPv2.dat/gui.pref.tcl ...
[04/21 13:07:31    179s] Saving mode setting ...
[04/21 13:07:32    179s] Saving global file ...
[04/21 13:07:32    180s] % Begin Save floorplan data ... (date=04/21 13:07:32, mem=3271.3M)
[04/21 13:07:32    180s] Saving floorplan file ...
[04/21 13:07:32    180s] % End Save floorplan data ... (date=04/21 13:07:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=3271.3M, current mem=3271.3M)
[04/21 13:07:32    180s] Saving PG file TOPv2.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Apr 21 13:07:32 2025)
[04/21 13:07:33    180s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3194.3M) ***
[04/21 13:07:33    180s] *info - save blackBox cells to lef file TOPv2.dat/TOP.bbox.lef
[04/21 13:07:33    180s] Saving Drc markers ...
[04/21 13:07:33    180s] ... No Drc file written since there is no markers found.
[04/21 13:07:33    180s] % Begin Save placement data ... (date=04/21 13:07:33, mem=3271.4M)
[04/21 13:07:33    180s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/21 13:07:33    180s] Save Adaptive View Pruning View Names to Binary file
[04/21 13:07:33    180s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3197.3M) ***
[04/21 13:07:33    180s] % End Save placement data ... (date=04/21 13:07:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3271.4M, current mem=3271.4M)
[04/21 13:07:33    180s] % Begin Save routing data ... (date=04/21 13:07:33, mem=3271.4M)
[04/21 13:07:33    180s] Saving route file ...
[04/21 13:07:33    180s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3194.3M) ***
[04/21 13:07:33    180s] % End Save routing data ... (date=04/21 13:07:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3271.5M, current mem=3271.5M)
[04/21 13:07:33    180s] Saving property file TOPv2.dat/TOP.prop
[04/21 13:07:33    180s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3197.3M) ***
[04/21 13:07:33    180s] Saving preRoute extracted patterns in file 'TOPv2.dat/TOP.techData.gz' ...
[04/21 13:07:34    180s] % Begin Save power constraints data ... (date=04/21 13:07:34, mem=3272.2M)
[04/21 13:07:34    180s] % End Save power constraints data ... (date=04/21 13:07:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=3272.3M, current mem=3272.3M)
[04/21 13:07:34    181s] Generated self-contained design TOPv2.dat
[04/21 13:07:35    181s] #% End save design ... (date=04/21 13:07:35, total cpu=0:00:02.3, real=0:00:05.0, peak res=3272.5M, current mem=3272.5M)
[04/21 13:07:35    181s] *** Message Summary: 0 warning(s), 0 error(s)
[04/21 13:07:35    181s] 
[04/21 13:08:12    189s] <CMD> zoomBox 10.35600 4.55900 35.46200 26.96200
[04/21 13:08:12    189s] <CMD> zoomBox 11.87000 5.21800 33.21000 24.26100
[04/21 13:08:13    189s] <CMD> zoomBox -6.31700 -2.70300 60.25500 56.70200
[04/21 13:08:14    189s] <CMD> zoomBox -16.59800 -7.18100 75.54300 75.04100
[04/21 13:08:15    189s] <CMD> zoomBox 11.85500 4.38600 52.73900 40.86900
[04/21 13:08:16    190s] <CMD> is_innovus_plus
[04/21 13:10:05    213s] <CMD> is_innovus_plus
[04/21 13:10:07    213s] <CMD> getMultiCpuUsage -localCpu
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -disable_rules -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -quiet -area
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -quiet -layer_range
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -check_only -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[04/21 13:10:07    213s] <CMD> get_verify_drc_mode -limit -quiet
[04/21 13:10:08    213s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report TOP.drc.rpt -limit 1000
[04/21 13:10:08    213s] <CMD> verify_drc
[04/21 13:10:08    213s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/21 13:10:08    213s] #-check_same_via_cell true               # bool, default=false, user setting
[04/21 13:10:08    213s] #-report TOP.drc.rpt                     # string, default="", user setting
[04/21 13:10:08    213s]  *** Starting Verify DRC (MEM: 3236.1) ***
[04/21 13:10:08    213s] 
[04/21 13:10:08    213s] ### Add 31 auto generated vias to default rule
[04/21 13:10:08    213s] ### Add 31 auto generated vias to default rule
[04/21 13:10:08    213s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[04/21 13:10:08    213s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:10:08    213s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[04/21 13:10:08    213s]   VERIFY DRC ...... Starting Verification
[04/21 13:10:08    213s]   VERIFY DRC ...... Initializing
[04/21 13:10:08    213s]   VERIFY DRC ...... Deleting Existing Violations
[04/21 13:10:08    213s]   VERIFY DRC ...... Creating Sub-Areas
[04/21 13:10:08    213s]  VERIFY_DRC: checking all layers except LB to LB ...
[04/21 13:10:08    213s]   VERIFY DRC ...... Using new threading
[04/21 13:10:08    213s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 27.520 27.520} 1 of 4
[04/21 13:10:08    214s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[04/21 13:10:08    214s]  VERIFY_DRC: checking layers from LB to LB ...
[04/21 13:10:08    214s]   VERIFY DRC ...... Using new threading
[04/21 13:10:08    214s] 
[04/21 13:10:08    214s]   Verification Complete : 1000 Viols.
[04/21 13:10:08    214s] 
[04/21 13:10:08    214s]  Violation Summary By Layer and Type:
[04/21 13:10:08    214s] 
[04/21 13:10:08    214s] 	            Enc    EncEO   Totals
[04/21 13:10:08    214s] 	V1          396      166      562
[04/21 13:10:08    214s] 	AY          438        0      438
[04/21 13:10:08    214s] 	Totals      834      166     1000
[04/21 13:10:08    214s] 
[04/21 13:10:08    214s]  *** End Verify DRC (CPU TIME: 0:00:00.2  ELAPSED TIME: 0:00:00.0  MEM: 264.1M) ***
[04/21 13:10:08    214s] 
[04/21 13:10:08    214s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[04/21 13:10:13    215s] <CMD> zoomBox -26.80900 -3.59600 100.73000 110.21300
[04/21 13:10:13    215s] <CMD> zoomBox -36.85100 -5.66900 113.19500 128.22400
[04/21 13:10:14    215s] <CMD> zoomBox -7.92100 -3.62300 70.40400 66.27000
[04/21 13:10:15    215s] <CMD> zoomBox 15.96500 10.65100 20.91000 15.06400
[04/21 13:10:15    216s] <CMD> zoomBox 17.19900 11.38700 18.34800 12.41200
[04/21 13:10:17    216s] <CMD> zoomBox 17.54500 11.72100 18.05600 12.17700
[04/21 13:10:18    216s] <CMD> zoomBox 17.67900 11.88200 17.90700 12.08500
[04/21 13:10:20    217s] <CMD> zoomBox 16.65600 11.15400 20.28600 14.39300
[04/21 13:10:20    217s] <CMD> zoomBox 13.74900 9.08900 27.07700 20.98200
[04/21 13:10:21    217s] <CMD> zoomBox 3.08300 1.51700 52.00000 45.16800
[04/21 13:10:21    217s] <CMD> zoomBox -21.12100 -15.66700 108.58000 100.07100
[04/21 13:10:22    217s] <CMD> zoomBox -2.54700 -2.48000 65.15900 57.93700
[04/21 13:10:23    218s] <CMD> zoomBox 3.08200 1.51600 52.00000 45.16800
[04/21 13:36:25    524s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Apr 21 13:36:25 2025
  Total CPU time:     0:08:57
  Total real time:    0:33:01
  Peak memory (main): 3652.01MB

[04/21 13:36:25    524s] 
[04/21 13:36:25    524s] *** Memory Usage v#2 (Current mem = 3496.168M, initial mem = 812.863M) ***
[04/21 13:36:25    524s] 
[04/21 13:36:25    524s] *** Summary of all messages that are not suppressed in this session:
[04/21 13:36:25    524s] Severity  ID               Count  Summary                                  
[04/21 13:36:25    524s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/21 13:36:25    524s] WARNING   IMPLF-201         1658  Pin '%s' in macro '%s' has no ANTENNADIF...
[04/21 13:36:25    524s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/21 13:36:25    524s] WARNING   IMPFP-3961          22  The techSite '%s' has no related standar...
[04/21 13:36:25    524s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[04/21 13:36:25    524s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[04/21 13:36:25    524s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[04/21 13:36:25    524s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/21 13:36:25    524s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[04/21 13:36:25    524s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[04/21 13:36:25    524s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[04/21 13:36:25    524s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/21 13:36:25    524s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[04/21 13:36:25    524s] WARNING   NRIF-95             12  Option setNanoRouteMode -routeTopRouting...
[04/21 13:36:25    524s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/21 13:36:25    524s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/21 13:36:25    524s] *** Message Summary: 2667 warning(s), 0 error(s)
[04/21 13:36:25    524s] 
[04/21 13:36:25    524s] --- Ending "Innovus" (totcpu=0:08:45, real=0:32:59, mem=3496.2M) ---
