// Seed: 2550887679
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4
);
  assign id_4 = 1 == id_2;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    output wor id_5,
    output logic id_6,
    input tri1 id_7,
    input tri1 id_8,
    output logic id_9,
    input supply0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wand id_14,
    input wire id_15,
    output tri0 id_16
);
  id_18(
      .id_0(1),
      .id_1(id_9),
      .id_2(id_10),
      .id_3(~id_16 == id_9),
      .id_4(id_12),
      .id_5(id_14),
      .id_6(id_16),
      .id_7(id_16),
      .id_8(""),
      .id_9(id_16 + 1),
      .id_10({"", 1}),
      .id_11(1),
      .id_12(id_12),
      .id_13(id_10),
      .id_14(0),
      .id_15(id_12),
      .id_16(1),
      .id_17(id_6),
      .id_18(id_3),
      .id_19(id_6),
      .id_20(id_3),
      .id_21("" + id_11),
      .id_22(id_5),
      .id_23(1),
      .id_24(1)
  );
  assign id_12 = id_8;
  always
    if ({id_8, 1}) id_9 <= 1'b0;
    else id_6 <= id_11 == 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_10,
      id_3,
      id_2
  );
  assign modCall_1.type_2 = 0;
endmodule
