{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 03 21:47:14 2018 " "Info: Processing started: Wed Jan 03 21:47:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zljsq_pc -c zljsq_pc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zljsq_pc -c zljsq_pc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zljsq_pc EP1C3T100A8 " "Info: Selected device EP1C3T100A8 for design \"zljsq_pc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T100C8 " "Info: Device EP1C3T100C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 6 " "Info: Pin ~nCSO~ is reserved at location 6" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 17 " "Info: Pin ~ASDO~ is reserved at location 17" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "Warning: No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[0\] " "Info: Pin o\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[0] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[1\] " "Info: Pin o\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[1] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[2\] " "Info: Pin o\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[2] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[3\] " "Info: Pin o\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[3] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[4\] " "Info: Pin o\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[4] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[5\] " "Info: Pin o\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[5] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[6\] " "Info: Pin o\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[6] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o\[7\] " "Info: Pin o\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { o[7] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 7 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { o[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { CLK } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_PC " "Info: Pin IN_PC not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { IN_PC } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_PC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD " "Info: Pin LD not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { LD } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[0\] " "Info: Pin i\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[0] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[1\] " "Info: Pin i\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[1] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[2\] " "Info: Pin i\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[2] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[3\] " "Info: Pin i\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[3] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[4\] " "Info: Pin i\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[4] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[5\] " "Info: Pin i\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[5] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[6\] " "Info: Pin i\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[6] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i\[7\] " "Info: Pin i\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qurtus2/quartus/bin/pin_planner.ppl" { i[7] } } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 6 -1 0 } } { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 10 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 10" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 10 8 0 " "Info: Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 10 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 11 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 17 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 17 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register count\[0\] register count\[5\] -1.693 ns " "Info: Slack time is -1.693 ns between source register \"count\[0\]\" and destination register \"count\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns count\[5\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.753 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns count\[5\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.753 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns count\[0\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK count[0] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.753 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 8; CLK Node = 'CLK'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.711 ns) 2.753 ns count\[0\] 2 REG Unassigned 4 " "Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { CLK count[0] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.19 % ) " "Info: Total cell delay = 2.180 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.573 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.432 ns - Longest register register " "Info: - Longest register to register delay is 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.575 ns) 1.036 ns count\[0\]~17COUT1_40 2 COMB Unassigned 2 " "Info: 2: + IC(0.461 ns) + CELL(0.575 ns) = 1.036 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'count\[0\]~17COUT1_40'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { count[0] count[0]~17COUT1_40 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.116 ns count\[1\]~19COUT1_42 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.116 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'count\[1\]~19COUT1_42'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[0]~17COUT1_40 count[1]~19COUT1_42 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.196 ns count\[2\]~21COUT1_44 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.196 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'count\[2\]~21COUT1_44'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[1]~19COUT1_42 count[2]~21COUT1_44 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.276 ns count\[3\]~23COUT1_46 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.276 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'count\[3\]~23COUT1_46'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[2]~21COUT1_44 count[3]~23COUT1_46 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.534 ns count\[4\]~25 6 COMB Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.534 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'count\[4\]~25'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { count[3]~23COUT1_46 count[4]~25 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 2.432 ns count\[5\] 7 REG Unassigned 4 " "Info: 7: + IC(0.000 ns) + CELL(0.898 ns) = 2.432 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { count[4]~25 count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 81.04 % ) " "Info: Total cell delay = 1.971 ns ( 81.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 18.96 % ) " "Info: Total interconnect delay = 0.461 ns ( 18.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { count[0] count[0]~17COUT1_40 count[1]~19COUT1_42 count[2]~21COUT1_44 count[3]~23COUT1_46 count[4]~25 count[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { count[0] count[0]~17COUT1_40 count[1]~19COUT1_42 count[2]~21COUT1_44 count[3]~23COUT1_46 count[4]~25 count[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.432 ns register register " "Info: Estimated most critical path is register to register delay of 2.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[0\] 1 REG LAB_X7_Y13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X7_Y13; Fanout = 4; REG Node = 'count\[0\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[0] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.575 ns) 1.036 ns count\[0\]~17COUT1_40 2 COMB LAB_X7_Y13 2 " "Info: 2: + IC(0.461 ns) + CELL(0.575 ns) = 1.036 ns; Loc. = LAB_X7_Y13; Fanout = 2; COMB Node = 'count\[0\]~17COUT1_40'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { count[0] count[0]~17COUT1_40 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.116 ns count\[1\]~19COUT1_42 3 COMB LAB_X7_Y13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.116 ns; Loc. = LAB_X7_Y13; Fanout = 2; COMB Node = 'count\[1\]~19COUT1_42'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[0]~17COUT1_40 count[1]~19COUT1_42 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.196 ns count\[2\]~21COUT1_44 4 COMB LAB_X7_Y13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.196 ns; Loc. = LAB_X7_Y13; Fanout = 2; COMB Node = 'count\[2\]~21COUT1_44'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[1]~19COUT1_42 count[2]~21COUT1_44 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.276 ns count\[3\]~23COUT1_46 5 COMB LAB_X7_Y13 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.276 ns; Loc. = LAB_X7_Y13; Fanout = 2; COMB Node = 'count\[3\]~23COUT1_46'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { count[2]~21COUT1_44 count[3]~23COUT1_46 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.534 ns count\[4\]~25 6 COMB LAB_X7_Y13 3 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.534 ns; Loc. = LAB_X7_Y13; Fanout = 3; COMB Node = 'count\[4\]~25'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { count[3]~23COUT1_46 count[4]~25 } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 2.432 ns count\[5\] 7 REG LAB_X7_Y13 4 " "Info: 7: + IC(0.000 ns) + CELL(0.898 ns) = 2.432 ns; Loc. = LAB_X7_Y13; Fanout = 4; REG Node = 'count\[5\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { count[4]~25 count[5] } "NODE_NAME" } } { "zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU/zljsq_pc/zljsq_pc.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.971 ns ( 81.04 % ) " "Info: Total cell delay = 1.971 ns ( 81.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 18.96 % ) " "Info: Total interconnect delay = 0.461 ns ( 18.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { count[0] count[0]~17COUT1_40 count[1]~19COUT1_42 count[2]~21COUT1_44 count[3]~23COUT1_46 count[4]~25 count[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 03 21:47:15 2018 " "Info: Processing ended: Wed Jan 03 21:47:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
