Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'dout' [C:/Users/KOUSTAV/Desktop/Verilog projects/multiplier_dp_cp/multiplier_dp_cp.srcs/sources_1/new/dp.v:30]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'dout' [C:/Users/KOUSTAV/Desktop/Verilog projects/multiplier_dp_cp/multiplier_dp_cp.srcs/sources_1/new/dp.v:31]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [C:/Users/KOUSTAV/Desktop/Verilog projects/multiplier_dp_cp/multiplier_dp_cp.srcs/sources_1/new/dp.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cp
Compiling module xil_defaultlib.A_reg
Compiling module xil_defaultlib.B_reg
Compiling module xil_defaultlib.C_reg
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
