
*** Running vivado
    with args -log hc_sr04_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hc_sr04_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul  7 12:34:11 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source hc_sr04_top.tcl -notrace
Command: synth_design -top hc_sr04_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1380.426 ; gain = 448.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hc_sr04_top' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:14]
INFO: [Synth 8-3491] module 'chat' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/chat.vhd:5' bound to instance 'U1' of component 'chat' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:91]
INFO: [Synth 8-638] synthesizing module 'chat' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/chat.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'chat' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/chat.vhd:12]
INFO: [Synth 8-3491] module 'div_1cm' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/div_1cm.vhd:5' bound to instance 'U2' of component 'div_1cm' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'div_1cm' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/div_1cm.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'div_1cm' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/div_1cm.vhd:13]
INFO: [Synth 8-3491] module 'mode_con' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/mode_con.vhd:4' bound to instance 'U3' of component 'mode_con' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mode_con' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/mode_con.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mode_con' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/mode_con.vhd:18]
INFO: [Synth 8-3491] module 'cnt10' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:5' bound to instance 'U40' of component 'cnt10' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'cnt10' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'cnt10' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:13]
INFO: [Synth 8-3491] module 'cnt10' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:5' bound to instance 'U41' of component 'cnt10' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:103]
INFO: [Synth 8-3491] module 'cnt10' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:5' bound to instance 'U42' of component 'cnt10' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:105]
INFO: [Synth 8-3491] module 'cnt10' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/cnt10.vhd:5' bound to instance 'U43' of component 'cnt10' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:107]
INFO: [Synth 8-3491] module 'dynamic' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dynamic.vhd:5' bound to instance 'U5' of component 'dynamic' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'dynamic' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dynamic.vhd:17]
WARNING: [Synth 8-614] signal 'LMODE' is read in the process but is not in the sensitivity list [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dynamic.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'dynamic' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dynamic.vhd:17]
INFO: [Synth 8-3491] module 'dec7' declared at 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dec7.vhd:4' bound to instance 'U6' of component 'dec7' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'dec7' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dec7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'dec7' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dec7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'hc_sr04_top' (0#1) [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/hc_sr04_top.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.066 ; gain = 559.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.066 ; gain = 559.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.066 ; gain = 559.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/constrs_1/new/hc_sr04_bcd.xdc]
Finished Parsing XDC File [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/constrs_1/new/hc_sr04_bcd.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/constrs_1/new/hc_sr04_bcd.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hc_sr04_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hc_sr04_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1592.051 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mode_con'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  m_disp |                              001 |                               00
                  m_trig |                              010 |                               01
                  m_meas |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mode_con'
WARNING: [Synth 8-327] inferring latch for variable 'Data_reg' [D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.srcs/sources_1/new/dynamic.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |    30|
|4     |LUT2   |    52|
|5     |LUT3   |    16|
|6     |LUT4   |    38|
|7     |LUT5   |    12|
|8     |LUT6   |    25|
|9     |FDCE   |    57|
|10    |FDPE   |     2|
|11    |FDRE   |    20|
|12    |FDSE   |    14|
|13    |LD     |     4|
|14    |IBUF   |     4|
|15    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1592.051 ; gain = 559.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1592.051 ; gain = 660.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete | Checksum: 5daa84df
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1592.051 ; gain = 1059.691
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/program/FPGA_private/hc_sr04_bcd/hc_sr04_bcd.runs/synth_1/hc_sr04_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file hc_sr04_top_utilization_synth.rpt -pb hc_sr04_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul  7 12:34:35 2024...
