#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fc3415f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001fc34204230_0 .net "PC", 31 0, v000001fc34197c50_0;  1 drivers
v000001fc34202f70_0 .var "clk", 0 0;
v000001fc34203150_0 .net "clkout", 0 0, L_000001fc34205bf0;  1 drivers
v000001fc342044b0_0 .net "cycles_consumed", 31 0, v000001fc34204370_0;  1 drivers
v000001fc34203010_0 .var "rst", 0 0;
S_000001fc34105d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001fc3415f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001fc34172030 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc34172068 .param/l "add" 0 4 5, C4<100000>;
P_000001fc341720a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc341720d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc34172110 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc34172148 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc34172180 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc341721b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc341721f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc34172228 .param/l "j" 0 4 12, C4<000010>;
P_000001fc34172260 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc34172298 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc341722d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc34172308 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc34172340 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc34172378 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc341723b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc341723e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc34172420 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc34172458 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc34172490 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc341724c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc34172500 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc34172538 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc34172570 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc341725a8 .param/l "xori" 0 4 8, C4<001110>;
L_000001fc34205330 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34204ed0 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc342059c0 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34205a30 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34205480 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34205c60 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34204f40 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34204fb0 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc34205bf0 .functor OR 1, v000001fc34202f70_0, v000001fc3416a750_0, C4<0>, C4<0>;
L_000001fc34205090 .functor OR 1, L_000001fc3424f7f0, L_000001fc3424ecb0, C4<0>, C4<0>;
L_000001fc34205800 .functor AND 1, L_000001fc3424f890, L_000001fc3424ea30, C4<1>, C4<1>;
L_000001fc342056b0 .functor NOT 1, v000001fc34203010_0, C4<0>, C4<0>, C4<0>;
L_000001fc342058e0 .functor OR 1, L_000001fc3424edf0, L_000001fc3424e5d0, C4<0>, C4<0>;
L_000001fc342053a0 .functor OR 1, L_000001fc342058e0, L_000001fc3424ef30, C4<0>, C4<0>;
L_000001fc34205020 .functor OR 1, L_000001fc3424fcf0, L_000001fc34265500, C4<0>, C4<0>;
L_000001fc34205d40 .functor AND 1, L_000001fc3424e7b0, L_000001fc34205020, C4<1>, C4<1>;
L_000001fc34205b10 .functor OR 1, L_000001fc34264600, L_000001fc34265a00, C4<0>, C4<0>;
L_000001fc34205100 .functor AND 1, L_000001fc34265320, L_000001fc34205b10, C4<1>, C4<1>;
L_000001fc34205aa0 .functor NOT 1, L_000001fc34205bf0, C4<0>, C4<0>, C4<0>;
v000001fc341971b0_0 .net "ALUOp", 3 0, v000001fc341692b0_0;  1 drivers
v000001fc34197250_0 .net "ALUResult", 31 0, v000001fc34196d50_0;  1 drivers
v000001fc341972f0_0 .net "ALUSrc", 0 0, v000001fc34169850_0;  1 drivers
v000001fc3419de60_0 .net "ALUin2", 31 0, L_000001fc34264880;  1 drivers
v000001fc3419d280_0 .net "MemReadEn", 0 0, v000001fc3416a2f0_0;  1 drivers
v000001fc3419ddc0_0 .net "MemWriteEn", 0 0, v000001fc3416a070_0;  1 drivers
v000001fc3419e540_0 .net "MemtoReg", 0 0, v000001fc3416a6b0_0;  1 drivers
v000001fc3419d320_0 .net "PC", 31 0, v000001fc34197c50_0;  alias, 1 drivers
v000001fc3419c9c0_0 .net "PCPlus1", 31 0, L_000001fc3424e0d0;  1 drivers
v000001fc3419e7c0_0 .net "PCsrc", 0 0, v000001fc341983d0_0;  1 drivers
v000001fc3419c920_0 .net "RegDst", 0 0, v000001fc3416ae30_0;  1 drivers
v000001fc3419e400_0 .net "RegWriteEn", 0 0, v000001fc341698f0_0;  1 drivers
v000001fc3419db40_0 .net "WriteRegister", 4 0, L_000001fc3424fbb0;  1 drivers
v000001fc3419d820_0 .net *"_ivl_0", 0 0, L_000001fc34205330;  1 drivers
L_000001fc34205ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc3419df00_0 .net/2u *"_ivl_10", 4 0, L_000001fc34205ee0;  1 drivers
L_000001fc342062d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419dc80_0 .net *"_ivl_101", 15 0, L_000001fc342062d0;  1 drivers
v000001fc3419cba0_0 .net *"_ivl_102", 31 0, L_000001fc3424e990;  1 drivers
L_000001fc34206318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419e360_0 .net *"_ivl_105", 25 0, L_000001fc34206318;  1 drivers
L_000001fc34206360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419ca60_0 .net/2u *"_ivl_106", 31 0, L_000001fc34206360;  1 drivers
v000001fc3419cb00_0 .net *"_ivl_108", 0 0, L_000001fc3424f890;  1 drivers
L_000001fc342063a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001fc3419d3c0_0 .net/2u *"_ivl_110", 5 0, L_000001fc342063a8;  1 drivers
v000001fc3419cc40_0 .net *"_ivl_112", 0 0, L_000001fc3424ea30;  1 drivers
v000001fc3419d1e0_0 .net *"_ivl_115", 0 0, L_000001fc34205800;  1 drivers
v000001fc3419dd20_0 .net *"_ivl_116", 47 0, L_000001fc3424f2f0;  1 drivers
L_000001fc342063f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419d000_0 .net *"_ivl_119", 15 0, L_000001fc342063f0;  1 drivers
L_000001fc34205f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc3419e2c0_0 .net/2u *"_ivl_12", 5 0, L_000001fc34205f28;  1 drivers
v000001fc3419dbe0_0 .net *"_ivl_120", 47 0, L_000001fc3424f1b0;  1 drivers
L_000001fc34206438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419cce0_0 .net *"_ivl_123", 15 0, L_000001fc34206438;  1 drivers
v000001fc3419cd80_0 .net *"_ivl_125", 0 0, L_000001fc3424eb70;  1 drivers
v000001fc3419cec0_0 .net *"_ivl_126", 31 0, L_000001fc3424ead0;  1 drivers
v000001fc3419d640_0 .net *"_ivl_128", 47 0, L_000001fc3424ec10;  1 drivers
v000001fc3419e680_0 .net *"_ivl_130", 47 0, L_000001fc3424fd90;  1 drivers
v000001fc3419dfa0_0 .net *"_ivl_132", 47 0, L_000001fc3424e2b0;  1 drivers
v000001fc3419e4a0_0 .net *"_ivl_134", 47 0, L_000001fc3424e170;  1 drivers
v000001fc3419d960_0 .net *"_ivl_14", 0 0, L_000001fc34203290;  1 drivers
v000001fc3419ce20_0 .net *"_ivl_140", 0 0, L_000001fc342056b0;  1 drivers
L_000001fc342064c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419d0a0_0 .net/2u *"_ivl_142", 31 0, L_000001fc342064c8;  1 drivers
L_000001fc342065a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001fc3419e040_0 .net/2u *"_ivl_146", 5 0, L_000001fc342065a0;  1 drivers
v000001fc3419d500_0 .net *"_ivl_148", 0 0, L_000001fc3424edf0;  1 drivers
L_000001fc342065e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001fc3419e5e0_0 .net/2u *"_ivl_150", 5 0, L_000001fc342065e8;  1 drivers
v000001fc3419d6e0_0 .net *"_ivl_152", 0 0, L_000001fc3424e5d0;  1 drivers
v000001fc3419cf60_0 .net *"_ivl_155", 0 0, L_000001fc342058e0;  1 drivers
L_000001fc34206630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001fc3419d780_0 .net/2u *"_ivl_156", 5 0, L_000001fc34206630;  1 drivers
v000001fc3419d140_0 .net *"_ivl_158", 0 0, L_000001fc3424ef30;  1 drivers
L_000001fc34205f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001fc3419d460_0 .net/2u *"_ivl_16", 4 0, L_000001fc34205f70;  1 drivers
v000001fc3419e0e0_0 .net *"_ivl_161", 0 0, L_000001fc342053a0;  1 drivers
L_000001fc34206678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419d5a0_0 .net/2u *"_ivl_162", 15 0, L_000001fc34206678;  1 drivers
v000001fc3419d8c0_0 .net *"_ivl_164", 31 0, L_000001fc3424f610;  1 drivers
v000001fc3419da00_0 .net *"_ivl_167", 0 0, L_000001fc3424f110;  1 drivers
v000001fc3419e180_0 .net *"_ivl_168", 15 0, L_000001fc3424efd0;  1 drivers
v000001fc3419daa0_0 .net *"_ivl_170", 31 0, L_000001fc3424e670;  1 drivers
v000001fc3419e220_0 .net *"_ivl_174", 31 0, L_000001fc3424e710;  1 drivers
L_000001fc342066c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc3419e720_0 .net *"_ivl_177", 25 0, L_000001fc342066c0;  1 drivers
L_000001fc34206708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc342011e0_0 .net/2u *"_ivl_178", 31 0, L_000001fc34206708;  1 drivers
v000001fc34202180_0 .net *"_ivl_180", 0 0, L_000001fc3424e7b0;  1 drivers
L_000001fc34206750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc34201140_0 .net/2u *"_ivl_182", 5 0, L_000001fc34206750;  1 drivers
v000001fc34202220_0 .net *"_ivl_184", 0 0, L_000001fc3424fcf0;  1 drivers
L_000001fc34206798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc34202040_0 .net/2u *"_ivl_186", 5 0, L_000001fc34206798;  1 drivers
v000001fc34200740_0 .net *"_ivl_188", 0 0, L_000001fc34265500;  1 drivers
v000001fc34200d80_0 .net *"_ivl_19", 4 0, L_000001fc34203b50;  1 drivers
v000001fc34202540_0 .net *"_ivl_191", 0 0, L_000001fc34205020;  1 drivers
v000001fc342006a0_0 .net *"_ivl_193", 0 0, L_000001fc34205d40;  1 drivers
L_000001fc342067e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc342022c0_0 .net/2u *"_ivl_194", 5 0, L_000001fc342067e0;  1 drivers
v000001fc342007e0_0 .net *"_ivl_196", 0 0, L_000001fc34264e20;  1 drivers
L_000001fc34206828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc34201640_0 .net/2u *"_ivl_198", 31 0, L_000001fc34206828;  1 drivers
L_000001fc34205e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc34201be0_0 .net/2u *"_ivl_2", 5 0, L_000001fc34205e98;  1 drivers
v000001fc34201aa0_0 .net *"_ivl_20", 4 0, L_000001fc34203e70;  1 drivers
v000001fc342009c0_0 .net *"_ivl_200", 31 0, L_000001fc342651e0;  1 drivers
v000001fc34201c80_0 .net *"_ivl_204", 31 0, L_000001fc342655a0;  1 drivers
L_000001fc34206870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34200880_0 .net *"_ivl_207", 25 0, L_000001fc34206870;  1 drivers
L_000001fc342068b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34200920_0 .net/2u *"_ivl_208", 31 0, L_000001fc342068b8;  1 drivers
v000001fc34201d20_0 .net *"_ivl_210", 0 0, L_000001fc34265320;  1 drivers
L_000001fc34206900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc34202360_0 .net/2u *"_ivl_212", 5 0, L_000001fc34206900;  1 drivers
v000001fc342020e0_0 .net *"_ivl_214", 0 0, L_000001fc34264600;  1 drivers
L_000001fc34206948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc342018c0_0 .net/2u *"_ivl_216", 5 0, L_000001fc34206948;  1 drivers
v000001fc34200a60_0 .net *"_ivl_218", 0 0, L_000001fc34265a00;  1 drivers
v000001fc34201460_0 .net *"_ivl_221", 0 0, L_000001fc34205b10;  1 drivers
v000001fc34200b00_0 .net *"_ivl_223", 0 0, L_000001fc34205100;  1 drivers
L_000001fc34206990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc34201780_0 .net/2u *"_ivl_224", 5 0, L_000001fc34206990;  1 drivers
v000001fc34201e60_0 .net *"_ivl_226", 0 0, L_000001fc34263f20;  1 drivers
v000001fc34200ba0_0 .net *"_ivl_228", 31 0, L_000001fc34265000;  1 drivers
v000001fc34201b40_0 .net *"_ivl_24", 0 0, L_000001fc342059c0;  1 drivers
L_000001fc34205fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc34201500_0 .net/2u *"_ivl_26", 4 0, L_000001fc34205fb8;  1 drivers
v000001fc34201280_0 .net *"_ivl_29", 4 0, L_000001fc34203330;  1 drivers
v000001fc34200c40_0 .net *"_ivl_32", 0 0, L_000001fc34205a30;  1 drivers
L_000001fc34206000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001fc34200e20_0 .net/2u *"_ivl_34", 4 0, L_000001fc34206000;  1 drivers
v000001fc34201000_0 .net *"_ivl_37", 4 0, L_000001fc34203f10;  1 drivers
v000001fc34201f00_0 .net *"_ivl_40", 0 0, L_000001fc34205480;  1 drivers
L_000001fc34206048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34201dc0_0 .net/2u *"_ivl_42", 15 0, L_000001fc34206048;  1 drivers
v000001fc34202400_0 .net *"_ivl_45", 15 0, L_000001fc3424f430;  1 drivers
v000001fc34200ce0_0 .net *"_ivl_48", 0 0, L_000001fc34205c60;  1 drivers
v000001fc342024a0_0 .net *"_ivl_5", 5 0, L_000001fc34203dd0;  1 drivers
L_000001fc34206090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34200ec0_0 .net/2u *"_ivl_50", 36 0, L_000001fc34206090;  1 drivers
L_000001fc342060d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34200f60_0 .net/2u *"_ivl_52", 31 0, L_000001fc342060d8;  1 drivers
v000001fc342010a0_0 .net *"_ivl_55", 4 0, L_000001fc3424e850;  1 drivers
v000001fc34201820_0 .net *"_ivl_56", 36 0, L_000001fc3424e030;  1 drivers
v000001fc34201320_0 .net *"_ivl_58", 36 0, L_000001fc3424def0;  1 drivers
v000001fc34201fa0_0 .net *"_ivl_62", 0 0, L_000001fc34204f40;  1 drivers
L_000001fc34206120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001fc342013c0_0 .net/2u *"_ivl_64", 5 0, L_000001fc34206120;  1 drivers
v000001fc342015a0_0 .net *"_ivl_67", 5 0, L_000001fc3424e210;  1 drivers
v000001fc34201960_0 .net *"_ivl_70", 0 0, L_000001fc34204fb0;  1 drivers
L_000001fc34206168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc342016e0_0 .net/2u *"_ivl_72", 57 0, L_000001fc34206168;  1 drivers
L_000001fc342061b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc34201a00_0 .net/2u *"_ivl_74", 31 0, L_000001fc342061b0;  1 drivers
v000001fc34202b10_0 .net *"_ivl_77", 25 0, L_000001fc3424fb10;  1 drivers
v000001fc34203bf0_0 .net *"_ivl_78", 57 0, L_000001fc3424e350;  1 drivers
v000001fc34202bb0_0 .net *"_ivl_8", 0 0, L_000001fc34204ed0;  1 drivers
v000001fc342038d0_0 .net *"_ivl_80", 57 0, L_000001fc3424f6b0;  1 drivers
L_000001fc342061f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fc342042d0_0 .net/2u *"_ivl_84", 31 0, L_000001fc342061f8;  1 drivers
L_000001fc34206240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001fc342027f0_0 .net/2u *"_ivl_88", 5 0, L_000001fc34206240;  1 drivers
v000001fc34203ab0_0 .net *"_ivl_90", 0 0, L_000001fc3424f7f0;  1 drivers
L_000001fc34206288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001fc34203510_0 .net/2u *"_ivl_92", 5 0, L_000001fc34206288;  1 drivers
v000001fc34204410_0 .net *"_ivl_94", 0 0, L_000001fc3424ecb0;  1 drivers
v000001fc34203470_0 .net *"_ivl_97", 0 0, L_000001fc34205090;  1 drivers
v000001fc342035b0_0 .net *"_ivl_98", 47 0, L_000001fc3424f750;  1 drivers
v000001fc34204050_0 .net "adderResult", 31 0, L_000001fc3424e3f0;  1 drivers
v000001fc342033d0_0 .net "address", 31 0, L_000001fc3424f390;  1 drivers
v000001fc34203650_0 .net "clk", 0 0, L_000001fc34205bf0;  alias, 1 drivers
v000001fc34204370_0 .var "cycles_consumed", 31 0;
v000001fc34202890_0 .net "extImm", 31 0, L_000001fc3424fc50;  1 drivers
v000001fc342029d0_0 .net "funct", 5 0, L_000001fc3424f4d0;  1 drivers
v000001fc34203830_0 .net "hlt", 0 0, v000001fc3416a750_0;  1 drivers
v000001fc34202930_0 .net "imm", 15 0, L_000001fc3424e8f0;  1 drivers
v000001fc34203fb0_0 .net "immediate", 31 0, L_000001fc34265aa0;  1 drivers
v000001fc342040f0_0 .net "input_clk", 0 0, v000001fc34202f70_0;  1 drivers
v000001fc342031f0_0 .net "instruction", 31 0, L_000001fc3424fa70;  1 drivers
v000001fc34202c50_0 .net "memoryReadData", 31 0, v000001fc34196f30_0;  1 drivers
v000001fc34202a70_0 .net "nextPC", 31 0, L_000001fc3424f930;  1 drivers
v000001fc34203970_0 .net "opcode", 5 0, L_000001fc342030b0;  1 drivers
v000001fc34203c90_0 .net "rd", 4 0, L_000001fc34204550;  1 drivers
v000001fc34202cf0_0 .net "readData1", 31 0, L_000001fc34205cd0;  1 drivers
v000001fc34202d90_0 .net "readData1_w", 31 0, L_000001fc34264d80;  1 drivers
v000001fc34202e30_0 .net "readData2", 31 0, L_000001fc34205870;  1 drivers
v000001fc34203790_0 .net "rs", 4 0, L_000001fc34203a10;  1 drivers
v000001fc34202ed0_0 .net "rst", 0 0, v000001fc34203010_0;  1 drivers
v000001fc342036f0_0 .net "rt", 4 0, L_000001fc3424df90;  1 drivers
v000001fc342026b0_0 .net "shamt", 31 0, L_000001fc3424ee90;  1 drivers
v000001fc34202750_0 .net "wire_instruction", 31 0, L_000001fc34205790;  1 drivers
v000001fc34203d30_0 .net "writeData", 31 0, L_000001fc342649c0;  1 drivers
v000001fc34204190_0 .net "zero", 0 0, L_000001fc34265280;  1 drivers
L_000001fc34203dd0 .part L_000001fc3424fa70, 26, 6;
L_000001fc342030b0 .functor MUXZ 6, L_000001fc34203dd0, L_000001fc34205e98, L_000001fc34205330, C4<>;
L_000001fc34203290 .cmp/eq 6, L_000001fc342030b0, L_000001fc34205f28;
L_000001fc34203b50 .part L_000001fc3424fa70, 11, 5;
L_000001fc34203e70 .functor MUXZ 5, L_000001fc34203b50, L_000001fc34205f70, L_000001fc34203290, C4<>;
L_000001fc34204550 .functor MUXZ 5, L_000001fc34203e70, L_000001fc34205ee0, L_000001fc34204ed0, C4<>;
L_000001fc34203330 .part L_000001fc3424fa70, 21, 5;
L_000001fc34203a10 .functor MUXZ 5, L_000001fc34203330, L_000001fc34205fb8, L_000001fc342059c0, C4<>;
L_000001fc34203f10 .part L_000001fc3424fa70, 16, 5;
L_000001fc3424df90 .functor MUXZ 5, L_000001fc34203f10, L_000001fc34206000, L_000001fc34205a30, C4<>;
L_000001fc3424f430 .part L_000001fc3424fa70, 0, 16;
L_000001fc3424e8f0 .functor MUXZ 16, L_000001fc3424f430, L_000001fc34206048, L_000001fc34205480, C4<>;
L_000001fc3424e850 .part L_000001fc3424fa70, 6, 5;
L_000001fc3424e030 .concat [ 5 32 0 0], L_000001fc3424e850, L_000001fc342060d8;
L_000001fc3424def0 .functor MUXZ 37, L_000001fc3424e030, L_000001fc34206090, L_000001fc34205c60, C4<>;
L_000001fc3424ee90 .part L_000001fc3424def0, 0, 32;
L_000001fc3424e210 .part L_000001fc3424fa70, 0, 6;
L_000001fc3424f4d0 .functor MUXZ 6, L_000001fc3424e210, L_000001fc34206120, L_000001fc34204f40, C4<>;
L_000001fc3424fb10 .part L_000001fc3424fa70, 0, 26;
L_000001fc3424e350 .concat [ 26 32 0 0], L_000001fc3424fb10, L_000001fc342061b0;
L_000001fc3424f6b0 .functor MUXZ 58, L_000001fc3424e350, L_000001fc34206168, L_000001fc34204fb0, C4<>;
L_000001fc3424f390 .part L_000001fc3424f6b0, 0, 32;
L_000001fc3424e0d0 .arith/sum 32, v000001fc34197c50_0, L_000001fc342061f8;
L_000001fc3424f7f0 .cmp/eq 6, L_000001fc342030b0, L_000001fc34206240;
L_000001fc3424ecb0 .cmp/eq 6, L_000001fc342030b0, L_000001fc34206288;
L_000001fc3424f750 .concat [ 32 16 0 0], L_000001fc3424f390, L_000001fc342062d0;
L_000001fc3424e990 .concat [ 6 26 0 0], L_000001fc342030b0, L_000001fc34206318;
L_000001fc3424f890 .cmp/eq 32, L_000001fc3424e990, L_000001fc34206360;
L_000001fc3424ea30 .cmp/eq 6, L_000001fc3424f4d0, L_000001fc342063a8;
L_000001fc3424f2f0 .concat [ 32 16 0 0], L_000001fc34205cd0, L_000001fc342063f0;
L_000001fc3424f1b0 .concat [ 32 16 0 0], v000001fc34197c50_0, L_000001fc34206438;
L_000001fc3424eb70 .part L_000001fc3424e8f0, 15, 1;
LS_000001fc3424ead0_0_0 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_4 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_8 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_12 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_16 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_20 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_24 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_0_28 .concat [ 1 1 1 1], L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70, L_000001fc3424eb70;
LS_000001fc3424ead0_1_0 .concat [ 4 4 4 4], LS_000001fc3424ead0_0_0, LS_000001fc3424ead0_0_4, LS_000001fc3424ead0_0_8, LS_000001fc3424ead0_0_12;
LS_000001fc3424ead0_1_4 .concat [ 4 4 4 4], LS_000001fc3424ead0_0_16, LS_000001fc3424ead0_0_20, LS_000001fc3424ead0_0_24, LS_000001fc3424ead0_0_28;
L_000001fc3424ead0 .concat [ 16 16 0 0], LS_000001fc3424ead0_1_0, LS_000001fc3424ead0_1_4;
L_000001fc3424ec10 .concat [ 16 32 0 0], L_000001fc3424e8f0, L_000001fc3424ead0;
L_000001fc3424fd90 .arith/sum 48, L_000001fc3424f1b0, L_000001fc3424ec10;
L_000001fc3424e2b0 .functor MUXZ 48, L_000001fc3424fd90, L_000001fc3424f2f0, L_000001fc34205800, C4<>;
L_000001fc3424e170 .functor MUXZ 48, L_000001fc3424e2b0, L_000001fc3424f750, L_000001fc34205090, C4<>;
L_000001fc3424e3f0 .part L_000001fc3424e170, 0, 32;
L_000001fc3424f930 .functor MUXZ 32, L_000001fc3424e0d0, L_000001fc3424e3f0, v000001fc341983d0_0, C4<>;
L_000001fc3424fa70 .functor MUXZ 32, L_000001fc34205790, L_000001fc342064c8, L_000001fc342056b0, C4<>;
L_000001fc3424edf0 .cmp/eq 6, L_000001fc342030b0, L_000001fc342065a0;
L_000001fc3424e5d0 .cmp/eq 6, L_000001fc342030b0, L_000001fc342065e8;
L_000001fc3424ef30 .cmp/eq 6, L_000001fc342030b0, L_000001fc34206630;
L_000001fc3424f610 .concat [ 16 16 0 0], L_000001fc3424e8f0, L_000001fc34206678;
L_000001fc3424f110 .part L_000001fc3424e8f0, 15, 1;
LS_000001fc3424efd0_0_0 .concat [ 1 1 1 1], L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110;
LS_000001fc3424efd0_0_4 .concat [ 1 1 1 1], L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110;
LS_000001fc3424efd0_0_8 .concat [ 1 1 1 1], L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110;
LS_000001fc3424efd0_0_12 .concat [ 1 1 1 1], L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110, L_000001fc3424f110;
L_000001fc3424efd0 .concat [ 4 4 4 4], LS_000001fc3424efd0_0_0, LS_000001fc3424efd0_0_4, LS_000001fc3424efd0_0_8, LS_000001fc3424efd0_0_12;
L_000001fc3424e670 .concat [ 16 16 0 0], L_000001fc3424e8f0, L_000001fc3424efd0;
L_000001fc3424fc50 .functor MUXZ 32, L_000001fc3424e670, L_000001fc3424f610, L_000001fc342053a0, C4<>;
L_000001fc3424e710 .concat [ 6 26 0 0], L_000001fc342030b0, L_000001fc342066c0;
L_000001fc3424e7b0 .cmp/eq 32, L_000001fc3424e710, L_000001fc34206708;
L_000001fc3424fcf0 .cmp/eq 6, L_000001fc3424f4d0, L_000001fc34206750;
L_000001fc34265500 .cmp/eq 6, L_000001fc3424f4d0, L_000001fc34206798;
L_000001fc34264e20 .cmp/eq 6, L_000001fc342030b0, L_000001fc342067e0;
L_000001fc342651e0 .functor MUXZ 32, L_000001fc3424fc50, L_000001fc34206828, L_000001fc34264e20, C4<>;
L_000001fc34265aa0 .functor MUXZ 32, L_000001fc342651e0, L_000001fc3424ee90, L_000001fc34205d40, C4<>;
L_000001fc342655a0 .concat [ 6 26 0 0], L_000001fc342030b0, L_000001fc34206870;
L_000001fc34265320 .cmp/eq 32, L_000001fc342655a0, L_000001fc342068b8;
L_000001fc34264600 .cmp/eq 6, L_000001fc3424f4d0, L_000001fc34206900;
L_000001fc34265a00 .cmp/eq 6, L_000001fc3424f4d0, L_000001fc34206948;
L_000001fc34263f20 .cmp/eq 6, L_000001fc342030b0, L_000001fc34206990;
L_000001fc34265000 .functor MUXZ 32, L_000001fc34205cd0, v000001fc34197c50_0, L_000001fc34263f20, C4<>;
L_000001fc34264d80 .functor MUXZ 32, L_000001fc34265000, L_000001fc34205870, L_000001fc34205100, C4<>;
S_000001fc34105ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fc34156160 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fc342052c0 .functor NOT 1, v000001fc34169850_0, C4<0>, C4<0>, C4<0>;
v000001fc34169670_0 .net *"_ivl_0", 0 0, L_000001fc342052c0;  1 drivers
v000001fc34169170_0 .net "in1", 31 0, L_000001fc34205870;  alias, 1 drivers
v000001fc341697b0_0 .net "in2", 31 0, L_000001fc34265aa0;  alias, 1 drivers
v000001fc34169b70_0 .net "out", 31 0, L_000001fc34264880;  alias, 1 drivers
v000001fc3416ac50_0 .net "s", 0 0, v000001fc34169850_0;  alias, 1 drivers
L_000001fc34264880 .functor MUXZ 32, L_000001fc34265aa0, L_000001fc34205870, L_000001fc342052c0, C4<>;
S_000001fc341c69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001fc341952d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc34195308 .param/l "add" 0 4 5, C4<100000>;
P_000001fc34195340 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc34195378 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc341953b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc341953e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc34195420 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc34195458 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc34195490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc341954c8 .param/l "j" 0 4 12, C4<000010>;
P_000001fc34195500 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc34195538 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc34195570 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc341955a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc341955e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc34195618 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc34195650 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc34195688 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc341956c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc341956f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc34195730 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc34195768 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc341957a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc341957d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc34195810 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc34195848 .param/l "xori" 0 4 8, C4<001110>;
v000001fc341692b0_0 .var "ALUOp", 3 0;
v000001fc34169850_0 .var "ALUSrc", 0 0;
v000001fc3416a2f0_0 .var "MemReadEn", 0 0;
v000001fc3416a070_0 .var "MemWriteEn", 0 0;
v000001fc3416a6b0_0 .var "MemtoReg", 0 0;
v000001fc3416ae30_0 .var "RegDst", 0 0;
v000001fc341698f0_0 .var "RegWriteEn", 0 0;
v000001fc34169490_0 .net "funct", 5 0, L_000001fc3424f4d0;  alias, 1 drivers
v000001fc3416a750_0 .var "hlt", 0 0;
v000001fc34169210_0 .net "opcode", 5 0, L_000001fc342030b0;  alias, 1 drivers
v000001fc34169530_0 .net "rst", 0 0, v000001fc34203010_0;  alias, 1 drivers
E_000001fc34156d20 .event anyedge, v000001fc34169530_0, v000001fc34169210_0, v000001fc34169490_0;
S_000001fc341c6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001fc341561a0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001fc34205790 .functor BUFZ 32, L_000001fc3424f070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc3416a890_0 .net "Data_Out", 31 0, L_000001fc34205790;  alias, 1 drivers
v000001fc3416a430 .array "InstMem", 0 1023, 31 0;
v000001fc341695d0_0 .net *"_ivl_0", 31 0, L_000001fc3424f070;  1 drivers
v000001fc3416a7f0_0 .net *"_ivl_3", 9 0, L_000001fc3424f9d0;  1 drivers
v000001fc34169ad0_0 .net *"_ivl_4", 11 0, L_000001fc3424e490;  1 drivers
L_000001fc34206480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc3416a930_0 .net *"_ivl_7", 1 0, L_000001fc34206480;  1 drivers
v000001fc34169c10_0 .net "addr", 31 0, v000001fc34197c50_0;  alias, 1 drivers
v000001fc34169df0_0 .var/i "i", 31 0;
L_000001fc3424f070 .array/port v000001fc3416a430, L_000001fc3424e490;
L_000001fc3424f9d0 .part v000001fc34197c50_0, 0, 10;
L_000001fc3424e490 .concat [ 10 2 0 0], L_000001fc3424f9d0, L_000001fc34206480;
S_000001fc34105400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001fc34205cd0 .functor BUFZ 32, L_000001fc3424f570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fc34205870 .functor BUFZ 32, L_000001fc3424ed50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fc3416ab10_0 .net *"_ivl_0", 31 0, L_000001fc3424f570;  1 drivers
v000001fc3416abb0_0 .net *"_ivl_10", 6 0, L_000001fc3424e530;  1 drivers
L_000001fc34206558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc34145d40_0 .net *"_ivl_13", 1 0, L_000001fc34206558;  1 drivers
v000001fc341466a0_0 .net *"_ivl_2", 6 0, L_000001fc3424f250;  1 drivers
L_000001fc34206510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fc34197e30_0 .net *"_ivl_5", 1 0, L_000001fc34206510;  1 drivers
v000001fc34196990_0 .net *"_ivl_8", 31 0, L_000001fc3424ed50;  1 drivers
v000001fc34198650_0 .net "clk", 0 0, L_000001fc34205bf0;  alias, 1 drivers
v000001fc34196ad0_0 .var/i "i", 31 0;
v000001fc34197f70_0 .net "readData1", 31 0, L_000001fc34205cd0;  alias, 1 drivers
v000001fc34198790_0 .net "readData2", 31 0, L_000001fc34205870;  alias, 1 drivers
v000001fc34198150_0 .net "readRegister1", 4 0, L_000001fc34203a10;  alias, 1 drivers
v000001fc34197ed0_0 .net "readRegister2", 4 0, L_000001fc3424df90;  alias, 1 drivers
v000001fc341986f0 .array "registers", 31 0, 31 0;
v000001fc34198330_0 .net "rst", 0 0, v000001fc34203010_0;  alias, 1 drivers
v000001fc34196a30_0 .net "we", 0 0, v000001fc341698f0_0;  alias, 1 drivers
v000001fc34197cf0_0 .net "writeData", 31 0, L_000001fc342649c0;  alias, 1 drivers
v000001fc341968f0_0 .net "writeRegister", 4 0, L_000001fc3424fbb0;  alias, 1 drivers
E_000001fc34156620/0 .event negedge, v000001fc34169530_0;
E_000001fc34156620/1 .event posedge, v000001fc34198650_0;
E_000001fc34156620 .event/or E_000001fc34156620/0, E_000001fc34156620/1;
L_000001fc3424f570 .array/port v000001fc341986f0, L_000001fc3424f250;
L_000001fc3424f250 .concat [ 5 2 0 0], L_000001fc34203a10, L_000001fc34206510;
L_000001fc3424ed50 .array/port v000001fc341986f0, L_000001fc3424e530;
L_000001fc3424e530 .concat [ 5 2 0 0], L_000001fc3424df90, L_000001fc34206558;
S_000001fc34105590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001fc34105400;
 .timescale 0 0;
v000001fc3416a9d0_0 .var/i "i", 31 0;
S_000001fc340ef7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001fc341563e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001fc34205720 .functor NOT 1, v000001fc3416ae30_0, C4<0>, C4<0>, C4<0>;
v000001fc34198010_0 .net *"_ivl_0", 0 0, L_000001fc34205720;  1 drivers
v000001fc34197610_0 .net "in1", 4 0, L_000001fc3424df90;  alias, 1 drivers
v000001fc34196c10_0 .net "in2", 4 0, L_000001fc34204550;  alias, 1 drivers
v000001fc34196cb0_0 .net "out", 4 0, L_000001fc3424fbb0;  alias, 1 drivers
v000001fc34197390_0 .net "s", 0 0, v000001fc3416ae30_0;  alias, 1 drivers
L_000001fc3424fbb0 .functor MUXZ 5, L_000001fc34204550, L_000001fc3424df90, L_000001fc34205720, C4<>;
S_000001fc340ef930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001fc34156660 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001fc34205170 .functor NOT 1, v000001fc3416a6b0_0, C4<0>, C4<0>, C4<0>;
v000001fc341980b0_0 .net *"_ivl_0", 0 0, L_000001fc34205170;  1 drivers
v000001fc34197110_0 .net "in1", 31 0, v000001fc34196d50_0;  alias, 1 drivers
v000001fc34197a70_0 .net "in2", 31 0, v000001fc34196f30_0;  alias, 1 drivers
v000001fc341981f0_0 .net "out", 31 0, L_000001fc342649c0;  alias, 1 drivers
v000001fc341976b0_0 .net "s", 0 0, v000001fc3416a6b0_0;  alias, 1 drivers
L_000001fc342649c0 .functor MUXZ 32, v000001fc34196f30_0, v000001fc34196d50_0, L_000001fc34205170, C4<>;
S_000001fc34136240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001fc341363d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001fc34136408 .param/l "AND" 0 9 12, C4<0010>;
P_000001fc34136440 .param/l "NOR" 0 9 12, C4<0101>;
P_000001fc34136478 .param/l "OR" 0 9 12, C4<0011>;
P_000001fc341364b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001fc341364e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001fc34136520 .param/l "SLT" 0 9 12, C4<0110>;
P_000001fc34136558 .param/l "SRL" 0 9 12, C4<1001>;
P_000001fc34136590 .param/l "SUB" 0 9 12, C4<0001>;
P_000001fc341365c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001fc34136600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001fc34136638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001fc342069d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fc341974d0_0 .net/2u *"_ivl_0", 31 0, L_000001fc342069d8;  1 drivers
v000001fc34198290_0 .net "opSel", 3 0, v000001fc341692b0_0;  alias, 1 drivers
v000001fc34197890_0 .net "operand1", 31 0, L_000001fc34264d80;  alias, 1 drivers
v000001fc34196b70_0 .net "operand2", 31 0, L_000001fc34264880;  alias, 1 drivers
v000001fc34196d50_0 .var "result", 31 0;
v000001fc34197750_0 .net "zero", 0 0, L_000001fc34265280;  alias, 1 drivers
E_000001fc34156ba0 .event anyedge, v000001fc341692b0_0, v000001fc34197890_0, v000001fc34169b70_0;
L_000001fc34265280 .cmp/eq 32, v000001fc34196d50_0, L_000001fc342069d8;
S_000001fc3411d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001fc34200090 .param/l "RType" 0 4 2, C4<000000>;
P_000001fc342000c8 .param/l "add" 0 4 5, C4<100000>;
P_000001fc34200100 .param/l "addi" 0 4 8, C4<001000>;
P_000001fc34200138 .param/l "addu" 0 4 5, C4<100001>;
P_000001fc34200170 .param/l "and_" 0 4 5, C4<100100>;
P_000001fc342001a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001fc342001e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001fc34200218 .param/l "bne" 0 4 10, C4<000101>;
P_000001fc34200250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001fc34200288 .param/l "j" 0 4 12, C4<000010>;
P_000001fc342002c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001fc342002f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001fc34200330 .param/l "lw" 0 4 8, C4<100011>;
P_000001fc34200368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001fc342003a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001fc342003d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001fc34200410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001fc34200448 .param/l "sll" 0 4 6, C4<000000>;
P_000001fc34200480 .param/l "slt" 0 4 5, C4<101010>;
P_000001fc342004b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001fc342004f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001fc34200528 .param/l "sub" 0 4 5, C4<100010>;
P_000001fc34200560 .param/l "subu" 0 4 5, C4<100011>;
P_000001fc34200598 .param/l "sw" 0 4 8, C4<101011>;
P_000001fc342005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001fc34200608 .param/l "xori" 0 4 8, C4<001110>;
v000001fc341983d0_0 .var "PCsrc", 0 0;
v000001fc34196df0_0 .net "funct", 5 0, L_000001fc3424f4d0;  alias, 1 drivers
v000001fc34197570_0 .net "opcode", 5 0, L_000001fc342030b0;  alias, 1 drivers
v000001fc341979d0_0 .net "operand1", 31 0, L_000001fc34205cd0;  alias, 1 drivers
v000001fc34198470_0 .net "operand2", 31 0, L_000001fc34264880;  alias, 1 drivers
v000001fc341977f0_0 .net "rst", 0 0, v000001fc34203010_0;  alias, 1 drivers
E_000001fc34156220/0 .event anyedge, v000001fc34169530_0, v000001fc34169210_0, v000001fc34197f70_0, v000001fc34169b70_0;
E_000001fc34156220/1 .event anyedge, v000001fc34169490_0;
E_000001fc34156220 .event/or E_000001fc34156220/0, E_000001fc34156220/1;
S_000001fc3411da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001fc34197430 .array "DataMem", 0 1023, 31 0;
v000001fc34197b10_0 .net "address", 31 0, v000001fc34196d50_0;  alias, 1 drivers
v000001fc34198510_0 .net "clock", 0 0, L_000001fc34205aa0;  1 drivers
v000001fc341985b0_0 .net "data", 31 0, L_000001fc34205870;  alias, 1 drivers
v000001fc34197bb0_0 .var/i "i", 31 0;
v000001fc34196f30_0 .var "q", 31 0;
v000001fc34196e90_0 .net "rden", 0 0, v000001fc3416a2f0_0;  alias, 1 drivers
v000001fc34197930_0 .net "wren", 0 0, v000001fc3416a070_0;  alias, 1 drivers
E_000001fc34156c60 .event posedge, v000001fc34198510_0;
S_000001fc340e6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001fc34105d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001fc34156ca0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001fc34196fd0_0 .net "PCin", 31 0, L_000001fc3424f930;  alias, 1 drivers
v000001fc34197c50_0 .var "PCout", 31 0;
v000001fc34197d90_0 .net "clk", 0 0, L_000001fc34205bf0;  alias, 1 drivers
v000001fc34197070_0 .net "rst", 0 0, v000001fc34203010_0;  alias, 1 drivers
    .scope S_000001fc3411d8d0;
T_0 ;
    %wait E_000001fc34156220;
    %load/vec4 v000001fc341977f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc341983d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fc34197570_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001fc341979d0_0;
    %load/vec4 v000001fc34198470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001fc34197570_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001fc341979d0_0;
    %load/vec4 v000001fc34198470_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001fc34197570_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001fc34197570_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001fc34197570_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001fc34196df0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001fc341983d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fc340e6a50;
T_1 ;
    %wait E_000001fc34156620;
    %load/vec4 v000001fc34197070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fc34197c50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fc34196fd0_0;
    %assign/vec4 v000001fc34197c50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fc341c6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc34169df0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001fc34169df0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc34169df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %load/vec4 v000001fc34169df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc34169df0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc3416a430, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001fc341c69c0;
T_3 ;
    %wait E_000001fc34156d20;
    %load/vec4 v000001fc34169530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001fc3416a750_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc3416a070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc3416a6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fc3416a2f0_0, 0;
    %assign/vec4 v000001fc3416ae30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001fc3416a750_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001fc341692b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001fc34169850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc341698f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc3416a070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc3416a6b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001fc3416a2f0_0, 0, 1;
    %store/vec4 v000001fc3416ae30_0, 0, 1;
    %load/vec4 v000001fc34169210_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416a750_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %load/vec4 v000001fc34169490_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fc3416ae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416a2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc341698f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416a6b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc3416a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fc34169850_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fc341692b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fc34105400;
T_4 ;
    %wait E_000001fc34156620;
    %fork t_1, S_000001fc34105590;
    %jmp t_0;
    .scope S_000001fc34105590;
t_1 ;
    %load/vec4 v000001fc34198330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc3416a9d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001fc3416a9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc3416a9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc341986f0, 0, 4;
    %load/vec4 v000001fc3416a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc3416a9d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fc34196a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001fc34197cf0_0;
    %load/vec4 v000001fc341968f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc341986f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc341986f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001fc34105400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fc34105400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc34196ad0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001fc34196ad0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001fc34196ad0_0;
    %ix/getv/s 4, v000001fc34196ad0_0;
    %load/vec4a v000001fc341986f0, 4;
    %ix/getv/s 4, v000001fc34196ad0_0;
    %load/vec4a v000001fc341986f0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fc34196ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc34196ad0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001fc34136240;
T_6 ;
    %wait E_000001fc34156ba0;
    %load/vec4 v000001fc34198290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %add;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %sub;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %and;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %or;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %xor;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %or;
    %inv;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001fc34197890_0;
    %load/vec4 v000001fc34196b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001fc34196b70_0;
    %load/vec4 v000001fc34197890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001fc34197890_0;
    %ix/getv 4, v000001fc34196b70_0;
    %shiftl 4;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001fc34197890_0;
    %ix/getv 4, v000001fc34196b70_0;
    %shiftr 4;
    %assign/vec4 v000001fc34196d50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001fc3411da60;
T_7 ;
    %wait E_000001fc34156c60;
    %load/vec4 v000001fc34196e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001fc34197b10_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fc34197430, 4;
    %assign/vec4 v000001fc34196f30_0, 0;
T_7.0 ;
    %load/vec4 v000001fc34197930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001fc341985b0_0;
    %ix/getv 3, v000001fc34197b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc34197430, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001fc3411da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc34197bb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001fc34197bb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fc34197bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fc34197430, 0, 4;
    %load/vec4 v000001fc34197bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc34197bb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001fc3411da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fc34197bb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001fc34197bb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001fc34197bb0_0;
    %load/vec4a v000001fc34197430, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001fc34197bb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fc34197bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fc34197bb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001fc34105d40;
T_10 ;
    %wait E_000001fc34156620;
    %load/vec4 v000001fc34202ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fc34204370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fc34204370_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fc34204370_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001fc3415f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc34202f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc34203010_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001fc3415f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001fc34202f70_0;
    %inv;
    %assign/vec4 v000001fc34202f70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fc3415f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fc34203010_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fc34203010_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001fc342044b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
