# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000512 2048 120 350 36544 3.58333 31.7152 104.848 140.199 140.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 390 0.000256 4096 60 2810 50432 19.2418 13.9284 624.864 418.281 1076.42 1076.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.000512 4096 370 1290 30016 6.60848 142.813 209.505 358.971 359.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.000128 1024 320 2330 141312 10.9149 6.83014 380.355 209.838 608.07 608.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000512 2048 120 350 36576 3.5881 36.7313 104.876 145.25 145.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 390 0.000256 4096 60 2810 50688 19.3493 13.9797 711.547 419.192 1164.17 1164.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.000512 4096 370 1290 30024 6.61699 162.388 209.425 378.474 378.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000128 1024 320 2330 141120 10.9463 6.84672 451.539 209.586 679.051 679.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000512 2048 120 350 36560 3.5864 38.8134 104.918 147.371 147.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 390 0.000256 4096 60 2810 50240 19.2184 13.9389 734.624 417.944 1185.83 1185.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.000512 4096 370 1290 30000 6.61619 168.752 209.467 384.88 384.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000128 1024 320 2330 141440 10.9076 6.84461 471.685 209.809 699.38 699.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000512 2048 120 350 36480 3.57158 35.7221 104.765 144.114 144.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 390 0.000256 4096 60 2810 50688 19.2069 13.9428 693.652 419.149 1146.05 1146.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.000512 4096 370 1290 29952 6.61299 157.219 209.335 373.213 373.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000128 1024 320 2330 141312 10.8683 7.18019 437.8 209.522 665.502 665.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000512 2048 120 350 36500 3.58298 36.1103 104.707 144.452 144.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 390 0.000256 4096 60 2810 50400 19.4093 13.9764 696.848 418.933 1149.27 1149.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.000512 4096 370 1290 30000 6.62026 159.512 209.369 375.542 375.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000128 1024 320 2330 140800 10.9771 6.852 441.037 209.452 668.447 668.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000512 2048 120 350 36512 3.57581 37.0091 104.885 145.521 145.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 390 0.000256 4096 60 2810 50624 19.2652 13.9546 718.283 419.182 1170.78 1170.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.000512 4096 370 1290 30016 6.62269 163.886 209.748 380.298 380.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000128 1024 320 2330 140672 10.9204 6.97958 454.339 209.523 681.895 682.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000512 2048 120 350 36480 3.58163 37.4641 104.733 145.831 145.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 390 0.000256 4096 60 2810 50400 19.2922 13.945 717.927 417.853 1169.12 1169.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.000512 4096 370 1290 30000 6.62381 164.018 209.53 380.216 380.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000128 1024 320 2330 140160 10.9071 6.84032 453.908 208.848 680.631 680.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000512 2048 120 350 36480 3.58554 36.5796 104.833 145.052 145.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 390 0.000256 4096 60 2810 50176 19.2712 13.9312 692.535 418.539 1144.39 1144.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.000512 4096 370 1290 29952 6.60477 158.662 209.465 374.775 374.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000128 1024 320 2330 140288 10.8963 7.20733 438.674 209.181 666.093 666.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000512 2048 120 350 36288 3.56557 36.2318 104.412 144.263 144.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 390 0.000256 4096 60 2810 49920 19.2321 13.92 694.128 417.203 1144.59 1144.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.000512 4096 370 1290 29760 6.5767 159.604 208.624 374.852 374.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000128 1024 320 2330 139776 10.8743 6.82966 440.18 208.429 666.449 666.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000512 2048 120 350 36400 3.5816 39.0234 104.819 147.481 147.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 390 0.000256 4096 60 2810 49600 19.3098 13.9416 732.002 417.771 1183.13 1183.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.000512 4096 370 1290 29800 6.5945 170.475 209.057 386.171 386.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000128 1024 320 2330 139200 10.9595 6.83827 472.2 208.703 698.835 698.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000512 2048 120 350 36352 3.584 44.911 104.745 153.291 153.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 390 0.000256 4096 60 2810 50176 19.2829 13.9469 878.243 418.889 1330.47 1330.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.000512 4096 370 1290 29696 6.58253 199.683 208.604 414.917 414.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000128 1024 320 2330 139264 10.9563 7.16173 553.092 209.183 780.528 780.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 0.000512 2048 120 345 36640 3.58006 52.8283 104.85 161.311 161.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 390 0.000256 4096 60 2820 50560 19.2737 13.9519 608.955 419.142 1061.43 1061.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1200 0.000512 4096 370 1290 30080 6.62118 267.022 209.504 483.189 483.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1730 0.000128 1024 320 2325 141568 10.8725 6.87661 385.386 209.611 612.873 612.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000512 2048 120 345 36640 3.59018 30.66 104.93 139.234 139.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 390 0.000256 4096 60 2820 50560 19.3635 13.981 616.664 419.421 1069.53 1069.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.000512 4096 370 1290 30080 6.62589 140.306 209.663 356.635 356.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1730 0.000128 1024 320 2325 141440 10.941 6.84624 388.266 209.738 615.919 616.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000512 2048 120 345 36624 3.58246 30.8456 104.905 139.385 139.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 390 0.000256 4096 60 2820 50304 19.291 13.9537 610.981 418.78 1063.11 1063.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.000512 4096 370 1290 30048 6.62112 139.385 209.536 355.587 355.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1730 0.000128 1024 320 2325 141312 10.8828 6.84006 385.356 209.407 612.618 612.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000512 2048 120 345 36624 3.58666 31.1812 104.931 139.752 139.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 390 0.000256 4096 60 2820 50400 19.3191 13.9664 625.726 418.873 1077.98 1078.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.000512 4096 370 1290 30072 6.62205 143.282 209.72 359.667 359.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.000128 1024 320 2325 141120 10.9239 6.84646 394.585 209.429 621.914 622.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000512 2048 120 345 36608 3.58394 33.1203 104.916 141.673 141.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 390 0.000256 4096 60 2820 50176 19.2506 13.9196 636.088 418.224 1087.59 1087.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.000512 4096 370 1290 30016 6.60928 145.394 209.464 361.513 361.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000128 1024 320 2325 141312 10.8988 6.83555 388.948 209.78 616.596 616.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000512 2048 120 345 36576 3.57776 36.6964 104.859 145.187 145.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 390 0.000256 4096 60 2820 50400 19.3549 13.9829 722.911 419.481 1175.84 1175.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.000512 4096 370 1290 30024 6.62118 165.506 209.577 381.749 381.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000128 1024 320 2325 141120 10.9187 6.84518 458.21 209.729 685.841 685.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000512 2048 120 345 36560 3.57581 36.1568 104.721 144.507 144.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 390 0.000256 4096 60 2820 50240 19.2206 13.9366 704.494 417.524 1155.28 1155.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.000512 4096 370 1290 30000 6.6089 161.548 209.286 377.489 377.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000128 1024 320 2325 141440 10.8989 6.84227 447.81 209.596 675.281 675.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000512 2048 120 345 36576 3.58086 38.3186 104.924 146.876 146.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 390 0.000256 4096 60 2820 50304 19.2316 13.9351 752.349 419.091 1204.71 1204.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.000512 4096 370 1290 29952 6.60598 172.134 209.31 388.095 388.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000128 1024 320 2325 141312 10.8652 6.83693 477.869 209.501 705.205 705.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000512 2048 120 345 36600 3.58752 38.8956 104.906 147.444 147.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 390 0.000256 4096 60 2820 50400 19.3756 13.9766 748.004 419.031 1200.49 1200.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.000512 4096 370 1290 30000 6.61747 171.072 209.42 387.155 387.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000128 1024 320 2325 140800 10.9601 6.88019 472.579 209.462 700.015 700.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000512 2048 120 345 36512 3.57805 38.5679 104.796 146.991 147.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 390 0.000256 4096 60 2820 50176 19.2733 13.9581 750.212 419.187 1202.73 1202.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.000512 4096 370 1290 30016 6.6247 172.72 209.744 389.132 389.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000128 1024 320 2325 140672 10.9108 6.83603 474.966 209.525 702.372 702.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000512 2048 120 345 36480 3.57718 38.4799 104.621 146.73 146.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 390 0.000256 4096 60 2820 49920 19.3225 13.9541 735.361 417.784 1186.52 1186.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.000512 4096 370 1290 30000 6.61718 169.648 209.494 385.803 385.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000128 1024 320 2325 140160 10.9034 6.84227 463.834 208.81 690.521 690.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000512 2048 120 345 36480 3.57811 36.5995 104.663 144.893 144.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 390 0.000256 4096 60 2820 50176 19.2494 13.9283 708.492 418.234 1160.01 1160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.000512 4096 370 1290 29952 6.61712 161.757 209.312 377.73 377.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000128 1024 320 2325 140288 10.8846 6.94138 446.289 209.024 673.265 673.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000512 2048 120 345 36480 3.58051 40.1841 104.915 148.733 148.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 390 0.000256 4096 60 2820 49920 19.2271 13.9154 823.481 417.52 1274.24 1274.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.000512 4096 370 1290 29760 6.57635 187.841 208.777 403.237 403.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000128 1024 320 2325 139776 10.8682 6.84454 520.398 208.58 746.822 746.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000512 2048 120 345 36400 3.57376 42.0382 104.725 150.389 150.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 390 0.000256 4096 60 2820 49600 19.3133 13.9412 820.393 417.727 1271.48 1271.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.000512 4096 370 1290 29800 6.59654 189.076 209.048 404.762 404.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000128 1024 320 2325 139200 10.9381 6.84314 520.571 208.68 747.161 747.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000512 2048 120 345 36352 3.57786 39.2646 104.743 147.636 147.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 390 0.000256 4096 60 2820 50176 19.2762 13.9428 760.557 419.224 1213.11 1213.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.000512 4096 370 1290 29696 6.57453 172.884 208.775 388.277 388.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000128 1024 320 2325 139264 10.9476 6.82861 473.186 209.351 700.445 700.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 0.000512 2048 120 360 36544 3.58547 52.0748 104.85 160.564 160.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 390 0.000256 4096 60 2820 50560 19.2772 13.9674 574.564 419.151 1027.07 1027.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1200 0.000512 4096 370 1300 30016 6.6176 250.209 209.509 466.381 466.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1730 0.000128 1024 320 2340 141312 10.8887 6.83418 366.847 209.586 594.293 594.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000512 2048 120 360 36520 3.5799 33.6646 104.803 142.103 142.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 390 0.000256 4096 60 2820 50560 19.3564 13.9634 647.251 419.119 1099.79 1099.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.000512 4096 370 1300 30000 6.61654 148.359 209.452 364.471 364.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1730 0.000128 1024 320 2340 141120 10.9409 6.84669 411.199 209.59 638.707 638.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000512 2048 120 360 36528 3.58346 31.7588 104.937 140.335 140.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 390 0.000256 4096 60 2820 50304 19.2717 13.9555 600.978 418.826 1053.14 1053.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.000512 4096 370 1300 30000 6.61299 138.228 209.673 354.562 354.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1730 0.000128 1024 320 2340 140928 10.8962 6.89165 383.037 209.439 610.403 610.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000512 2048 120 360 36512 3.57754 32.577 104.829 141.035 141.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 390 0.000256 4096 60 2820 50400 19.3303 13.9694 612.582 418.535 1064.52 1064.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.000512 4096 370 1300 30016 6.62525 141.292 209.631 357.595 357.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000128 1024 320 2340 141120 10.9274 6.84442 390.461 209.28 617.652 617.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000512 2048 120 360 36480 3.57974 32.9302 104.767 141.329 141.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 390 0.000256 4096 60 2820 50176 19.2331 13.9306 616.341 417.889 1067.5 1067.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.000512 4096 370 1300 29952 6.6097 142.664 209.33 358.648 358.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000128 1024 320 2340 141312 10.8916 6.83219 378.269 209.629 605.757 605.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000512 2048 120 360 36504 3.584 40.4992 104.862 149.001 149.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 390 0.000256 4096 60 2820 50400 19.3523 13.9704 760.51 419.197 1213.14 1213.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.000512 4096 370 1300 29952 6.6183 174.874 209.413 390.948 391.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000128 1024 320 2340 141120 10.932 6.85155 487.178 209.585 714.68 714.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000512 2048 120 360 36432 3.58166 28.7252 104.94 137.3 137.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 390 0.000256 4096 60 2820 50112 19.2426 13.9344 527.913 418.352 979.547 979.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.000512 4096 370 1300 29808 6.60122 121.466 209.166 337.277 337.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.000128 1024 320 2340 140544 10.8608 6.836 338.486 209.053 565.365 565.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000512 2048 120 360 36480 3.58208 40.4152 104.805 148.859 148.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 390 0.000256 4096 60 2820 50240 19.2112 13.9366 726.957 417.663 1177.87 1177.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.000512 4096 370 1300 29920 6.61504 167.905 209.256 383.821 383.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000128 1024 320 2340 140800 10.9261 6.84186 464.938 209.652 692.493 692.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000512 2048 120 360 36320 3.57786 27.937 104.667 136.235 136.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 390 0.000256 4096 60 2820 49920 19.1462 13.865 508.777 416.635 958.524 958.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.000512 4096 370 1300 29760 6.59456 117.607 208.968 333.211 333.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000128 1024 320 2340 139520 10.8295 6.82458 324.259 208.187 550.232 550.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000512 2048 120 360 36480 3.58752 37.3275 104.849 145.818 145.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 390 0.000256 4096 60 2820 50304 19.2533 13.945 683.849 418.749 1135.9 1136.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.000512 4096 370 1300 29952 6.61594 157.764 209.512 373.937 373.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000128 1024 320 2340 140544 10.8964 6.82963 434.385 209.349 661.59 661.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000512 2048 120 360 36288 3.56816 26.5238 104.691 134.837 134.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 390 0.000256 4096 60 2820 49920 19.216 13.9221 487.954 417.633 938.832 938.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.000512 4096 370 1300 29760 6.60454 112.753 209.183 328.584 328.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000128 1024 320 2340 139776 10.8762 6.82435 311.066 208.625 537.525 537.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000512 2048 120 360 36400 3.5752 38.1911 104.644 146.466 146.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 390 0.000256 4096 60 2820 50400 19.3929 13.9886 716.615 419.034 1169.14 1169.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.000512 4096 370 1300 29900 6.60966 164.643 209.255 380.553 380.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000128 1024 320 2340 140800 10.9727 6.84851 457.306 209.578 684.839 684.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000512 2048 120 360 36200 3.55949 27.1643 104.383 135.16 135.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 390 0.000256 4096 60 2820 49600 19.3196 13.945 498.761 417.43 949.558 949.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.000512 4096 370 1300 29800 6.61299 115.912 209.251 331.819 331.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000128 1024 320 2340 139200 10.949 6.84112 319.701 208.532 546.152 546.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000512 2048 120 360 36400 3.56304 47.53 104.766 155.913 155.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 390 0.000256 4096 60 2820 50176 19.2825 13.9473 913.627 419.186 1366.15 1366.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.000512 4096 370 1300 29904 6.61008 210.234 209.508 426.394 426.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000128 1024 320 2340 140672 10.9013 6.8351 582.338 209.525 809.731 809.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000512 2048 120 360 36288 3.57171 30.7612 104.751 139.135 139.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 390 0.000256 4096 60 2820 49280 19.0976 13.8552 588.066 414.913 1036.04 1036.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.000512 4096 370 1300 29792 6.61139 137.586 209.473 353.712 353.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000128 1024 320 2340 139776 10.9386 6.83008 377.584 209.639 605.121 605.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000512 2048 120 360 36360 3.5729 46.2448 104.588 154.46 154.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 390 0.000256 4096 60 2820 49920 19.3195 13.951 871.384 417.835 1322.59 1322.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.000512 4096 370 1300 29880 6.61504 201.61 209.244 417.515 417.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000128 1024 320 2340 140160 10.8938 6.84278 555.668 208.842 782.381 782.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000512 2048 120 360 36240 3.57101 31.4163 104.666 139.708 139.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 390 0.000256 4096 60 2820 49920 19.3042 13.9551 592.21 418.785 1044.35 1044.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.000512 4096 370 1300 29760 6.61504 136.355 209.394 352.405 352.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000128 1024 320 2340 140160 10.9013 6.83898 376.944 209.156 603.975 604.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000512 2048 120 360 36352 3.57498 45.2666 104.588 153.485 153.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 390 0.000256 4096 60 2820 50176 19.2397 13.9337 850.673 418.248 1302.2 1302.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.000512 4096 370 1300 29824 6.59312 195.292 208.987 410.916 410.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000128 1024 320 2340 140288 10.8824 6.8343 538.337 209.013 765.205 765.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000512 2048 120 360 36096 3.5576 30.8701 104.243 138.724 138.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 390 0.000256 4096 60 2820 50176 19.2638 13.9469 576.237 418.907 1028.47 1028.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.000512 4096 370 1300 29696 6.60227 131.414 208.981 347.041 347.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000128 1024 320 2340 139264 10.9427 6.83418 360.749 209.195 587.852 587.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000512 2048 120 360 36288 3.57498 39.9872 104.592 148.207 148.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 390 0.000256 4096 60 2820 49920 19.2308 13.9176 741.359 417.196 1191.81 1191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.000512 4096 370 1300 29760 6.60208 171.016 208.994 386.657 386.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000128 1024 320 2340 139776 10.877 6.83008 467.356 208.424 693.625 693.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000512 2048 120 360 36096 3.57216 27.8958 104.69 136.215 136.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 390 0.000256 4096 60 2820 49152 19.0993 13.8138 511.639 414.499 959.156 959.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.000512 4096 370 1300 29568 6.59456 118.899 209.183 334.721 334.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000128 1024 320 2340 138240 10.7716 6.92758 327.494 206.82 552.14 552.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000512 2048 120 360 36200 3.56493 41.6133 104.476 149.706 149.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 390 0.000256 4096 60 2820 49600 19.3129 13.9416 757.331 417.811 1208.5 1208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.000512 4096 370 1300 29800 6.61344 176.158 209.483 392.298 392.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000128 1024 320 2340 139200 10.9503 6.84352 487.923 208.722 714.569 714.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000512 2048 120 360 36000 3.5615 30.0019 104.381 137.996 138.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 390 0.000256 4096 60 2820 48000 19.211 13.8351 517.87 414.198 965.217 965.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.000512 4096 370 1300 29600 6.60637 124.023 209.247 339.92 339.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000128 1024 320 2340 137600 10.813 6.80845 346.153 206.648 570.554 570.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.000512 2048 120 360 36544 3.58605 30.6854 104.854 139.176 139.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 390 0.000256 4096 60 2808 50816 19.2573 13.994 570.664 419.092 1023.11 1023.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.000512 4096 370 1296 30048 6.62518 132.258 209.536 348.461 348.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1730 0.000128 1024 320 2328 141312 10.8894 6.8304 360.173 209.589 587.615 587.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000512 2048 120 360 36520 3.58019 31.5638 104.796 139.995 140.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 390 0.000256 4096 60 2808 50720 19.3453 13.9801 601.678 419.095 1054.2 1054.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.000512 4096 370 1296 30040 6.62906 137.322 209.508 353.502 353.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1730 0.000128 1024 320 2328 141440 10.9368 6.84646 382.342 209.58 609.838 609.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000512 2048 120 360 36528 3.58141 31.272 104.848 139.755 139.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 390 0.000256 4096 60 2808 50688 19.2363 13.9488 594.228 418.669 1046.18 1046.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.000512 4096 370 1296 30048 6.61629 136.145 209.618 352.423 352.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.000128 1024 320 2328 140928 10.8837 6.83894 376.718 209.262 603.836 603.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000512 2048 120 360 36480 3.58954 20.7946 104.849 129.286 129.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 390 0.000256 4096 60 2808 50688 19.2003 13.9389 381.296 418.748 833.289 833.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.000512 4096 370 1296 29952 6.61123 87.3103 209.361 303.327 303.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1730 0.000128 1024 320 2328 140544 10.8887 6.82787 242.207 209.338 469.388 469.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000512 2048 120 360 36512 3.58397 36.3794 104.813 144.826 144.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 390 0.000256 4096 60 2808 50624 19.3025 13.9661 687.668 418.473 1139.51 1139.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.000512 4096 370 1296 30016 6.62208 157.588 209.648 373.902 373.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000128 1024 320 2328 141120 10.9098 6.8425 434.677 209.274 661.832 661.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000512 2048 120 360 36400 3.5783 23.6963 104.672 131.998 132.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 390 0.000256 4096 60 2808 50624 19.2474 13.9617 435.051 418.799 887.163 887.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.000512 4096 370 1296 29904 6.61197 100.192 209.176 316.022 316.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1730 0.000128 1024 320 2328 140672 10.9061 6.85414 275.525 209.529 502.946 503.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000512 2048 120 360 36480 3.58243 35.3014 104.853 143.792 143.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 390 0.000256 4096 60 2808 50432 19.2179 13.9212 661.408 418.245 1112.89 1112.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.000512 4096 370 1296 30016 6.62938 152.416 209.714 368.802 368.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000128 1024 320 2328 141312 10.9023 6.84032 403.57 209.811 631.253 631.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000512 2048 120 360 36352 3.57302 24.146 104.597 132.37 132.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 390 0.000256 4096 60 2808 50176 19.2411 13.9281 438.832 418.248 890.353 890.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.000512 4096 370 1296 29952 6.6263 101.981 209.543 318.195 318.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.000128 1024 320 2328 140288 10.8892 6.83213 261.124 209.048 488.02 488.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000512 2048 120 360 36504 3.58595 38.9383 104.851 147.427 147.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 390 0.000256 4096 60 2808 50688 19.327 13.9821 727.969 419.138 1180.52 1180.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.000512 4096 370 1296 30024 6.62221 167.057 209.623 383.348 383.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000128 1024 320 2328 141120 10.9373 6.84237 462.648 209.55 690.11 690.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000512 2048 120 360 36432 3.57946 27.7405 104.821 136.194 136.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 390 0.000256 4096 60 2808 50112 19.2224 13.9412 505.098 417.87 956.235 956.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.000512 4096 370 1296 29952 6.61712 117.231 209.566 333.458 333.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000128 1024 320 2328 140544 10.8481 6.83514 324.219 208.827 550.863 550.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000512 2048 120 360 36480 3.58096 37.6218 104.795 146.052 146.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 390 0.000256 4096 60 2808 50240 19.2035 13.9324 683.652 417.578 1134.47 1134.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.000512 4096 370 1296 30000 6.62003 158.444 209.516 374.624 374.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000128 1024 320 2328 141440 10.8997 6.84787 439.03 209.62 666.538 666.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000512 2048 120 360 36320 3.57062 26.7836 104.692 135.099 135.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 390 0.000256 4096 60 2808 49920 19.1441 13.872 490.042 416.736 939.898 939.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.000512 4096 370 1296 29920 6.62438 114.228 209.733 330.627 330.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000128 1024 320 2328 139520 10.8287 6.81702 312.115 208.239 538.134 538.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000512 2048 120 360 36480 3.57574 45.9386 104.848 154.416 154.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 390 0.000256 4096 60 2808 50688 19.1897 13.9331 888.4 418.716 1340.34 1340.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.000512 4096 370 1296 29952 6.61741 202.765 209.346 418.771 418.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000128 1024 320 2328 140544 10.8857 6.82672 564.043 209.314 791.206 791.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000512 2048 120 360 36288 3.57171 29.7554 104.569 137.949 138.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 390 0.000256 4096 60 2808 49920 19.2195 13.9223 560.317 417.108 1010.67 1010.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.000512 4096 370 1296 29760 6.59222 129.66 208.793 345.094 345.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000128 1024 320 2328 139776 10.8769 6.83046 357.712 208.751 584.305 584.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000512 2048 120 360 36400 3.56995 46.0554 104.665 154.343 154.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 390 0.000256 4096 60 2808 50400 19.3802 13.9807 871.245 419.092 1323.8 1323.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.000512 4096 370 1296 29900 6.61616 199.838 209.133 415.627 415.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000128 1024 320 2328 140800 10.9622 7.03693 553.541 209.673 781.341 781.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000512 2048 120 360 36200 3.56982 31.1095 104.376 139.107 139.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 390 0.000256 4096 60 2808 49600 19.3077 13.9418 582.452 417.4 1033.2 1033.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.000512 4096 370 1296 29800 6.60794 135.715 209.23 351.596 351.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000128 1024 320 2328 139200 10.9499 6.84106 371.029 208.522 597.475 597.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000512 2048 120 360 36400 3.57171 44.3324 104.778 152.734 152.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 390 0.000256 4096 60 2808 50624 19.2618 13.9523 857.755 419.233 1310.31 1310.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.000512 4096 370 1296 29904 6.61299 196.329 209.388 412.372 412.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000128 1024 320 2328 140672 10.9034 6.83917 540.566 209.619 768.057 768.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000512 2048 120 360 36288 3.57267 29.6507 104.765 138.04 138.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 390 0.000256 4096 60 2808 49280 19.1075 13.8166 552.809 414.971 1000.81 1000.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.000512 4096 370 1296 29792 6.61142 129.104 209.358 345.115 345.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000128 1024 320 2328 139776 10.9443 6.83622 357.05 209.672 584.635 584.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000512 2048 120 360 36360 3.56954 41.4814 104.67 149.773 149.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 390 0.000256 4096 60 2808 50400 19.2778 13.9567 826.742 418.157 1278.24 1278.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.000512 4096 370 1296 29880 6.61312 189.296 209.267 405.221 405.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000128 1024 320 2328 140160 10.9096 6.8489 526.247 208.995 753.134 753.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000512 2048 120 360 36240 3.56934 29.1429 104.609 137.374 137.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 390 0.000256 4096 60 2808 49920 19.297 13.9589 530.382 418.554 982.299 982.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.000512 4096 370 1296 29760 6.61094 122.386 209.136 338.179 338.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000128 1024 320 2328 140160 10.9 6.84032 340.569 209.042 567.48 567.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000512 2048 120 360 36352 3.57136 40.2149 104.582 148.421 148.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 390 0.000256 4096 60 2808 50176 19.2422 13.9341 787.55 418.192 1239.02 1239.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.000512 4096 370 1296 29952 6.62704 181.838 209.519 398.028 398.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000128 1024 320 2328 140288 10.8835 6.83174 503.146 209.004 729.996 730.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000512 2048 120 360 36096 3.56147 28.5321 104.226 136.372 136.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 390 0.000256 4096 60 2808 50176 19.2649 13.9405 532.16 418.821 984.289 984.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.000512 4096 370 1296 29696 6.59766 121.579 208.802 337.019 337.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000128 1024 320 2328 139264 10.9385 6.82598 336.298 209.154 563.349 563.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.000512 2048 120 350 36608 3.58067 33.0827 104.916 141.636 141.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 390 0.000256 4096 60 2825 50432 19.2756 13.95 643.141 419.397 1095.87 1095.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.000512 4096 370 1300 30016 6.62102 149.012 209.656 365.334 365.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1730 0.000128 1024 320 2325 141312 10.8793 6.83418 405.948 209.737 633.534 633.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000512 2048 120 350 36600 3.58717 29.5646 104.812 138.016 138.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 390 0.000256 4096 60 2825 50400 19.3912 13.977 580.163 419.03 1032.67 1032.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.000512 4096 370 1300 30000 6.61706 132.249 209.408 348.316 348.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1730 0.000128 1024 320 2325 141440 10.9314 6.84237 366.407 209.546 593.859 593.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 0.000512 2048 120 350 36560 3.58195 19.5072 104.852 127.995 128.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 390 0.000256 4096 60 2825 49920 19.2451 13.9305 370.947 417.692 821.921 822.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.000512 4096 370 1300 29920 6.61299 85.5511 209.306 301.515 301.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1730 0.000128 1024 320 2325 141440 10.9034 6.84189 237.067 209.684 464.63 464.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000512 2048 120 350 36576 3.58093 31.7727 104.781 140.19 140.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 390 0.000256 4096 60 2825 50304 19.2737 13.9519 615.451 418.425 1067.21 1067.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.000512 4096 370 1300 30000 6.61738 140.904 209.466 357.035 357.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.000128 1024 320 2325 140928 10.8903 6.85152 388.176 209.257 615.312 615.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000512 2048 120 350 36480 3.57376 21.1931 104.674 129.496 129.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 390 0.000256 4096 60 2825 50304 19.2377 13.9379 396.021 418.752 848.057 848.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.000512 4096 370 1300 29952 6.61504 90.8291 209.507 306.997 307.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1730 0.000128 1024 320 2325 140544 10.9112 6.83184 250.282 209.338 477.496 477.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000512 2048 120 350 36568 3.58051 34.1264 104.796 142.555 142.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 390 0.000256 4096 60 2825 50176 19.3366 13.9662 660.577 418.532 1112.52 1112.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.000512 4096 370 1300 30016 6.61094 152.371 209.635 368.66 368.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000128 1024 320 2325 141120 10.9152 6.86899 416.113 209.272 643.303 643.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000512 2048 120 350 36512 3.57786 22.3672 104.893 130.891 130.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 390 0.000256 4096 60 2825 50176 19.2786 13.9583 417.765 419.215 870.317 870.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.000512 4096 370 1300 29904 6.61757 96.8397 209.531 313.03 313.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1730 0.000128 1024 320 2325 140672 10.8958 6.83808 264.025 209.55 491.441 491.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000512 2048 120 350 36544 3.58122 35.328 104.757 143.72 143.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 390 0.000256 4096 60 2825 50176 19.2457 13.9289 684.464 417.912 1135.66 1135.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.000512 4096 370 1300 29952 6.61107 157.497 209.353 373.505 373.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000128 1024 320 2325 141312 10.8883 6.83418 423.578 209.639 651.071 651.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000512 2048 120 350 36480 3.57581 24.0394 104.754 132.422 132.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 390 0.000256 4096 60 2825 50176 19.2513 13.9347 456.251 418.228 907.769 907.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.000512 4096 370 1300 29824 6.59677 104.996 208.995 320.631 320.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.000128 1024 320 2325 140288 10.8786 6.83411 271.263 209.035 498.142 498.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000512 2048 120 350 36576 3.58944 38.7607 104.961 147.366 147.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 390 0.000256 4096 60 2825 50400 19.3526 13.9761 726.484 419.527 1179.45 1179.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.000512 4096 370 1300 29952 6.61581 166.883 209.583 383.125 383.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000128 1024 320 2325 141120 10.9249 6.84442 460.296 209.76 687.962 688.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000512 2048 120 350 36432 3.57581 27.4822 104.756 135.87 135.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 390 0.000256 4096 60 2825 50112 19.2536 13.9385 520.692 418.32 972.309 972.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.000512 4096 370 1300 29808 6.60275 119.695 209.19 335.532 335.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000128 1024 320 2325 140544 10.8501 6.83622 331.101 209.055 557.969 558.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000512 2048 120 350 36560 3.58214 37.0995 104.838 145.575 145.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 390 0.000256 4096 60 2825 49920 19.2354 13.9284 701.811 417.84 1152.92 1153.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.000512 4096 370 1300 29920 6.61491 162.273 209.25 378.182 378.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000128 1024 320 2325 141440 10.8955 6.84442 449.395 209.646 676.911 677.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000512 2048 120 350 36480 3.58611 26.2492 104.829 134.715 134.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 390 0.000256 4096 60 2825 49280 19.1774 13.8568 490.809 416.286 940.233 940.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.000512 4096 370 1300 29760 6.59261 114.128 208.792 329.559 329.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000128 1024 320 2325 139520 10.8367 6.82189 312.638 208.011 538.44 538.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000512 2048 120 350 36480 3.57786 44.2851 104.744 152.66 152.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 390 0.000256 4096 60 2825 50304 19.2329 13.9396 865.698 419.05 1318.02 1318.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.000512 4096 370 1300 29952 6.61546 198.787 209.656 415.102 415.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000128 1024 320 2325 140544 10.9007 6.83043 545.32 209.483 772.66 772.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000512 2048 120 350 36288 3.56611 28.9275 104.4 136.948 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 390 0.000256 4096 60 2825 49920 19.2147 13.9203 576.146 417.166 1026.55 1026.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.000512 4096 370 1300 29760 6.6048 132.723 208.972 348.343 348.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000128 1024 320 2325 139776 10.8687 6.82598 362.351 208.406 588.586 588.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000512 2048 120 350 36500 3.57581 44.8046 105.759 154.192 154.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 390 0.000256 4096 60 2825 50400 19.3784 13.9899 869.821 423.135 1326.42 1326.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.000512 4096 370 1300 29900 6.61222 198.528 211.289 416.47 416.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000128 1024 320 2325 140800 10.9661 6.84576 544.129 211.513 773.582 773.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000512 2048 120 350 36400 3.57603 30.8845 104.81 139.326 139.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 390 0.000256 4096 60 2825 49600 19.3142 13.9381 578.959 417.722 1030.04 1030.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.000512 4096 370 1300 29800 6.6153 134.068 209.403 350.129 350.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000128 1024 320 2325 139200 10.9539 6.84221 361.271 208.675 587.87 587.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000512 2048 120 350 36512 3.57786 41.9737 104.895 150.501 150.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 390 0.000256 4096 60 2825 50176 19.2868 13.9571 837.654 419.282 1290.28 1290.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.000512 4096 370 1300 29904 6.61894 192.314 209.54 408.516 408.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000128 1024 320 2325 140672 10.8974 6.83776 529.827 209.576 757.27 757.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000512 2048 120 350 36288 3.56557 28.0677 104.497 136.183 136.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 390 0.000256 4096 60 2825 49280 19.1065 13.8239 541.762 414.668 989.464 989.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.000512 4096 370 1300 29792 6.62323 125.849 209.335 341.849 341.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000128 1024 320 2325 139776 10.9262 6.83622 346.606 209.5 573.998 574.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000512 2048 120 350 36480 3.57846 39.6666 104.81 148.11 148.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 390 0.000256 4096 60 2825 49920 19.3128 13.9428 806.698 418.371 1258.43 1258.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.000512 4096 370 1300 29880 6.61302 185.577 209.437 401.67 401.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000128 1024 320 2325 140160 10.9122 6.84611 512.237 208.998 739.126 739.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000512 2048 120 350 36240 3.56352 28.2653 104.427 136.308 136.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 390 0.000256 4096 60 2825 49920 19.2821 13.9454 534.715 418.56 986.606 986.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.000512 4096 370 1300 29760 6.61494 122.426 209.282 338.366 338.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000128 1024 320 2325 140160 10.8983 6.83994 339.756 209.042 566.668 566.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000512 2048 120 350 36480 3.5807 40.3253 104.745 148.704 148.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 390 0.000256 4096 60 2825 50176 19.2457 13.9444 776.751 418.197 1228.24 1228.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.000512 4096 370 1300 29824 6.60275 177.458 208.977 393.084 393.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000128 1024 320 2325 140288 10.8895 6.83629 489.514 209.012 716.381 716.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000512 2048 120 350 36352 3.57942 28.1293 104.772 136.533 136.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 390 0.000256 4096 60 2825 50176 19.2776 13.9402 551.69 418.971 1003.98 1004.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.000512 4096 370 1300 29696 6.6007 126.063 209.025 341.73 341.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000128 1024 320 2325 139264 10.9483 6.83418 341.893 209.234 569.039 569.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 0.000512 2048 120 352 36608 3.5881 29.628 104.858 138.127 138.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 390 0.000256 4096 60 2816 50304 19.2755 13.9491 561.345 418.995 1013.67 1013.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.000512 4096 370 1312 29952 6.62938 131.852 209.562 348.085 348.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1730 0.000128 1024 320 2336 141312 10.8704 6.83722 358.569 209.538 585.949 586.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 0.000512 2048 120 352 36544 3.58304 48.7816 104.896 157.311 157.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 390 0.000256 4096 60 2816 49920 19.2541 13.9242 358.59 418.284 810.161 810.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1200 0.000512 4096 370 1312 29888 6.6089 239.327 209.636 455.615 455.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1730 0.000128 1024 320 2336 141312 10.8936 6.83002 232.021 209.832 459.705 459.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000512 2048 120 352 36600 3.5905 30.0269 104.939 138.61 138.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 390 0.000256 4096 60 2816 50240 19.3923 13.9715 572.517 419.378 1025.37 1025.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.000512 4096 370 1312 29920 6.6272 132.829 209.604 349.105 349.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1730 0.000128 1024 320 2336 141440 10.9272 6.85088 366.603 209.722 594.236 594.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.000512 2048 120 352 36560 3.59078 19.9408 104.964 128.549 128.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 390 0.000256 4096 60 2816 49920 19.2268 13.9336 365.069 417.983 816.314 816.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.000512 4096 370 1312 29840 6.61718 85.2179 209.437 301.316 301.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1730 0.000128 1024 320 2336 141440 10.9016 6.84166 236.62 209.828 464.319 464.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000512 2048 120 352 36576 3.58838 33.5158 104.832 141.989 142.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 390 0.000256 4096 60 2816 50112 19.2672 13.9534 619.372 418.486 1071.18 1071.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.000512 4096 370 1312 29904 6.61914 144.309 209.431 360.406 360.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.000128 1024 320 2336 140928 10.892 6.83786 393.962 209.26 621.088 621.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000512 2048 120 352 36480 3.57805 20.8286 104.808 129.267 129.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 390 0.000256 4096 60 2816 49920 19.2737 13.9374 396.886 419.145 849.342 849.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.000512 4096 370 1312 29856 6.61558 92.5095 209.634 308.801 308.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1730 0.000128 1024 320 2336 140544 10.8936 6.9783 255.26 209.531 482.791 482.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000512 2048 120 352 36568 3.57734 31.6187 104.829 140.077 140.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 390 0.000256 4096 60 2816 50176 19.3215 13.9663 611.25 418.515 1063.16 1063.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.000512 4096 370 1312 29904 6.62246 142.202 209.469 358.335 358.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000128 1024 320 2336 141120 10.9112 6.84816 392.555 209.269 619.715 619.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000512 2048 120 352 36512 3.58003 20.7278 104.933 129.294 129.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 390 0.000256 4096 60 2816 50176 19.2738 13.9552 391.168 419.234 843.733 843.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.000512 4096 370 1312 29792 6.60563 91.5904 209.378 307.617 307.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.000128 1024 320 2336 140672 10.9087 6.90906 249.646 209.557 477.148 477.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000512 2048 120 352 36456 3.57798 17.9075 104.908 126.444 126.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 390 0.000256 4096 60 2816 49728 19.3921 13.9772 319.844 419.441 772.76 772.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.000512 4096 370 1312 29736 6.61043 75.6615 209.331 291.646 291.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1730 0.000128 1024 320 2336 141120 10.9195 6.84221 206.588 209.579 434.055 434.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000512 2048 120 352 36544 3.58141 33.3455 104.895 141.877 141.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 390 0.000256 4096 60 2816 49920 19.2467 13.9182 613.804 418.284 1065.36 1065.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.000512 4096 370 1312 29888 6.6143 143.946 209.63 360.232 360.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000128 1024 320 2336 141312 10.8918 6.83235 384.888 209.829 612.57 612.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000512 2048 120 352 36480 3.5799 22.7861 104.867 131.287 131.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 390 0.000256 4096 60 2816 49664 19.2851 13.9325 416.484 418.564 868.37 868.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.000512 4096 370 1312 29824 6.6103 98.3046 209.588 314.546 314.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000128 1024 320 2336 140288 10.8818 6.83075 247.49 209.188 474.525 474.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000512 2048 120 352 36288 3.56269 19.1555 104.465 127.238 127.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 390 0.000256 4096 60 2816 49152 19.2799 13.9182 342.08 417.274 792.655 792.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.000512 4096 370 1312 29760 6.60973 81.6415 209.47 297.765 297.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.000128 1024 320 2336 139776 10.855 6.85094 206.918 208.472 433.225 433.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000512 2048 120 352 36576 3.59014 44.9602 104.987 153.593 153.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 390 0.000256 4096 60 2816 50112 19.3794 13.9776 883.646 419.49 1336.6 1336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.000512 4096 370 1312 29880 6.6176 205.842 209.612 422.117 422.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000128 1024 320 2336 141120 10.9232 6.84576 569.851 209.736 797.484 797.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000512 2048 120 352 36432 3.58029 29.1243 104.71 137.468 137.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 390 0.000256 4096 60 2816 49536 19.2944 13.9423 553.452 417.979 1004.77 1004.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.000512 4096 370 1312 29808 6.61504 129.372 209.438 345.469 345.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000128 1024 320 2336 140544 10.8543 6.83414 357.818 208.878 584.514 584.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000512 2048 120 352 36288 3.56717 24.7767 104.581 132.977 133.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 390 0.000256 4096 60 2816 49248 19.3891 13.9592 450.166 418.676 902.293 902.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.000512 4096 370 1312 29592 6.58794 106.068 208.847 321.546 321.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000128 1024 320 2336 139968 10.9477 6.84509 295.982 209.173 523.076 523.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000512 2048 120 352 36560 3.5887 43.5787 104.963 152.185 152.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 390 0.000256 4096 60 2816 49920 19.2375 13.9412 822.993 417.977 1274.25 1274.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.000512 4096 370 1312 29840 6.61299 191.921 209.449 408.027 408.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000128 1024 320 2336 141440 10.8965 6.84237 528.906 209.826 756.599 756.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000512 2048 120 352 36480 3.58656 29.9356 104.878 138.452 138.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 390 0.000256 4096 60 2816 49280 19.2021 13.865 550.271 416.346 999.786 999.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.000512 4096 370 1312 29760 6.61283 129.286 209.267 345.208 345.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000128 1024 320 2336 139520 10.829 6.81981 349.775 208.041 575.592 575.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000512 2048 120 352 36240 3.56515 23.7752 104.544 131.937 131.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 390 0.000256 4096 60 2816 49920 19.281 13.953 467.581 418.895 919.812 919.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.000512 4096 370 1312 29520 6.56179 107.424 208.601 322.628 322.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000128 1024 320 2336 140160 10.9005 6.8431 295.607 209.215 522.697 522.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000512 2048 120 352 36480 3.5823 38.5953 104.702 146.934 146.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 390 0.000256 4096 60 2816 49920 19.2728 13.9391 777.298 418.749 1229.36 1229.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.000512 4096 370 1312 29856 6.6089 181.657 209.442 397.751 397.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000128 1024 320 2336 140544 10.8942 6.82723 500.578 209.327 727.758 727.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000512 2048 120 352 36288 3.56352 27.0269 104.544 135.188 135.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 390 0.000256 4096 60 2816 49152 19.2934 13.9172 496.683 417.6 947.595 947.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.000512 4096 370 1312 29760 6.60371 117.872 209.631 334.148 334.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000128 1024 320 2336 139776 10.8694 6.83008 323.068 208.625 549.52 549.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000512 2048 120 352 36288 3.5799 24.7046 104.719 133.058 133.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 390 0.000256 4096 60 2816 48384 19.2288 13.8498 428.21 415.718 877.108 877.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.000512 4096 370 1312 29664 6.61709 103.135 209.465 319.26 319.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000128 1024 320 2336 138240 10.8395 6.81987 278.711 207.559 504.057 504.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000512 2048 120 352 36500 3.57888 40.7183 104.852 149.204 149.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 390 0.000256 4096 60 2816 50000 19.4191 13.9884 770.931 419.376 1223.82 1223.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.000512 4096 370 1312 29800 6.61299 178.647 209.33 394.632 394.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000128 1024 320 2336 140800 10.9574 6.84627 493.71 209.636 721.284 721.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000512 2048 120 352 36400 3.5839 27.9757 104.769 136.381 136.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 390 0.000256 4096 60 2816 49600 19.3128 13.9531 532.419 417.418 983.207 983.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.000512 4096 370 1312 29600 6.57539 123.569 208.623 338.81 338.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000128 1024 320 2336 139200 10.9575 6.84442 338.26 208.525 564.715 564.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000512 2048 120 352 36300 3.58541 24.7376 104.858 133.235 133.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 390 0.000256 4096 60 2816 48000 19.318 13.8384 427.084 414.008 874.355 874.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.000512 4096 370 1312 29400 6.55606 102.802 208.257 317.66 317.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000128 1024 320 2336 136800 10.8868 6.82598 277.906 206.695 502.448 502.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000512 2048 120 352 36512 3.57645 38.4573 104.934 147.018 147.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 390 0.000256 4096 60 2816 50176 19.2912 13.9509 752.333 419.227 1204.9 1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.000512 4096 370 1312 29792 6.60973 173.832 209.379 389.864 389.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000128 1024 320 2336 140672 10.9046 6.83827 477.016 209.542 704.429 704.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000512 2048 120 352 36288 3.56928 27.4287 104.611 135.663 135.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 390 0.000256 4096 60 2816 49280 19.0995 13.8195 516.449 414.936 964.4 964.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.000512 4096 370 1312 29568 6.57613 120.977 208.727 336.321 336.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000128 1024 320 2336 139776 10.9334 6.83219 330.881 209.652 558.424 558.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000512 2048 120 352 36288 3.57789 23.5576 104.829 132.018 132.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 390 0.000256 4096 60 2816 48384 19.1573 13.8007 416.759 412.808 862.629 862.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.000512 4096 370 1312 29568 6.61456 100.115 209.16 315.934 315.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000128 1024 320 2336 139776 10.963 6.84032 274.275 209.645 501.855 501.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000512 2048 120 352 36480 3.57978 39.5356 104.848 148.015 148.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 390 0.000256 4096 60 2816 49920 19.3032 13.9475 734.495 418.134 1185.99 1186.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.000512 4096 370 1312 29760 6.60672 171.858 209.199 387.707 387.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000128 1024 320 2336 140160 10.8991 6.84579 461.969 208.99 688.839 688.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000512 2048 120 352 36240 3.56394 27.5473 104.53 135.694 135.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 390 0.000256 4096 60 2816 49920 19.2917 13.9585 526.091 418.836 978.275 978.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.000512 4096 370 1312 29520 6.56579 121.867 208.58 337.055 337.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000128 1024 320 2336 140160 10.8948 6.84032 336.024 209.18 563.067 563.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000512 2048 120 352 36000 3.55107 23.9657 104.226 131.792 131.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 390 0.000256 4096 60 2816 48960 19.458 13.9817 427.957 419.538 881.037 881.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.000512 4096 370 1312 29520 6.60685 100.335 209.255 316.24 316.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000128 1024 320 2336 138240 11.0245 6.8448 274.091 209.377 501.465 501.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000512 2048 120 352 36480 3.58573 38.5617 104.892 147.092 147.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 390 0.000256 4096 60 2816 49664 19.2828 13.9265 733.849 418.622 1185.78 1185.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.000512 4096 370 1312 29824 6.61622 171.725 209.638 388.021 388.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000128 1024 320 2336 140288 10.902 7.07376 471.872 209.23 699.203 699.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000512 2048 120 352 36352 3.5799 28.1313 104.794 136.558 136.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 390 0.000256 4096 60 2816 49152 19.3527 13.9602 492.351 418.922 944.689 944.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.000512 4096 370 1312 29696 6.61299 115.304 209.436 331.397 331.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000128 1024 320 2336 139264 10.9509 6.8296 317.677 209.199 544.789 544.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000512 2048 120 352 36096 3.56749 24.1009 104.445 132.164 132.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 390 0.000256 4096 60 2816 47616 19.2246 13.8117 438.058 414.107 885.303 885.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.000512 4096 370 1312 29568 6.61299 105.91 209.426 321.991 322.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000128 1024 320 2336 138240 10.7782 6.80349 283.398 206.627 507.739 507.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000512 2048 120 360 36544 3.57648 31.0077 104.928 139.564 139.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 390 0.000256 4096 60 2840 50176 19.283 13.9513 574.9 419.394 1027.63 1027.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.000512 4096 370 1320 29888 6.6337 134.334 209.718 350.728 350.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1730 0.000128 1024 320 2360 141312 10.8724 6.86627 367.986 209.737 595.592 595.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 0.000512 2048 120 360 36480 3.584 49.398 104.766 157.8 157.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 390 0.000256 4096 60 2840 49920 19.258 13.9319 365.4 417.885 816.578 816.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1200 0.000512 4096 370 1320 29824 6.6248 247.159 209.392 463.22 463.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1730 0.000128 1024 320 2360 141312 10.8867 6.83222 237.051 209.663 464.563 464.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000512 2048 120 360 36520 3.5823 33.7141 104.896 142.246 142.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 390 0.000256 4096 60 2840 50240 19.3577 13.9858 652.688 419.497 1105.63 1105.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.000512 4096 370 1320 29880 6.6255 152.736 209.802 369.209 369.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1730 0.000128 1024 320 2360 141120 10.9474 6.84006 415.309 209.804 643.032 643.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000512 2048 120 360 36480 3.58093 22.636 104.803 131.073 131.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 390 0.000256 4096 60 2840 49920 19.2319 13.9408 415.325 417.626 866.227 866.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.000512 4096 370 1320 29840 6.62118 96.7271 209.562 312.953 313.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1730 0.000128 1024 320 2360 140800 10.9317 6.83862 266.929 209.657 494.486 494.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 0.000512 2048 120 360 36360 3.5656 18.8249 104.588 127.032 127.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 390 0.000256 4096 60 2840 49920 19.3069 13.9572 341.051 417.816 792.235 792.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.000512 4096 370 1320 29760 6.61914 79.0692 209.337 295.067 295.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1730 0.000128 1024 320 2360 140160 10.8997 6.84589 218.474 208.843 445.193 445.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000512 2048 120 360 36528 3.58234 32.1417 104.939 140.714 140.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 390 0.000256 4096 60 2840 50112 19.2676 13.9553 601.671 418.842 1053.84 1053.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.000512 4096 370 1320 29856 6.61914 139.428 209.832 355.926 355.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.000128 1024 320 2360 140928 10.9046 6.83933 385.276 209.44 612.59 612.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000512 2048 120 360 36480 3.58627 20.949 104.852 129.44 129.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 390 0.000256 4096 60 2840 49920 19.2704 13.9366 395.133 418.918 847.363 847.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.000512 4096 370 1320 29760 6.61245 91.5849 209.22 307.46 307.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1730 0.000128 1024 320 2360 140544 10.9047 6.83213 252.009 209.335 479.206 479.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000512 2048 120 360 36432 3.584 17.4396 104.852 125.927 125.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 390 0.000256 4096 60 2840 49536 19.2942 13.939 321.299 417.986 772.619 772.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.000512 4096 370 1320 29664 6.59421 75.0415 208.967 290.647 290.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1730 0.000128 1024 320 2360 140544 10.8597 6.83792 208.174 208.891 434.89 435.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000512 2048 120 360 36512 3.57914 43.3644 104.916 151.915 151.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 390 0.000256 4096 60 2840 49952 19.3508 13.9662 855.071 418.896 1307.39 1307.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.000512 4096 370 1320 29848 6.61968 199.241 209.664 415.569 415.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000128 1024 320 2360 140672 10.9466 6.85366 558.571 209.642 786.148 786.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000512 2048 120 360 36400 3.57344 27.7463 104.674 136.047 136.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 390 0.000256 4096 60 2840 49728 19.314 13.9555 540.304 418.805 992.483 992.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.000512 4096 370 1320 29792 6.61482 126.654 209.469 342.784 342.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.000128 1024 320 2360 140672 10.9096 6.83344 349.366 209.34 576.577 576.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000512 2048 120 360 36288 3.57005 23.638 104.542 131.804 131.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 390 0.000256 4096 60 2840 49728 19.3845 13.975 439.429 419.217 892.108 892.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.000512 4096 370 1320 29736 6.61469 102.963 209.503 319.124 319.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1730 0.000128 1024 320 2360 139776 10.9854 6.84256 283.054 209.458 510.472 510.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000512 2048 120 360 36480 3.584 41.9242 104.839 150.399 150.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 390 0.000256 4096 60 2840 49920 19.2253 13.9202 800.111 418.184 1251.55 1251.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.000512 4096 370 1320 29824 6.61859 186.282 209.547 402.49 402.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000128 1024 320 2360 141312 10.8884 6.83622 514.914 209.778 742.546 742.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000512 2048 120 360 36352 3.57501 27.4534 104.591 135.675 135.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 390 0.000256 4096 60 2840 49664 19.2821 13.9284 508.891 418.23 960.435 960.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.000512 4096 370 1320 29696 6.61274 118.896 209.05 334.602 334.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000128 1024 320 2360 140288 10.8849 6.82918 315.221 209.029 542.097 542.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000512 2048 120 360 36288 3.57376 22.6202 104.567 130.815 130.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 390 0.000256 4096 60 2840 49152 19.2823 13.916 408.28 417.088 858.672 858.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.000512 4096 370 1320 29568 6.58432 96.0922 208.652 311.371 311.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.000128 1024 320 2360 139776 10.8684 6.82803 257.239 208.381 483.445 483.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000512 2048 120 360 36504 3.58202 41.9738 104.852 150.462 150.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 390 0.000256 4096 60 2840 50112 19.3743 13.9714 824.096 419.163 1276.71 1276.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.000512 4096 370 1320 29808 6.61478 190.084 209.355 406.097 406.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000128 1024 320 2360 141120 10.9298 6.84442 531.454 209.551 758.912 759.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000512 2048 120 360 36432 3.584 28.8836 104.851 137.372 137.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 390 0.000256 4096 60 2840 49536 19.2806 13.949 532.83 417.98 984.145 984.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.000512 4096 370 1320 29664 6.59866 123.502 208.969 339.112 339.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000128 1024 320 2360 140544 10.8596 6.83418 344.242 208.882 570.946 571.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000512 2048 120 360 36288 3.57485 25.4382 104.753 133.821 133.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 390 0.000256 4096 60 2840 49248 19.3677 13.9582 467.13 418.751 919.308 919.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.000512 4096 370 1320 29592 6.59366 109.419 209.155 325.211 325.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000128 1024 320 2360 139968 10.9384 6.84554 301.818 209.183 528.913 529.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000512 2048 120 360 36288 3.58163 22.8137 104.828 131.277 131.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 390 0.000256 4096 60 2840 48384 19.2491 13.8579 407.536 415.569 856.314 856.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.000512 4096 370 1320 29376 6.55632 96.4509 208.145 311.196 311.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.000128 1024 320 2360 138240 10.838 6.81658 265.927 207.692 491.403 491.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000512 2048 120 360 36480 3.58099 40.8792 104.909 149.422 149.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 390 0.000256 4096 60 2840 49920 19.2269 13.929 773.669 418.035 1224.97 1225.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.000512 4096 370 1320 29840 6.63046 179.725 209.768 396.165 396.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000128 1024 320 2360 140800 10.9294 6.84701 495.767 209.88 723.557 723.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000512 2048 120 360 36320 3.57574 28.486 104.69 136.805 136.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 390 0.000256 4096 60 2840 49280 19.1812 13.8629 518.074 416.682 967.898 967.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.000512 4096 370 1320 29760 6.62733 121.469 209.737 337.877 337.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000128 1024 320 2360 139520 10.8296 6.82237 333.911 208.21 559.903 560.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000512 2048 120 360 36240 3.56973 24.7115 104.68 133.018 133.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 390 0.000256 4096 60 2840 49920 19.2881 13.9571 440.238 418.85 892.438 892.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.000512 4096 370 1320 29520 6.59142 101.368 208.882 316.886 316.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000128 1024 320 2360 140160 10.9022 6.8416 282.387 209.309 509.568 509.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000512 2048 120 360 36160 3.57786 22.3027 104.566 130.499 130.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 390 0.000256 4096 60 2840 48640 19.1486 13.8182 431.576 413.672 878.32 878.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.000512 4096 370 1320 29440 6.5881 102.32 208.659 317.61 317.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000128 1024 320 2360 138240 10.7669 6.79731 269.598 206.502 493.797 493.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000512 2048 120 360 36480 3.57904 39.3441 104.95 147.924 147.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 390 0.000256 4096 60 2840 49920 19.2737 13.9381 728.687 419.141 1181.14 1181.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.000512 4096 370 1320 29760 6.61165 167.783 209.527 383.968 384.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000128 1024 320 2360 140544 10.9074 6.83008 461.441 209.522 688.836 688.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000512 2048 120 360 36288 3.56582 27.7196 105.619 136.956 137.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 390 0.000256 4096 60 2840 49152 19.2679 13.9126 510.211 421.293 964.788 964.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.000512 4096 370 1320 29568 6.5897 119.491 210.756 336.88 336.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000128 1024 320 2360 139776 10.8666 6.82464 328.763 210.468 557.046 557.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000512 2048 120 360 36288 3.58195 23.4991 104.949 132.083 132.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 390 0.000256 4096 60 2840 48384 19.2364 13.8509 415.416 416.08 864.688 864.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.000512 4096 370 1320 29376 6.55773 98.0537 208.386 313.042 313.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000128 1024 320 2360 138240 10.8357 6.81574 269.729 207.725 495.235 495.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000512 2048 120 360 36096 3.57418 22.0874 104.666 130.38 130.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 390 0.000256 4096 60 2840 47616 19.2449 13.8103 385.005 414.416 832.581 832.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.000512 4096 370 1320 29184 6.53872 91.386 207.829 305.796 305.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000128 1024 320 2360 138240 10.7696 6.80141 254.274 206.779 478.756 478.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000512 2048 120 360 36400 3.57277 40.3209 104.727 148.675 148.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 390 0.000256 4096 60 2840 50000 19.4019 13.9796 754.501 419.333 1207.32 1207.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.000512 4096 370 1320 29800 6.61766 174.176 209.642 390.482 390.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000128 1024 320 2360 140800 10.9564 6.84851 484.526 209.61 712.071 712.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000512 2048 120 360 36200 3.56352 29.2387 104.37 137.225 137.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 390 0.000256 4096 60 2840 49600 19.306 13.943 511.961 417.384 962.694 962.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.000512 4096 370 1320 29600 6.60106 118.497 208.909 334.052 334.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000128 1024 320 2360 139200 10.9559 6.84061 327.245 208.538 553.711 553.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000512 2048 120 360 36000 3.54947 24.0394 104.197 131.838 131.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 390 0.000256 4096 60 2840 48000 19.3249 13.8385 436.186 414.009 883.464 883.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.000512 4096 370 1320 29400 6.56256 103 208.558 318.163 318.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000128 1024 320 2360 136800 10.8801 6.82432 278.278 206.715 502.825 502.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000512 2048 120 360 36000 3.56378 22.5522 104.38 130.549 130.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 390 0.000256 4096 60 2840 48000 19.2335 13.8322 394.112 414.204 841.485 841.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.000512 4096 370 1320 29200 6.54541 94.2484 207.849 308.687 308.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000128 1024 320 2360 137600 10.8134 6.80886 258.042 206.658 482.45 482.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.000512 2048 120 384 36384 3.59408 36.1585 104.924 144.729 144.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 390 0.000256 4096 60 2832 50176 19.2824 13.9432 619.218 419.342 1071.89 1071.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.000512 4096 370 1296 30048 6.63347 143.241 209.719 359.637 359.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1730 0.000128 1024 320 2352 141056 10.8938 6.83059 393.847 209.708 621.413 621.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 0.000512 2048 120 384 36352 3.59219 59.7163 104.876 168.235 168.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 390 0.000256 4096 60 2832 49920 19.238 13.9311 396.534 417.953 847.762 847.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1200 0.000512 4096 370 1296 30016 6.6231 283.448 209.565 499.678 499.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1730 0.000128 1024 320 2352 140800 10.9093 6.82893 255.677 209.658 483.204 483.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 0.000512 2048 120 384 36288 3.58486 59.4954 104.746 167.883 167.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 390 0.000256 4096 60 2832 49920 19.2756 13.9435 329.022 418.664 781.008 781.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1200 0.000512 4096 370 1296 29952 6.61914 282.284 209.303 498.25 498.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1730 0.000128 1024 320 2352 140544 10.8995 6.83213 211.159 209.271 438.29 438.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000512 2048 120 384 36360 3.58387 33.9609 104.832 142.429 142.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 390 0.000256 4096 60 2832 50080 19.3762 13.9741 596.065 419.189 1048.71 1048.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.000512 4096 370 1296 30040 6.63091 137.398 209.562 353.636 353.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1730 0.000128 1024 320 2352 141120 10.951 6.84259 383.865 209.629 611.418 611.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000512 2048 120 384 36320 3.58566 22.1986 104.819 130.655 130.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 390 0.000256 4096 60 2832 49600 19.2577 13.9365 389.87 417.662 840.831 840.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.000512 4096 370 1296 30000 6.63149 90.3075 209.536 306.519 306.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1730 0.000128 1024 320 2352 140800 10.9299 6.84384 251.575 209.663 479.139 479.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.000512 2048 120 384 36240 3.58195 18.4526 104.73 126.816 126.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 390 0.000256 4096 60 2832 49440 19.3529 13.9521 317.124 417.916 768.448 768.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.000512 4096 370 1296 29880 6.60976 73.9375 209.136 289.727 289.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1730 0.000128 1024 320 2352 140160 10.9155 6.91923 205.764 208.881 432.608 432.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000512 2048 120 384 36384 3.5881 44.9818 104.984 153.608 153.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 390 0.000256 4096 60 2832 49920 19.3034 13.9542 825.543 418.827 1277.73 1277.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.000512 4096 370 1296 30048 6.61798 190.409 209.78 406.853 406.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.000128 1024 320 2352 140928 10.8916 6.8415 543.129 209.419 770.414 770.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000512 2048 120 384 36288 3.57907 28.4338 104.773 136.838 136.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 390 0.000256 4096 60 2832 49920 19.265 13.942 523.225 418.742 975.275 975.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.000512 4096 370 1296 29952 6.62115 119.993 209.359 336.017 336.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1730 0.000128 1024 320 2352 140544 10.9062 6.8313 338.49 209.32 565.679 565.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000512 2048 120 384 36288 3.58909 24.2583 104.99 132.893 132.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 390 0.000256 4096 60 2832 49536 19.2952 13.9461 418.023 418.327 869.698 869.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.000512 4096 370 1296 29952 6.61786 97.5435 209.797 314.002 314.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1730 0.000128 1024 320 2352 140544 10.8649 6.83594 274.312 209.064 501.211 501.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.000512 2048 120 384 36096 3.56982 20.8568 104.615 129.092 129.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 390 0.000256 4096 60 2832 49152 19.2941 13.9141 350.866 417.596 801.775 801.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.000512 4096 370 1296 29760 6.59622 81.9938 209.039 297.673 297.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1730 0.000128 1024 320 2352 139776 10.8806 7.0656 230.844 208.633 457.56 457.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000512 2048 120 384 36344 3.57798 43.4831 104.813 151.929 151.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 390 0.000256 4096 60 2832 49952 19.3607 13.9633 765.863 418.541 1217.83 1217.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.000512 4096 370 1296 30016 6.61392 176.454 209.49 392.602 392.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000128 1024 320 2352 140672 10.9206 6.84646 501.592 209.273 728.77 728.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000512 2048 120 384 36288 3.57878 28.0908 104.907 136.63 136.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 390 0.000256 4096 60 2832 49728 19.3181 13.953 483.224 419.178 935.773 935.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.000512 4096 370 1296 29904 6.61526 112.585 209.361 328.605 328.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000128 1024 320 2352 140672 10.8962 6.83648 316.415 209.521 543.802 543.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000512 2048 120 384 36120 3.57014 23.253 104.52 131.394 131.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 390 0.000256 4096 60 2832 49728 19.3908 13.9826 398.378 419.126 850.985 851.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.000512 4096 370 1296 29904 6.62118 92.5163 209.489 308.669 308.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.000128 1024 320 2352 139776 10.9853 6.84442 258.166 209.436 485.562 485.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000512 2048 120 384 36064 3.57098 20.4186 104.514 128.555 128.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 390 0.000256 4096 60 2832 48384 19.1986 13.8149 349.648 414.603 797.369 797.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.000512 4096 370 1296 29792 6.61456 83.2892 209.176 299.123 299.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1730 0.000128 1024 320 2352 139776 10.9466 6.83046 232.289 209.92 460.12 460.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000512 2048 120 384 36352 3.58758 41.2938 104.957 149.894 149.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 390 0.000256 4096 60 2832 49920 19.2532 13.9221 739.891 418.278 1191.45 1191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.000512 4096 370 1296 30016 6.62518 171.424 209.744 387.839 387.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000128 1024 320 2352 140800 10.9221 6.83261 475.607 209.828 703.325 703.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000512 2048 120 384 36224 3.5801 28.0611 104.689 136.383 136.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 390 0.000256 4096 60 2832 49664 19.3022 13.9346 478.407 418.233 929.976 930.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.000512 4096 370 1296 29952 6.62662 111.024 209.533 327.226 327.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000128 1024 320 2352 140288 10.8859 6.83747 303.285 209.027 530.163 530.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000512 2048 120 384 36096 3.57376 23.8326 104.64 132.1 132.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 390 0.000256 4096 60 2832 49152 19.2949 13.9162 399.03 417.544 849.894 849.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.000512 4096 370 1296 29760 6.59606 93.3786 209.019 309.04 309.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000128 1024 320 2352 139776 10.8682 6.82589 246.724 208.606 473.159 473.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000512 2048 120 384 36096 3.57658 21.3028 104.768 129.702 129.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 390 0.000256 4096 60 2832 49152 19.349 13.9428 353.56 419.23 806.183 806.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.000512 4096 370 1296 29696 6.60048 83.208 208.998 298.849 298.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.000128 1024 320 2352 139264 10.9642 6.83085 216.174 209.367 443.465 443.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000512 2048 120 384 36360 3.58403 42.3406 104.895 150.875 150.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 390 0.000256 4096 60 2832 50112 19.3799 13.9866 735.168 419.1 1187.74 1187.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.000512 4096 370 1296 30024 6.62349 168.819 209.61 385.094 385.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000128 1024 320 2352 141120 10.9244 6.84422 468.523 209.535 695.964 696.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000512 2048 120 384 36288 3.58838 29.58 104.9 138.121 138.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 390 0.000256 4096 60 2832 49536 19.2842 13.951 507.811 417.995 959.15 959.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.000512 4096 370 1296 29952 6.62246 117.357 209.616 333.637 333.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000128 1024 320 2352 140544 10.8567 6.83408 327.966 208.871 554.658 554.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000512 2048 120 384 36072 3.5727 25.1986 104.591 133.415 133.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 390 0.000256 4096 60 2832 49248 19.3771 13.9596 425.921 418.658 878.016 878.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.000512 4096 370 1296 29808 6.6089 98.9777 209.378 315.007 315.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000128 1024 320 2352 139968 10.9512 6.84662 277.247 209.126 504.303 504.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000512 2048 120 384 36000 3.56762 23.8207 104.604 132.046 132.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 390 0.000256 4096 60 2832 48384 19.2487 13.8521 422.734 416.039 871.971 872.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.000512 4096 370 1296 29664 6.60077 99.5646 209.019 315.227 315.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000128 1024 320 2352 138240 10.8407 6.81184 274.179 207.705 499.665 499.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000512 2048 120 384 36320 3.57754 42.2294 104.818 150.677 150.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 390 0.000256 4096 60 2832 49600 19.2611 13.9294 724.013 417.632 1174.94 1175.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.000512 4096 370 1296 30000 6.6303 168.544 209.535 384.752 384.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000128 1024 320 2352 140800 10.9247 6.84317 461.621 209.644 689.161 689.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000512 2048 120 384 36160 3.58154 29.354 104.682 137.671 137.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 390 0.000256 4096 60 2832 49280 19.2078 13.8587 514.006 416.643 963.816 963.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.000512 4096 370 1296 29920 6.63053 119.991 209.685 336.347 336.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000128 1024 320 2352 139520 10.8299 6.81981 330.423 208.194 556.402 556.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000512 2048 120 384 36000 3.56762 25.0661 104.466 133.151 133.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 390 0.000256 4096 60 2832 48960 19.3707 13.953 421.709 418.791 873.926 874.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.000512 4096 370 1296 29760 6.61738 99.051 209.251 314.963 315.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000128 1024 320 2352 140160 10.9037 6.84358 275.738 209.162 502.779 502.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000512 2048 120 384 35840 3.55894 24.0457 104.16 131.82 131.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 390 0.000256 4096 60 2832 48640 19.1845 13.8142 392.202 413.715 839.029 839.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.000512 4096 370 1296 29760 6.62787 91.6088 209.502 307.783 307.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000128 1024 320 2352 138240 10.7783 6.7992 254.042 206.519 478.269 478.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.000512 2048 120 350 36608 3.58474 33.0816 104.929 141.648 141.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 390 0.000256 4096 60 2850 49536 19.3095 13.9522 641.967 419.448 1094.78 1094.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.000512 4096 370 1300 30016 6.62112 150.939 209.68 367.283 367.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1730 0.000128 1024 320 2350 141056 10.8764 6.83251 410.33 209.764 637.932 638.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 0.000512 2048 120 350 36544 3.58294 22.188 104.751 130.575 130.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 390 0.000256 4096 60 2850 49152 19.2865 13.9182 409.171 417.88 860.361 860.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1200 0.000512 4096 370 1300 29952 6.61155 272.479 209.328 488.462 488.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1730 0.000128 1024 320 2350 140800 10.9149 6.83885 264.135 209.631 491.653 491.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 0.000512 2048 120 350 36480 3.57818 56.0825 104.743 164.457 164.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 390 0.000256 4096 60 2850 49152 19.3188 13.9346 335.241 419.047 787.639 787.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1200 0.000512 4096 370 1300 29952 6.6192 273.116 209.651 489.429 489.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1730 0.000128 1024 320 2350 140544 10.895 6.82982 216.971 209.504 444.326 444.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000512 2048 120 350 36600 3.58634 31.2801 104.858 139.776 139.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 390 0.000256 4096 60 2850 49440 19.421 13.9793 599.809 419.2 1052.52 1052.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.000512 4096 370 1300 30000 6.61174 138.585 209.494 354.736 354.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1730 0.000128 1024 320 2350 141120 10.9407 6.84522 385.96 209.628 613.507 613.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000512 2048 120 350 36560 3.58672 20.5346 104.918 129.092 129.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 390 0.000256 4096 60 2850 48960 19.3015 13.931 384.304 417.941 835.583 835.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.000512 4096 370 1300 29920 6.61478 89.0079 209.402 305.068 305.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1730 0.000128 1024 320 2350 140800 10.9324 6.84298 247.768 209.816 475.488 475.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.000512 2048 120 350 36480 3.5881 17.3076 104.749 125.697 125.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 390 0.000256 4096 60 2850 48960 19.3747 13.9466 319.865 417.914 771.204 771.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.000512 4096 370 1300 29880 6.61392 74.638 209.281 290.578 290.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1730 0.000128 1024 320 2350 140160 10.9092 6.84134 206.867 208.889 433.633 433.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 0.000512 2048 120 350 36480 3.5784 15.214 104.916 123.763 123.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 390 0.000256 4096 60 2850 48640 19.2516 13.8588 274.781 416.644 724.639 724.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.000512 4096 370 1300 29760 6.59456 64.2621 208.97 279.869 279.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1730 0.000128 1024 320 2350 139520 10.8228 6.81312 176.921 208.189 402.875 402.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000512 2048 120 350 36576 3.58182 40.4705 104.895 148.999 149.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 390 0.000256 4096 60 2850 49344 19.3213 13.957 813.403 418.885 1265.68 1265.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.000512 4096 370 1300 30000 6.61504 187.619 209.703 403.983 404.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.000128 1024 320 2350 140928 10.8851 6.84032 532.673 209.462 759.992 760.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000512 2048 120 350 36480 3.5759 25.7527 104.76 134.143 134.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 390 0.000256 4096 60 2850 49152 19.3233 13.9405 508.588 419.092 961.044 961.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.000512 4096 370 1300 29952 6.61472 118.154 209.68 334.492 334.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1730 0.000128 1024 320 2350 140544 10.8942 6.83456 328.978 209.5 556.34 556.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000512 2048 120 350 36432 3.5735 22.1635 104.738 130.528 130.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 390 0.000256 4096 60 2850 48960 19.3365 13.9469 412.609 418.262 864.255 864.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.000512 4096 370 1300 29808 6.59994 95.9675 209.164 311.776 311.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1730 0.000128 1024 320 2350 140544 10.8534 6.83917 268.71 209.032 495.566 495.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000512 2048 120 350 36288 3.56944 18.6344 104.494 126.747 126.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 390 0.000256 4096 60 2850 48384 19.3381 13.9135 347.059 417.545 797.958 798.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.000512 4096 370 1300 29760 6.6089 81.5162 209.167 297.334 297.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1730 0.000128 1024 320 2350 139776 10.8649 6.82704 227.689 208.612 454.119 454.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000512 2048 120 350 36568 3.58122 39.2316 104.81 147.675 147.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 390 0.000256 4096 60 2850 49280 19.4038 13.9715 742.539 418.58 1194.6 1194.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.000512 4096 370 1300 30016 6.6232 172.045 209.673 388.387 388.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000128 1024 320 2350 140672 10.9396 6.84371 489.574 209.303 716.79 716.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000512 2048 120 350 36512 3.58342 25.1761 104.894 133.707 133.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 390 0.000256 4096 60 2850 49280 19.3472 13.9592 476.21 419.234 928.849 928.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.000512 4096 370 1300 29904 6.61552 110.63 209.535 326.824 326.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000128 1024 320 2350 140672 10.9071 6.83606 309.985 209.547 537.404 537.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000512 2048 120 350 36456 3.58208 21.0352 104.798 129.467 129.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 390 0.000256 4096 60 2850 49056 19.4538 13.9796 389.691 419.134 842.365 842.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.000512 4096 370 1300 29904 6.62349 91.3355 209.636 307.639 307.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.000128 1024 320 2350 139776 10.9863 6.8407 252.353 209.435 479.742 479.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000512 2048 120 350 36288 3.56733 18.5648 104.495 126.679 126.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 390 0.000256 4096 60 2850 48384 19.1962 13.8205 346.383 414.635 794.137 794.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.000512 4096 370 1300 29792 6.6097 81.5152 209.335 297.504 297.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1730 0.000128 1024 320 2350 139776 10.9446 6.89766 227.254 209.507 454.734 454.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000512 2048 120 350 36544 3.57584 37.4436 104.754 145.826 145.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 390 0.000256 4096 60 2850 49152 19.2939 13.9209 739.02 417.91 1190.25 1190.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.000512 4096 370 1300 29952 6.6088 171.339 209.34 387.33 387.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000128 1024 320 2350 140800 10.9117 6.83616 475.499 209.629 703.009 703.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000512 2048 120 350 36480 3.58374 25.8478 104.826 134.311 134.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 390 0.000256 4096 60 2850 49152 19.3199 13.9322 482.437 418.519 934.31 934.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.000512 4096 370 1300 29824 6.60285 112.449 209.315 328.411 328.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000128 1024 320 2350 140288 10.8932 6.82598 304.927 209.177 531.948 532.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000512 2048 120 350 36288 3.56691 22.3601 104.383 130.362 130.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 390 0.000256 4096 60 2850 48384 19.3502 13.9141 402.611 417.09 853.064 853.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.000512 4096 370 1300 29760 6.60237 95.3651 208.938 310.949 311.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000128 1024 320 2350 139776 10.8728 6.83622 253.602 208.382 479.822 479.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000512 2048 120 350 36352 3.57917 19.7772 104.755 128.164 128.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 390 0.000256 4096 60 2850 49152 19.3576 13.9446 364.21 418.912 816.528 816.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.000512 4096 370 1300 29696 6.60685 84.264 208.986 299.903 299.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.000128 1024 320 2350 139264 10.954 6.83718 220.126 209.209 447.259 447.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000512 2048 120 350 36576 3.59139 40.2338 104.938 148.814 148.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 390 0.000256 4096 60 2850 49536 19.3978 13.9705 771.029 419.447 1223.95 1224.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.000512 4096 370 1300 29952 6.62528 176.355 209.539 392.561 392.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000128 1024 320 2350 141120 10.9255 6.84573 490.692 209.71 718.304 718.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000512 2048 120 350 36432 3.58195 28.5599 104.752 136.946 137.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 390 0.000256 4096 60 2850 48960 19.3276 13.9485 541.71 418.318 993.405 993.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.000512 4096 370 1300 29808 6.60685 125.379 209.164 341.195 341.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000128 1024 320 2350 140544 10.8619 6.83434 347.909 209.05 574.786 574.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000512 2048 120 350 36288 3.56675 24.4504 104.49 132.56 132.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 390 0.000256 4096 60 2850 49248 19.3664 13.9617 447.667 418.426 899.521 899.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.000512 4096 370 1300 29808 6.61584 102.949 209.408 319.016 319.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000128 1024 320 2350 139968 10.9441 6.84787 287.043 209.017 513.981 514.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000512 2048 120 350 36288 3.57786 21.9136 104.686 130.23 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 390 0.000256 4096 60 2850 48384 19.2417 13.8525 420.748 415.723 869.667 869.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.000512 4096 370 1300 29664 6.5993 98.6948 209.021 314.36 314.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000128 1024 320 2350 138240 10.8442 6.81702 269.342 207.57 494.7 494.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000512 2048 120 350 36000 3.55117 21.8506 104.163 129.619 129.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 390 0.000256 4096 60 2850 48960 19.4636 13.9735 386.354 419.435 839.332 839.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.000512 4096 370 1300 29520 6.57952 90.2143 208.753 305.589 305.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.000128 1024 320 2350 138240 11.0326 6.84483 247.13 209.357 474.495 474.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000512 2048 120 350 36560 3.58432 39.2988 104.925 147.863 147.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 390 0.000256 4096 60 2850 48960 19.2983 13.936 734.339 417.982 1185.66 1185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.000512 4096 370 1300 29920 6.61462 170.551 209.43 386.643 386.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000128 1024 320 2350 140800 10.9314 6.84205 475.728 209.828 703.463 703.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000512 2048 120 350 36480 3.58579 27.912 104.937 136.484 136.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 390 0.000256 4096 60 2850 48640 19.2432 13.8563 506.077 416.744 956.017 956.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.000512 4096 370 1300 29760 6.58973 118.082 209.016 333.729 333.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000128 1024 320 2350 139520 10.82 6.82035 325.441 208.24 551.45 551.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000512 2048 120 350 36240 3.5623 23.4168 104.493 131.528 131.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 390 0.000256 4096 60 2850 48960 19.354 13.9553 432.799 418.827 885.039 885.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.000512 4096 370 1300 29760 6.60662 99.9338 209.418 316.002 316.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000128 1024 320 2350 140160 10.9005 6.93789 276.945 209.187 504.1 504.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000512 2048 120 350 36160 3.56646 21.8201 104.428 129.866 129.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 390 0.000256 4096 60 2850 47360 19.2495 13.8084 386.551 413.836 833.544 833.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.000512 4096 370 1300 29440 6.54816 92.2255 207.997 306.815 306.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000128 1024 320 2350 138240 10.766 6.80125 252.765 206.577 477.037 477.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000512 2048 120 350 36000 3.55245 22.2904 104.27 130.167 130.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 390 0.000256 4096 60 2850 48000 19.2379 13.8373 373.873 414.497 821.545 821.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.000512 4096 370 1300 29600 6.61414 89.3283 209.395 305.38 305.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000128 1024 320 2350 137600 11.2487 6.80768 240.786 206.803 465.779 465.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.000512 2048 120 360 36544 3.58288 32.2755 104.944 140.859 140.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 390 0.000256 4096 60 2820 49536 19.3262 13.9574 588.022 419.484 1040.89 1040.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.000512 4096 370 1320 29888 6.63142 139.252 209.762 355.689 355.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1730 0.000128 1024 320 2340 140800 10.9043 6.83008 378.949 209.815 606.639 606.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 0.000512 2048 120 360 36480 3.58566 21.2936 104.759 129.69 129.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 390 0.000256 4096 60 2820 49152 19.2868 13.9224 384.938 417.866 836.116 836.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.000512 4096 370 1320 29824 6.61706 91.9218 209.378 307.959 308.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1730 0.000128 1024 320 2340 140800 10.9172 6.8351 249.83 209.625 477.344 477.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 0.000512 2048 120 360 36480 3.57786 49.6454 104.85 158.128 158.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 390 0.000256 4096 60 2820 49152 19.3338 13.9388 309.237 418.754 761.369 761.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1200 0.000512 4096 370 1320 29760 6.61171 243.477 209.224 459.359 459.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1730 0.000128 1024 320 2340 140544 10.8969 6.83379 203.89 209.338 431.089 431.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000512 2048 120 360 36352 3.5697 49.5657 104.689 157.879 157.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 390 0.000256 4096 60 2820 49152 19.3208 13.9322 269.011 418.621 720.992 721.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1200 0.000512 4096 370 1320 29696 6.60874 243.49 209.241 459.384 459.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1730 0.000128 1024 320 2340 140288 10.8982 6.8352 175.892 209.229 402.983 403.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000512 2048 120 360 36520 3.58346 41.9041 104.822 150.361 150.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 390 0.000256 4096 60 2820 49440 19.4026 13.9786 807.523 419.195 1260.2 1260.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.000512 4096 370 1320 29880 6.62691 190.265 209.6 406.537 406.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1730 0.000128 1024 320 2340 140800 10.946 6.84195 533.108 209.629 760.655 760.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000512 2048 120 360 36480 3.58381 26.4456 104.822 134.904 134.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 390 0.000256 4096 60 2820 48960 19.3053 13.9366 500.536 417.699 951.583 951.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.000512 4096 370 1320 29840 6.62592 119.129 209.595 335.393 335.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1730 0.000128 1024 320 2340 140800 10.9226 6.8416 329.933 209.685 557.512 557.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.000512 2048 120 360 36360 3.5711 22.2054 104.584 130.415 130.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 390 0.000256 4096 60 2820 48960 19.3865 13.9524 407.758 417.81 859.011 859.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.000512 4096 370 1320 29760 6.61482 97.5032 209.326 313.488 313.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1730 0.000128 1024 320 2340 140160 10.9023 6.89878 268.016 208.837 494.785 494.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.000512 2048 120 360 36320 3.57443 19.5163 104.591 127.742 127.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 390 0.000256 4096 60 2820 48640 19.2516 13.8609 344.029 416.347 793.595 793.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.000512 4096 370 1320 29760 6.62483 82.5601 209.57 298.799 298.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1730 0.000128 1024 320 2340 139520 10.818 6.8208 226.616 208.048 452.439 452.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000512 2048 120 360 36528 3.584 40.1568 104.921 148.717 148.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 390 0.000256 4096 60 2820 49344 19.3267 13.9571 737.103 418.774 1189.26 1189.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.000512 4096 370 1320 29856 6.61299 174.088 209.622 390.367 390.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.000128 1024 320 2340 140544 10.9136 6.83827 488.79 209.406 716.082 716.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000512 2048 120 360 36480 3.58022 25.3996 104.85 133.882 133.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 390 0.000256 4096 60 2820 49152 19.3186 13.9444 463.978 418.75 916.091 916.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.000512 4096 370 1320 29760 6.6023 109.945 209.248 325.838 325.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.000128 1024 320 2340 140544 10.9107 6.82803 306.828 209.332 534.029 534.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000512 2048 120 360 36432 3.58163 21.2935 104.936 129.864 129.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 390 0.000256 4096 60 2820 48960 19.3402 13.9367 380.259 418.32 831.96 832.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.000512 4096 370 1320 29664 6.59382 90.0513 209.141 305.829 305.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1730 0.000128 1024 320 2340 139392 10.9102 6.83885 248.779 209.061 475.719 475.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000512 2048 120 360 36288 3.57171 18.4767 104.611 126.712 126.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 390 0.000256 4096 60 2820 48384 19.345 13.9247 340.503 417.267 791.149 791.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.000512 4096 370 1320 29568 6.59456 81.1745 208.74 296.555 296.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1730 0.000128 1024 320 2340 139776 10.8651 6.83322 224.489 208.473 450.792 450.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.000512 2048 120 360 36240 3.57194 17.3117 104.682 125.616 125.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 390 0.000256 4096 60 2820 48960 19.3581 13.9588 298.101 418.842 750.362 750.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.000512 4096 370 1320 29520 6.59046 69.8476 208.882 285.363 285.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1730 0.000128 1024 320 2340 140160 10.9028 6.8664 196.246 209.182 423.328 423.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000512 2048 120 360 36512 3.57898 37.0995 104.922 145.651 145.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 390 0.000256 4096 60 2820 49280 19.381 13.9734 707.376 418.891 1159.73 1159.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.000512 4096 370 1320 29848 6.61878 167.745 209.662 384.07 384.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000128 1024 320 2340 140672 10.9313 6.84442 463.993 209.451 692.322 692.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000512 2048 120 360 36400 3.57328 24.7132 104.784 133.122 133.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 390 0.000256 4096 60 2820 49280 19.3512 13.9589 454.592 419.238 907.242 907.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.000512 4096 370 1320 29792 6.61334 107.788 209.681 324.126 324.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000128 1024 320 2340 140672 10.9015 6.85805 295.056 209.558 522.501 522.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000512 2048 120 360 36288 3.56854 21.4241 104.607 129.653 129.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 390 0.000256 4096 60 2820 49056 19.4668 13.9739 377.01 419.439 829.991 830.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.000512 4096 370 1320 29736 6.62384 90.4991 209.632 306.799 306.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.000128 1024 320 2340 139776 10.9966 6.8383 246.233 209.584 473.78 473.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000512 2048 120 360 36288 3.58157 18.8675 105.684 128.184 128.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 390 0.000256 4096 60 2820 48384 19.1747 13.8243 327.887 418.603 779.586 779.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.000512 4096 370 1320 29568 6.59366 78.5231 210.879 296.037 296.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.000128 1024 320 2340 139776 10.9435 6.83008 216.385 211.511 445.795 445.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000512 2048 120 360 36120 3.56762 16.9793 104.477 125.078 125.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 390 0.000256 4096 60 2820 48160 19.3682 13.8793 288.468 416.53 738.347 738.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.000512 4096 370 1320 29400 6.55747 69.3903 208.48 284.473 284.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1730 0.000128 1024 320 2340 138880 10.8914 6.82394 190.297 207.969 416.108 416.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000512 2048 120 360 36480 3.584 37.1365 104.85 145.624 145.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 390 0.000256 4096 60 2820 49152 19.295 13.9239 667.897 418.239 1119.46 1119.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.000512 4096 370 1320 29824 6.62118 159.24 209.574 375.477 375.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000128 1024 320 2340 140800 10.9177 6.83146 433.122 209.803 660.801 660.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000512 2048 120 360 36352 3.57661 25.9869 104.685 134.301 134.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 390 0.000256 4096 60 2820 49152 19.3196 13.9305 459.386 418.57 911.313 911.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.000512 4096 370 1320 29696 6.60048 109.223 209.223 325.087 325.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000128 1024 320 2340 140288 10.8883 6.82874 285.214 209.203 512.262 512.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000512 2048 120 360 36288 3.57376 21.6023 104.678 129.908 129.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 390 0.000256 4096 60 2820 48384 19.3333 13.9159 377.22 417.55 828.123 828.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.000512 4096 370 1320 29568 6.58989 89.9776 208.884 305.497 305.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000128 1024 320 2340 139776 10.8636 6.82803 235.837 208.61 462.268 462.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000512 2048 120 360 36096 3.56336 19.8924 104.249 127.759 127.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 390 0.000256 4096 60 2820 49152 19.363 13.9464 354.423 418.925 806.761 806.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.000512 4096 370 1320 29440 6.56179 84.3342 208.361 299.301 299.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000128 1024 320 2340 139264 10.9506 6.83206 211.518 209.213 438.64 438.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000512 2048 120 360 36160 3.56989 17.9863 104.692 126.303 126.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 390 0.000256 4096 60 2820 47360 19.2676 13.8061 313.234 414.158 760.571 760.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.000512 4096 370 1320 29440 6.59296 76.1344 208.903 291.677 291.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.000128 1024 320 2340 138240 10.7737 6.80275 193.473 206.745 417.928 418.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.000512 2048 120 384 36384 3.5887 33.7169 104.861 142.218 142.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 390 0.000256 4096 60 2816 49280 19.3413 13.9489 577.2 419.089 1029.68 1029.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.000512 4096 370 1344 29728 6.62384 138.711 209.599 354.981 355.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1730 0.000128 1024 320 2368 141312 10.8758 6.83117 378.626 209.577 606.042 606.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 0.000512 2048 120 384 36352 3.58973 22.2416 104.946 130.832 130.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 390 0.000256 4096 60 2816 48896 19.3148 13.9203 370.029 418.244 821.613 821.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.000512 4096 370 1344 29696 6.62403 90.6488 209.773 307.091 307.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1730 0.000128 1024 320 2368 141312 10.8976 6.83827 243.992 209.814 471.673 471.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 0.000512 2048 120 384 36288 3.584 52.5488 104.861 161.047 161.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 390 0.000256 4096 60 2816 49152 19.3144 13.9448 303.661 419.098 756.123 756.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1200 0.000512 4096 370 1344 29664 6.62429 243.2 209.772 459.639 459.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1730 0.000128 1024 320 2368 140544 10.894 6.82806 201.792 209.508 429.152 429.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000512 2048 120 384 36224 3.58138 52.4951 104.696 160.824 160.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 390 0.000256 4096 60 2816 48640 19.3759 13.9369 261.841 418.233 713.487 713.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1200 0.000512 4096 370 1344 29568 6.6071 241.68 209.255 457.587 457.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1730 0.000128 1024 320 2368 140288 10.8945 6.86086 173.624 209.042 400.55 400.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000512 2048 120 384 36360 3.58675 43.4545 104.916 152.011 152.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 390 0.000256 4096 60 2816 49280 19.4485 13.9801 777.832 419.53 1230.9 1231.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.000512 4096 370 1344 29720 6.62323 186.309 209.805 402.783 402.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1730 0.000128 1024 320 2368 141440 10.9179 6.84851 515.784 209.796 743.481 743.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000512 2048 120 384 36320 3.58566 27.3845 104.918 135.94 136.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 390 0.000256 4096 60 2816 48960 19.3042 13.9325 473.56 418.023 924.933 925.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.000512 4096 370 1344 29680 6.62371 113.934 209.795 330.396 330.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1730 0.000128 1024 320 2368 141440 10.9046 6.84179 316.548 209.847 544.272 544.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000512 2048 120 384 36240 3.57635 22.3031 104.699 130.631 130.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 390 0.000256 4096 60 2816 48960 19.4043 13.9551 390.147 417.803 841.415 841.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.000512 4096 370 1344 29640 6.62042 94.6519 209.575 310.89 310.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1730 0.000128 1024 320 2368 140160 10.8976 6.83914 257.998 208.836 484.708 484.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.000512 2048 120 384 36160 3.57581 19.5917 104.609 127.828 127.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 390 0.000256 4096 60 2816 48640 19.249 13.8599 334.29 416.342 783.841 783.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.000512 4096 370 1344 29600 6.63002 81.5814 209.592 297.846 297.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1730 0.000128 1024 320 2368 139520 10.8248 6.82262 221.269 208.046 447.098 447.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 0.000512 2048 120 384 36200 3.58454 17.2237 104.814 125.673 125.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 390 0.000256 4096 60 2816 48800 19.3792 13.9425 304.22 417.423 755.067 755.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.000512 4096 370 1344 29400 6.59414 73.8078 208.738 289.185 289.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1730 0.000128 1024 320 2368 139200 10.9574 6.84762 201.355 208.532 427.82 427.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000512 2048 120 384 36384 3.59018 40.9078 104.922 149.475 149.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 390 0.000256 4096 60 2816 49152 19.3475 13.9527 711.881 418.553 1163.84 1163.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.000512 4096 370 1344 29712 6.62118 171.158 209.636 387.459 387.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.000128 1024 320 2368 140928 10.8814 6.83504 476.538 209.294 703.685 703.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000512 2048 120 384 36288 3.58019 26.1427 104.877 134.654 134.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 390 0.000256 4096 60 2816 49152 19.3078 13.9387 445.717 419.146 898.212 898.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.000512 4096 370 1344 29664 6.62182 107.045 209.794 323.505 323.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.000128 1024 320 2368 140544 10.9029 6.83165 297.892 209.534 525.287 525.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000512 2048 120 384 36288 3.58586 21.9369 105.001 130.575 130.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 390 0.000256 4096 60 2816 48960 19.3557 13.9472 366.699 418.556 818.66 818.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.000512 4096 370 1344 29520 6.60842 88.2994 209.279 304.232 304.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1730 0.000128 1024 320 2368 140544 10.8588 6.83446 243.077 209.083 469.982 470.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000512 2048 120 384 36096 3.57171 19.1309 104.602 127.359 127.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 390 0.000256 4096 60 2816 48384 19.3454 13.9151 325.756 417.572 776.692 776.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.000512 4096 370 1344 29568 6.61094 79.009 209.766 295.426 295.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1730 0.000128 1024 320 2368 139776 10.8806 6.96541 215.089 208.608 441.677 441.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000512 2048 120 384 36000 3.56509 17.3366 104.476 125.429 125.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 390 0.000256 4096 60 2816 48960 19.3573 13.9626 286.8 418.853 739.074 739.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.000512 4096 370 1344 29520 6.62528 68.2864 209.776 284.73 284.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1730 0.000128 1024 320 2368 140160 10.9087 6.83827 190.238 209.221 417.329 417.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000512 2048 120 384 36344 3.57728 38.4449 104.801 146.875 146.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 390 0.000256 4096 60 2816 49056 19.4167 13.9594 674.104 418.462 1126.04 1126.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.000512 4096 370 1344 29680 6.61299 161.904 209.432 377.992 378.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000128 1024 320 2368 141120 10.9159 6.83891 445.115 209.236 672.234 672.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000512 2048 120 384 36288 3.58605 25.1921 105.079 133.911 133.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 390 0.000256 4096 60 2816 48832 19.3908 13.9572 427.34 419.178 879.973 880.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.000512 4096 370 1344 29568 6.62 103.059 209.34 319.064 319.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000128 1024 320 2368 140672 10.9002 6.8343 281.642 209.533 509.04 509.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000512 2048 120 384 36120 3.56822 20.9121 104.589 129.121 129.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 390 0.000256 4096 60 2816 49056 19.4563 13.9835 362.388 419.609 815.544 815.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.000512 4096 370 1344 29568 6.61629 87.6138 209.614 303.887 303.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.000128 1024 320 2368 141120 10.9231 6.84237 240.114 209.578 467.595 467.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000512 2048 120 384 36064 3.56768 19.2875 104.512 127.421 127.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 390 0.000256 4096 60 2816 47488 19.2388 13.8194 309.144 414.595 756.9 757.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.000512 4096 370 1344 29344 6.56576 76.6382 208.555 291.806 291.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.000128 1024 320 2368 139776 10.942 6.83213 208.9 209.493 436.298 436.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000512 2048 120 384 36120 3.57984 17.3402 104.818 125.791 125.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 390 0.000256 4096 60 2816 48160 19.372 13.8834 278.603 416.135 728.1 728.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.000512 4096 370 1344 29400 6.61126 68.9108 209.17 284.733 284.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1730 0.000128 1024 320 2368 138880 10.8911 6.82614 184.148 207.776 409.771 409.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000512 2048 120 384 36352 3.59181 39.2578 104.96 147.861 147.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 390 0.000256 4096 60 2816 48896 19.3076 13.936 662.202 418.289 1113.84 1113.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.000512 4096 370 1344 29696 6.62099 161.065 209.806 377.537 377.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000128 1024 320 2368 141312 10.8995 6.8328 431.718 209.855 659.437 659.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000512 2048 120 384 36224 3.58096 26.4765 104.69 134.801 134.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 390 0.000256 4096 60 2816 48640 19.3788 13.9324 445.276 418.23 896.924 897.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.000512 4096 370 1344 29568 6.60493 108.295 209.25 324.195 324.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000128 1024 320 2368 140288 10.8908 6.8344 280.007 209.034 506.891 507.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000512 2048 120 384 36096 3.57206 22.3997 104.53 130.554 130.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 390 0.000256 4096 60 2816 48384 19.3226 13.9116 368.504 417.262 819.102 819.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.000512 4096 370 1344 29568 6.62205 89.8208 209.625 306.113 306.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000128 1024 320 2368 139776 10.8732 6.83005 230.663 208.462 456.961 457.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000512 2048 120 384 36096 3.58397 20.7935 104.689 129.12 129.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 390 0.000256 4096 60 2816 48128 19.482 13.9424 336.922 418.913 789.366 789.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.000512 4096 370 1344 29440 6.61299 82.8477 209.252 298.756 298.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000128 1024 320 2368 139264 10.9643 6.8295 207.492 209.208 434.628 434.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000512 2048 120 384 35840 3.56304 18.8605 104.149 126.626 126.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 390 0.000256 4096 60 2816 47360 19.2594 13.8138 308.462 413.664 755.301 755.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.000512 4096 370 1344 29440 6.62528 77.012 209.546 293.227 293.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.000128 1024 320 2368 138240 10.7642 6.79834 189.457 206.499 413.65 413.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000512 2048 120 384 35712 3.54458 19.5482 104.089 127.233 127.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 390 0.000256 4096 60 2816 47616 19.237 13.8204 292.87 414.464 740.492 740.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.000512 4096 370 1344 29184 6.57037 72.5088 208.736 287.858 287.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1730 0.000128 1024 320 2368 138240 10.78 6.80454 175.777 206.796 400.285 400.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000512 2048 120 384 36416 3.58912 52.0761 104.905 160.624 160.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 390 0.000256 4096 60 2816 48640 19.5129 13.9612 1033.8 419.015 1486.4 1486.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1200 0.000512 4096 370 1408 29296 6.62435 271.492 209.594 487.757 487.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1730 0.000128 1024 320 2432 140032 10.9572 6.84752 386.16 209.564 613.661 613.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.000512 2048 120 384 36384 3.59424 37.3514 104.865 145.863 145.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 390 0.000256 4096 60 2816 48640 19.4182 13.9457 640.37 419.105 1092.94 1093.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.000512 4096 370 1408 29280 6.62118 160.606 209.568 376.839 376.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1730 0.000128 1024 320 2432 140032 10.9327 6.84323 440.544 209.621 668.074 668.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.000512 2048 120 384 36352 3.58634 25.4381 104.863 133.938 133.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 390 0.000256 4096 60 2816 48384 19.376 13.9244 412.115 417.895 863.414 863.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.000512 4096 370 1408 29248 6.62154 102.806 209.566 319.038 319.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1730 0.000128 1024 320 2432 139776 10.9736 6.8296 285.719 209.635 513.286 513.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.000512 2048 120 384 36288 3.58426 20.646 104.851 129.134 129.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 390 0.000256 4096 60 2816 48384 19.4234 13.9387 337.48 419.04 789.988 790.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.000512 4096 370 1408 29184 6.6135 86.1164 209.543 302.318 302.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1730 0.000128 1024 320 2432 139776 10.9466 6.83008 231.545 209.486 458.94 459.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 0.000512 2048 120 384 36224 3.57878 18.818 104.688 127.139 127.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 390 0.000256 4096 60 2816 48128 19.4567 13.9284 298.984 418.226 750.703 750.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.000512 4096 370 1408 29184 6.63194 76.2968 209.56 292.534 292.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1730 0.000128 1024 320 2432 139264 10.9392 6.82598 205.804 209.028 432.732 432.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 0.000512 2048 120 384 36160 3.57757 55.3814 104.689 163.707 163.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 390 0.000256 4096 60 2816 48000 19.2966 13.8552 276.163 416.681 726.1 726.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1200 0.000512 4096 370 1408 29120 6.61798 260.303 209.566 476.531 476.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1730 0.000128 1024 320 2432 138240 10.8963 6.81885 188.292 208.22 414.357 414.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 0.000512 2048 120 384 36096 3.56995 55.3208 104.594 163.539 163.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 390 0.000256 4096 60 2816 47616 19.4323 13.915 252.383 417.499 703.332 703.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1200 0.000512 4096 370 1408 28992 6.59798 258.741 209.026 474.41 474.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1730 0.000128 1024 320 2432 138240 10.9506 6.82381 174.434 208.586 400.925 401.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 0.000512 2048 120 384 36064 3.57075 55.3634 104.607 163.596 163.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 390 0.000256 4096 60 2816 47488 19.2383 13.828 239.38 414.972 687.522 687.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1200 0.000512 4096 370 1408 28896 6.57306 257.98 208.706 473.304 473.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1730 0.000128 1024 320 2432 139776 10.953 6.83622 165.917 209.679 393.516 393.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000512 2048 120 384 36096 3.57402 55.2227 104.798 163.648 163.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 390 0.000256 4096 60 2816 48128 19.4779 13.9464 227.457 419.332 680.316 680.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1200 0.000512 4096 370 1408 28928 6.59453 257.679 209.109 473.43 473.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1730 0.000128 1024 320 2432 139264 10.9633 6.8319 156.187 209.418 383.527 383.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000512 2048 120 360 36288 3.572 49.4908 104.767 157.884 157.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 390 0.000256 4096 60 2820 48384 19.2685 13.8228 1002.71 414.972 1450.88 1450.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1200 0.000512 4096 370 1320 29568 6.59869 242.448 209.055 458.145 458.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1730 0.000128 1024 320 2340 139776 10.9362 6.84006 146.181 209.671 373.758 373.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000512 2048 120 384 36064 3.56762 52.333 105.549 161.502 161.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 390 0.000256 4096 60 2816 47488 19.311 13.8194 971.195 418.684 1423.11 1423.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1200 0.000512 4096 370 1344 29344 6.57626 239.973 210.61 457.204 457.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1730 0.000128 1024 320 2368 139776 10.9357 6.83661 143.918 211.554 373.373 373.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000512 2048 120 350 36120 3.55853 49.4798 104.271 157.364 157.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 390 0.000256 4096 60 2850 48160 19.4456 13.889 1030.03 416.426 1479.9 1479.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1200 0.000512 4096 370 1300 29680 6.60685 241.394 209.182 457.23 457.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1730 0.000128 1024 320 2350 138880 10.8937 6.83219 146.029 207.925 371.808 371.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000512 2048 120 384 36120 3.58221 54.6153 104.836 163.087 163.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 390 0.000256 4096 60 2832 49280 19.3913 13.8845 1022.96 416.19 1472.53 1472.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1200 0.000512 4096 370 1296 29680 6.6007 239.65 208.917 455.215 455.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1730 0.000128 1024 320 2352 138880 10.8947 6.82611 145.477 207.797 371.126 371.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000512 2048 120 352 36480 3.58202 48.7199 104.878 157.234 157.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 390 0.000256 4096 60 2816 49664 19.3799 13.933 1014.54 418.608 1466.56 1466.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1200 0.000512 4096 370 1312 29824 6.61504 237.794 209.683 454.135 454.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1730 0.000128 1024 320 2336 140288 10.8825 6.82842 166.269 209.201 393.314 393.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000512 2048 120 352 36000 3.56147 67.7171 104.522 175.857 175.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 390 0.000256 4096 60 2816 48000 19.2096 13.8248 1243.27 414.919 1691.33 1691.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1200 0.000512 4096 370 1312 29280 6.56883 334.737 208.558 549.909 549.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1730 0.000128 1024 320 2336 138240 10.7825 6.80784 250.368 206.899 474.988 475.106
