#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\ICARUS~1\lib\ivl\system.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\ICARUS~1\lib\ivl\va_math.vpi";
S_000001b84a2dde40 .scope module, "Not_LogicGate_tb" "Not_LogicGate_tb" 2 13;
 .timescale -9 -12;
v000001b84a325b50_0 .var "A", 0 0;
v000001b84a325bf0_0 .net "Y", 0 0, L_000001b84a2f3ac0;  1 drivers
S_000001b84a3259c0 .scope module, "uut" "not_logicgate" 2 17, 2 3 0, S_000001b84a2dde40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "Y";
L_000001b84a2f3ac0 .functor NOT 1, v000001b84a325b50_0, C4<0>, C4<0>, C4<0>;
v000001b84a2deef0_0 .net "A", 0 0, v000001b84a325b50_0;  1 drivers
v000001b84a2f3740_0 .net "Y", 0 0, L_000001b84a2f3ac0;  alias, 1 drivers
    .scope S_000001b84a2dde40;
T_0 ;
    %vpi_call 2 22 "$display", "TEST BENCH NOT LOGIC GATE" {0 0 0};
    %vpi_call 2 23 "$display", "A = %b, Y = %b", v000001b84a325b50_0, v000001b84a325bf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b84a325b50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 27 "$display", "A = %b, Y = %b", v000001b84a325b50_0, v000001b84a325bf0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b84a325b50_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 31 "$display", "A = %b, Y = %b", v000001b84a325b50_0, v000001b84a325bf0_0 {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\logicgate1_not.v";
