<HTML><HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1"><META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css"><META NAME="GENERATOR" CONTENT="Adobe FrameMaker 5.5/HTML Export Filter"><script language="JavaScript" src="frametest.js"></script><TITLE> PowerPC G4 Microprocessor</TITLE></HEAD><BODY BGCOLOR="#ffffff"><DIV><a name="top"></a><!-- start of banner --><!--#include virtual="/includes/framesetheader" --><!-- end of banner --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <B>></B> Original Power Mac G4 Developer Note                </FONT></TD>        </TR></TABLE><!-- end of path --><A HREF="G4Rev2-15.html"><img src="images/up.gif" border="0" alt="Up"></A><nobr>&nbsp;</nobr><A HREF="G4Rev2-15.html"><img src="images/previous.gif" border="0" alt="Previous"></A><nobr>&nbsp;</nobr><A HREF="G4Rev2-17.html"><img src="images/next.gif" border="0" alt="Next"></A><nobr>&nbsp;</nobr><!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//	--></script><!-- end Show/Hide frames --></A><BR><HR></DIV></DIV><H1><A NAME="pgfId-4386"></A><A NAME="15427"></A>PowerPC G4 Microprocessor</H1><A NAME="pgfId-4387"></A>The processor in the Power Mac G4 computer is a PowerPC G4 microprocessor running at a clock frequency of 350, 400, or 450 MHz. <A NAME="marker-7069"></A><A NAME="marker-7071"></A><A NAME="marker-7157"></A></P><A NAME="pgfId-4388"></A>The PowerPC G4 microprocessor uses a new pipelined system bus that is more efficient than the system bus on the PowerPC G3 microprocessors. The new bus design, called MaxBus, allows for much greater efficiency of bus utilization than was possible with the previous design. </P><A NAME="pgfId-4389"></A>Features of the PowerPC G4 include: </P><UL><LI><A NAME="pgfId-4390"></A>32-bit PowerPC implementation <P><LI><A NAME="pgfId-4391"></A>superscalar PowerPC core <P><LI><A NAME="pgfId-4392"></A>AltiVec technology: 128-bit-wide vector execution unit <P><LI><A NAME="pgfId-4393"></A>dual 32 KB instruction and data caches (the same as PowerPC G3)<P><LI><A NAME="pgfId-4394"></A>support for up to 2 MB backside L2 cache<P><LI><A NAME="pgfId-4491"></A>on-chip L2 tag storage (twice as much as PowerPC G3)<P><LI><A NAME="pgfId-4395"></A>high bandwidth MaxBus (also compatible with 60x bus) <P><LI><A NAME="pgfId-4396"></A>fully symmetric multiprocessing capability <P></UL><A NAME="pgfId-4397"></A>For technical details, see the PowerPC web pages at </P><A NAME="pgfId-4399"></A><A HREF="http://www.mot.com/SPS/PowerPC/index.html " CLASS="URL" target="_top">http://www.mot.com/SPS/PowerPC/index.html </A></P><HR>&#169 2000 Apple Computer, Inc. &#150 (Last Updated 13 Jan 00)<P><A HREF="G4Rev2-15.html"><img src="images/up.gif" border="0" alt="Up"></A><nobr>&nbsp;</nobr><A HREF="G4Rev2-15.html"><img src="images/previous.gif" border="0" alt="Previous"></A><nobr>&nbsp;</nobr><A HREF="G4Rev2-17.html"><img src="images/next.gif" border="0" alt="Next"></A><nobr>&nbsp;</nobr><!-- insert Show/Hide frames --><a href="javascript:testFrame()"><script><!--document.write(frameLink);//	--></script><!-- end Show/Hide frames --></A><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>