;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	ADD 121, 103
	MOV -1, <-20
	DJN -1, @-20
	JMZ <1, -82
	SPL 0, <702
	SPL -0, <102
	SPL -0, <102
	DAT #101, #24
	JMZ <1, -82
	SPL 0, <702
	SPL 0, #332
	ADD -30, 9
	ADD -30, 9
	SLT <300, 90
	MOV -7, <-20
	SLT 121, 10
	SUB @121, 106
	SUB @121, 106
	SLT 121, 10
	SLT 121, 10
	SPL 5, 320
	SUB @121, 106
	SUB @151, 106
	SUB @-5, 0
	SUB @127, 106
	SUB @127, 106
	MOV -7, @620
	SLT <300, 90
	SPL 0, -33
	MOV -1, <-20
	JMZ 10, 8
	ADD 270, 60
	ADD 270, 60
	ADD 121, 103
	SLT <300, 90
	MOV -7, <-20
	SUB @127, 106
	ADD 121, 103
	ADD 121, 103
	SUB #0, -33
	MOV -1, <-40
	JMZ 210, 60
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
