##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for XBee_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. XBee_UART_IntClock:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.7::Critical Path Report for (XBee_UART_IntClock:R vs. XBee_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1             | Frequency: 50.64 MHz  | Target: 12.00 MHz  | 
Clock: Clock_2             | Frequency: 84.28 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK           | Frequency: 47.51 MHz  | Target: 24.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 24.00 MHz  | 
Clock: XBee_UART_IntClock  | Frequency: 47.92 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             83333.3          67574       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1             CyBUS_CLK           41666.7          21921       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2             Clock_2             83333.3          71468       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             41666.7          27077       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           CyBUS_CLK           41666.7          20620       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           XBee_UART_IntClock  41666.7          24430       N/A              N/A         N/A              N/A         N/A              N/A         
XBee_UART_IntClock  XBee_UART_IntClock  1.30417e+007     13020798    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
LED_out(0)_PAD        22932         CyBUS_CLK:R       
Moteur_BL_inA(0)_PAD  24952         CyBUS_CLK:R       
Moteur_BL_inB(0)_PAD  23587         CyBUS_CLK:R       
Moteur_BR_inA(0)_PAD  23639         CyBUS_CLK:R       
Moteur_BR_inB(0)_PAD  24629         CyBUS_CLK:R       
Moteur_FL_inA(0)_PAD  24989         CyBUS_CLK:R       
Moteur_FL_inB(0)_PAD  23768         CyBUS_CLK:R       
Moteur_FR_inA(0)_PAD  26046         CyBUS_CLK:R       
Moteur_FR_inB(0)_PAD  24603         CyBUS_CLK:R       
PWM_BL(0)_PAD         22785         Clock_2:R         
PWM_BR(0)_PAD         22472         Clock_2:R         
PWM_FL(0)_PAD         25045         Clock_2:R         
PWM_FR(0)_PAD         25372         Clock_2:R         
PWM_US_1(0)_PAD       22727         Clock_1:R         
PWM_US_2(0)_PAD       23628         Clock_1:R         
Pin_4(0)_PAD          25714         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 50.64 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 21921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13686
-------------------------------------   ----- 
End-of-path arrival time (ps)           13686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6176   7426  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10776  21921  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2910  13686  21921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 84.28 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.51 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16817
-------------------------------------   ----- 
End-of-path arrival time (ps)           16817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3677   8387  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16817  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16817  20620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for XBee_UART_IntClock
************************************************
Clock: XBee_UART_IntClock
Frequency: 47.92 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020798p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q            macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_0  macrocell10   8006   9256  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  12606  13020798  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2902  15509  13020798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16817
-------------------------------------   ----- 
End-of-path arrival time (ps)           16817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3677   8387  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16817  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16817  20620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 27077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2289   6309  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8769  27077  RISE       1
Net_553/main_1                                        macrocell28     2310  11080  27077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. XBee_UART_IntClock:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24430p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                                iocell13         2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_postpoll\/main_1         macrocell11      5975   8108  24430  RISE       1
\XBee_UART:BUART:rx_postpoll\/q              macrocell11      3350  11458  24430  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2309  13766  24430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 21921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13686
-------------------------------------   ----- 
End-of-path arrival time (ps)           13686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6176   7426  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10776  21921  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2910  13686  21921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 67574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67574  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2910   6410  67574  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   9760  67574  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5499  15259  67574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1


5.7::Critical Path Report for (XBee_UART_IntClock:R vs. XBee_UART_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020798p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q            macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_0  macrocell10   8006   9256  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  12606  13020798  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2902  15509  13020798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16817
-------------------------------------   ----- 
End-of-path arrival time (ps)           16817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3677   8387  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell4   3300  16817  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/ci         datapathcell5      0  16817  20620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20740p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16697
-------------------------------------   ----- 
End-of-path arrival time (ps)           16697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell8   3300  16697  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/ci         datapathcell9      0  16697  20740  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 21921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13686
-------------------------------------   ----- 
End-of-path arrival time (ps)           13686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_272/q                                          macrocell20     1250   1250  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/main_0         macrocell6      6176   7426  21921  RISE       1
\Counter_1:CounterUDB:count_enable\/q              macrocell6      3350  10776  21921  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell6   2910  13686  21921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13517
-------------------------------------   ----- 
End-of-path arrival time (ps)           13517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3677   8387  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell3   5130  13517  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/ci         datapathcell4      0  13517  23920  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13397
-------------------------------------   ----- 
End-of-path arrival time (ps)           13397
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell7   5130  13397  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/ci         datapathcell8      0  13397  24040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24430p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                                iocell13         2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_postpoll\/main_1         macrocell11      5975   8108  24430  RISE       1
\XBee_UART:BUART:rx_postpoll\/q              macrocell11      3350  11458  24430  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2309  13766  24430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 25183p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3130
----------------------------------------------   ----- 
End-of-path required time (ps)                   38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13353
-------------------------------------   ----- 
End-of-path arrival time (ps)           13353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                    macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_3    macrocell2      5237   6487  25183  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9837  25183  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell5   3516  13353  25183  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26070p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3130
----------------------------------------------   ----- 
End-of-path required time (ps)                   38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12467
-------------------------------------   ----- 
End-of-path arrival time (ps)           12467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                    macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_3    macrocell2      5237   6487  25183  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9837  25183  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell3   2630  12467  26070  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3130
----------------------------------------------   ----- 
End-of-path required time (ps)                   38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12464
-------------------------------------   ----- 
End-of-path arrival time (ps)           12464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                    macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/main_3    macrocell2      5237   6487  25183  RISE       1
\Timer_US:TimerUDB:capt_fifo_load\/q         macrocell2      3350   9837  25183  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell4   2627  12464  26073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb
Path End       : Net_553/main_1
Capture Clock  : Net_553/clock_0
Path slack     : 27077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11080
-------------------------------------   ----- 
End-of-path arrival time (ps)           11080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u2\/f0_blk_stat_comb  datapathcell5   4020   4020  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2289   6309  27077  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    2460   8769  27077  RISE       1
Net_553/main_1                                        macrocell28     2310  11080  27077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_periode:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13949
-------------------------------------   ----- 
End-of-path arrival time (ps)           13949
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0       datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0       datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:status_tc\/main_1         macrocell7      3566   8276  27218  RISE       1
\Timer_periode:TimerUDB:status_tc\/q              macrocell7      3350  11626  27218  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2323  13949  27218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:rstSts:stsreg\/clock                statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell3   3677   8387  27220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27220p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8387
-------------------------------------   ---- 
End-of-path arrival time (ps)           8387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell4   3677   8387  27220  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27339p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8268
-------------------------------------   ---- 
End-of-path arrival time (ps)           8268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell8   3558   8268  27339  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27340p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8267
-------------------------------------   ---- 
End-of-path arrival time (ps)           8267
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell7   3557   8267  27340  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12996
-------------------------------------   ----- 
End-of-path arrival time (ps)           12996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0       datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0       datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:status_tc\/main_0         macrocell3      2609   7319  28171  RISE       1
\Timer_US:TimerUDB:status_tc\/q              macrocell3      3350  10669  28171  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2326  12996  28171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23715  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell5   5291   7341  28265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:sT24:timerdp:u0\/z0         datapathcell3    760    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell4      0    760  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/z0         datapathcell4   1210   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell5      0   1970  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell5   2740   4710  20620  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell5   2603   7313  28294  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sT24:timerdp:u0\/z0         datapathcell7    760    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell8      0    760  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/z0         datapathcell8   1210   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell9      0   1970  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell9   2740   4710  20740  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell9   2304   7014  28593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:pollcount_1\/main_3
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 28711p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:pollcount_1\/main_3  macrocell50   7313   9446  28711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_state_0\/main_9
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 28884p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9273
-------------------------------------   ---- 
End-of-path arrival time (ps)           9273
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                        iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_state_0\/main_9  macrocell44   7140   9273  28884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6493
-------------------------------------   ---- 
End-of-path arrival time (ps)           6493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_1  datapathcell3   5243   6493  29113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_1:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 29414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6193
-------------------------------------   ---- 
End-of-path arrival time (ps)           6193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell6   2290   2290  29414  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell6   3903   6193  29414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11466
-------------------------------------   ----- 
End-of-path arrival time (ps)           11466
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29414  RISE       1
\Counter_1:CounterUDB:status_3\/main_0           macrocell5      3509   5799  29700  RISE       1
\Counter_1:CounterUDB:status_3\/q                macrocell5      3350   9149  29700  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_3   statusicell3    2317  11466  29700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_state_2\/main_8
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 29805p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8351
-------------------------------------   ---- 
End-of-path arrival time (ps)           8351
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                        iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_state_2\/main_8  macrocell47   6218   8351  29805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23715  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell4   3689   5739  29868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30035p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5572
-------------------------------------   ---- 
End-of-path arrival time (ps)           5572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/cs_addr_1  datapathcell4   4322   5572  30035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:pollcount_0\/main_2
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 30049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:pollcount_0\/main_2  macrocell51   5975   8108  30049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_status_3\/main_6
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 30049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                         iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_status_3\/main_6  macrocell52   5975   8108  30049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : XBee_Rx(0)/fb
Path End       : \XBee_UART:BUART:rx_last\/main_0
Capture Clock  : \XBee_UART:BUART:rx_last\/clock_0
Path slack     : 30049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. XBee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
XBee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
XBee_Rx(0)/fb                     iocell13      2133   2133  24430  RISE       1
\XBee_UART:BUART:rx_last\/main_0  macrocell53   5975   8108  30049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_last\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0        controlcell2    2050   2050  23715  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell3   3241   5291  30315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10695
-------------------------------------   ----- 
End-of-path arrival time (ps)           10695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30472  RISE       1
\Counter_1:CounterUDB:status_0\/main_0            macrocell4      2603   5033  30472  RISE       1
\Counter_1:CounterUDB:status_0\/q                 macrocell4      3350   8383  30472  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2312  10695  30472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24084  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell8   3900   5110  30496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u1\/clock              datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24084  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell7   3713   4923  30684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_272/q
Path End       : \Counter_1:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:count_stored_i\/clock_0
Path slack     : 30730p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_272/q                                     macrocell20   1250   1250  21921  RISE       1
\Counter_1:CounterUDB:count_stored_i\/main_0  macrocell27   6176   7426  30730  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:count_stored_i\/clock_0               macrocell27         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_553/main_0
Capture Clock  : Net_553/clock_0
Path slack     : 30792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  30792  RISE       1
Net_553/main_0                           macrocell28    5315   7365  30792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7360
-------------------------------------   ---- 
End-of-path arrival time (ps)           7360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0   controlcell2   2050   2050  23715  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_0  macrocell24    5310   7360  30797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:capture_last\/main_0
Capture Clock  : \Timer_US:TimerUDB:capture_last\/clock_0
Path slack     : 30804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23715  RISE       1
\Timer_US:TimerUDB:capture_last\/main_0  macrocell21    5302   7352  30804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_US:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30953p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_553/q                                      macrocell28     1250   1250  22513  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/cs_addr_1  datapathcell5   3404   4654  30953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_periode:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31412p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell3        0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_periode:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  24084  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell9   2984   4194  31412  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_periode:TimerUDB:sT24:timerdp:u2\/clock              datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \US_40kHz:PWMUDB:runmode_enable\/main_0
Capture Clock  : \US_40kHz:PWMUDB:runmode_enable\/clock_0
Path slack     : 31557p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6599
-------------------------------------   ---- 
End-of-path arrival time (ps)           6599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  30792  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/main_0  macrocell14    4549   6599  31557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 31665p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell28   1250   1250  22513  RISE       1
MODIN2_0/main_3  macrocell23   5242   6492  31665  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 31747p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_553/q        macrocell28   1250   1250  22513  RISE       1
MODIN2_1/main_3  macrocell22   5160   6410  31747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 31866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell21   1250   1250  25938  RISE       1
MODIN2_0/main_2                     macrocell23   5041   6291  31866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Counter_1:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 32357p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29414  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/main_0    macrocell25     3509   5799  32357  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:underflow_reg_i\/clock_0              macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23715  RISE       1
MODIN2_1/main_0                          macrocell22    3712   5762  32394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 32399p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23715  RISE       1
MODIN2_0/main_0                          macrocell23    3707   5757  32399  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 32869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5288
-------------------------------------   ---- 
End-of-path arrival time (ps)           5288
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q  macrocell21   1250   1250  25938  RISE       1
MODIN2_1/main_2                     macrocell22   4038   5288  32869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Counter_1:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_1:CounterUDB:prevCompare\/clock_0
Path slack     : 33138p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell6   2430   2430  30472  RISE       1
\Counter_1:CounterUDB:prevCompare\/main_0         macrocell26     2589   5019  33138  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:prevCompare\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                macrocell22   1250   1250  33215  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_4  macrocell24   3692   4942  33215  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33411p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                macrocell23   1250   1250  33411  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_5  macrocell24   3496   4746  33411  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4392
-------------------------------------   ---- 
End-of-path arrival time (ps)           4392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_553/q                                 macrocell28   1250   1250  22513  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_3  macrocell24   3142   4392  33765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34105p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  33215  RISE       1
MODIN2_0/main_4  macrocell23   2802   4052  34105  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell22   1250   1250  33215  RISE       1
MODIN2_1/main_4  macrocell22   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capture_last\/q
Path End       : \Timer_US:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_US:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capture_last\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capture_last\/q        macrocell21   1250   1250  25938  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/main_2  macrocell24   2631   3881  34275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_5
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  33411  RISE       1
MODIN2_0/main_5  macrocell23   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_5
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell23   1250   1250  33411  RISE       1
MODIN2_1/main_5  macrocell22   2580   3830  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell22         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34369p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                        controlcell2        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  23715  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/reset  statusicell2   5247   7297  34369  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Counter_1:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_1:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 34405p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sC8:counterdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Counter_1:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell6   2290   2290  29414  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4471   6761  34405  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Counter_1:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_US:TimerUDB:capt_int_temp\/q
Path End       : \Timer_US:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_US:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37618p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:capt_int_temp\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_US:TimerUDB:capt_int_temp\/q         macrocell24    1250   1250  37618  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2299   3549  37618  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_US:TimerUDB:rstSts:stsreg\/clock                     statusicell2        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 67574p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15259
-------------------------------------   ----- 
End-of-path arrival time (ps)           15259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67574  RISE       1
\US_40kHz:PWMUDB:status_2\/main_1          macrocell1      2910   6410  67574  RISE       1
\US_40kHz:PWMUDB:status_2\/q               macrocell1      3350   9760  67574  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5499  15259  67574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67579p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   6394  67579  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11524  67579  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11524  67579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70879p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2894   6394  70879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70880p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67574  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2894   6394  70880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 71468p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11366
-------------------------------------   ----- 
End-of-path arrival time (ps)           11366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/main_1          macrocell8       3411   5701  71468  RISE       1
\PWM_Front:PWMUDB:status_2\/q               macrocell8       3350   9051  71468  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_2  statusicell5     2315  11366  71468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q        macrocell29      1250   1250  71696  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   4327   5577  71696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell11   2290   2290  72267  RISE       1
\PWM_Back:PWMUDB:status_2\/main_1          macrocell9       2611   4901  72267  RISE       1
\PWM_Back:PWMUDB:status_2\/q               macrocell9       3350   8251  72267  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2315  10567  72267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72350p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290  71468  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2634   4924  72350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell11   2290   2290  72267  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell11   2598   4888  72386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  69155  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3568   4818  72455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72649p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q         macrocell14     1250   1250  69155  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3375   4625  72649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:prevCompare1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare1\/clock_0
Path slack     : 72677p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7146
-------------------------------------   ---- 
End-of-path arrival time (ps)           7146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  72677  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/main_0     macrocell15     3396   7146  72677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \US_40kHz:PWMUDB:status_0\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 72686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7137
-------------------------------------   ---- 
End-of-path arrival time (ps)           7137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  72677  RISE       1
\US_40kHz:PWMUDB:status_0\/main_1         macrocell17     3387   7137  72686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:prevCompare2\/main_0
Capture Clock  : \US_40kHz:PWMUDB:prevCompare2\/clock_0
Path slack     : 73347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73347  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/main_0     macrocell16     2606   6476  73347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \US_40kHz:PWMUDB:status_1\/main_1
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 73347p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6476
-------------------------------------   ---- 
End-of-path arrival time (ps)           6476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73347  RISE       1
\US_40kHz:PWMUDB:status_1\/main_1         macrocell18     2606   6476  73347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_272/main_1
Capture Clock  : Net_272/clock_0
Path slack     : 73356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6467
-------------------------------------   ---- 
End-of-path arrival time (ps)           6467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  73347  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  73347  RISE       1
Net_272/main_1                            macrocell20     2597   6467  73356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q        macrocell36      1250   1250  73619  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell11   2324   3574  73699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_773/main_0
Capture Clock  : Net_773/clock_0
Path slack     : 73699p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  71696  RISE       1
Net_773/main_0                       macrocell35   4874   6124  73699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_773/clock_0                                            macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_491/main_1
Capture Clock  : Net_491/clock_0
Path slack     : 73776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6047
-------------------------------------   ---- 
End-of-path arrival time (ps)           6047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  72677  RISE       1
\US_40kHz:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  72677  RISE       1
Net_491/main_1                            macrocell19     2297   6047  73776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:prevCompare1\/clock_0
Path slack     : 73923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73923  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/main_0    macrocell30      3391   5901  73923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Front:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 73923p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73923  RISE       1
\PWM_Front:PWMUDB:status_0\/main_1        macrocell32      3391   5901  73923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:prevCompare1\/clock_0
Path slack     : 74397p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74397  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/main_0    macrocell37      2916   5426  74397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_828/main_1
Capture Clock  : Net_828/clock_0
Path slack     : 74408p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74397  RISE       1
Net_828/main_1                           macrocell41      2905   5415  74408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Back:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 74409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell11   2510   2510  74397  RISE       1
\PWM_Back:PWMUDB:status_0\/main_1        macrocell39      2904   5414  74409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_772/main_1
Capture Clock  : Net_772/clock_0
Path slack     : 74663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  73923  RISE       1
Net_772/main_1                            macrocell34      2650   5160  74663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_772/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:runmode_enable\/q
Path End       : Net_772/main_0
Capture Clock  : Net_772/clock_0
Path slack     : 74716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:runmode_enable\/q  macrocell29   1250   1250  71696  RISE       1
Net_772/main_0                       macrocell34   3858   5108  74716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_772/clock_0                                            macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_491/main_0
Capture Clock  : Net_491/clock_0
Path slack     : 75011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  69155  RISE       1
Net_491/main_0                      macrocell19   3562   4812  75011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_491/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:runmode_enable\/q
Path End       : Net_272/main_0
Capture Clock  : Net_272/clock_0
Path slack     : 75013p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:runmode_enable\/clock_0                   macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:runmode_enable\/q  macrocell14   1250   1250  69155  RISE       1
Net_272/main_0                      macrocell20   3561   4811  75013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_272/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_553/q
Path End       : Net_553/main_2
Capture Clock  : Net_553/clock_0
Path slack     : 75183p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_553/q       macrocell28   1250   1250  75183  RISE       1
Net_553/main_2  macrocell28   3390   4640  75183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_553/clock_0                                            macrocell28         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare1\/q
Path End       : \US_40kHz:PWMUDB:status_0\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare1\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare1\/q   macrocell15   1250   1250  76275  RISE       1
\US_40kHz:PWMUDB:status_0\/main_0  macrocell17   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_828/main_0
Capture Clock  : Net_828/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  73619  RISE       1
Net_828/main_0                      macrocell41   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_828/clock_0                                            macrocell41         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:runmode_enable\/q
Path End       : Net_829/main_0
Capture Clock  : Net_829/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:runmode_enable\/q  macrocell36   1250   1250  73619  RISE       1
Net_829/main_0                      macrocell42   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_829/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:prevCompare2\/q
Path End       : \US_40kHz:PWMUDB:status_1\/main_0
Capture Clock  : \US_40kHz:PWMUDB:status_1\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:prevCompare2\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:prevCompare2\/q   macrocell16   1250   1250  76277  RISE       1
\US_40kHz:PWMUDB:status_1\/main_0  macrocell18   2296   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare1\/q
Path End       : \PWM_Front:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_0\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare1\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:prevCompare1\/q   macrocell30   1250   1250  76280  RISE       1
\PWM_Front:PWMUDB:status_0\/main_0  macrocell32   2293   3543  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:prevCompare2\/q
Path End       : \PWM_Front:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Front:PWMUDB:status_1\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:prevCompare2\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:prevCompare2\/q   macrocell31   1250   1250  76282  RISE       1
\PWM_Front:PWMUDB:status_1\/main_0  macrocell33   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare2\/q
Path End       : \PWM_Back:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_1\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare2\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:prevCompare2\/q   macrocell38   1250   1250  76282  RISE       1
\PWM_Back:PWMUDB:status_1\/main_0  macrocell40   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:prevCompare1\/q
Path End       : \PWM_Back:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Back:PWMUDB:status_0\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:prevCompare1\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:prevCompare1\/q   macrocell37   1250   1250  76284  RISE       1
\PWM_Back:PWMUDB:status_0\/main_0  macrocell39   2289   3539  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Front:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Front:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76300  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/main_0      macrocell29    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:runmode_enable\/clock_0                  macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Back:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Back:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk1:ctrlreg\/clock                    controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  76300  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/main_0      macrocell36    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:runmode_enable\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_0\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78641p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_0\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_0\/q               macrocell17    1250   1250  78641  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2942   4192  78641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_0\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79259p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_0\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:status_0\/q               macrocell32    1250   1250  79259  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2324   3574  79259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_40kHz:PWMUDB:status_1\/q
Path End       : \US_40kHz:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \US_40kHz:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:status_1\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\US_40kHz:PWMUDB:status_1\/q               macrocell18    1250   1250  79270  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2313   3563  79270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\US_40kHz:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Front:PWMUDB:status_1\/q
Path End       : \PWM_Front:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Front:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:status_1\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Front:PWMUDB:status_1\/q               macrocell33    1250   1250  79284  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/status_1  statusicell5   2299   3549  79284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Front:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_1\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:status_1\/q               macrocell40    1250   1250  79284  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2299   3549  79284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Back:PWMUDB:status_0\/q
Path End       : \PWM_Back:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Back:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:status_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Back:PWMUDB:status_0\/q               macrocell39    1250   1250  79288  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2296   3546  79288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Back:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \XBee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020798p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15509
-------------------------------------   ----- 
End-of-path arrival time (ps)           15509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q            macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/main_0  macrocell10   8006   9256  13020798  RISE       1
\XBee_UART:BUART:rx_counter_load\/q       macrocell10   3350  12606  13020798  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2902  15509  13020798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \XBee_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \XBee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13025488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15679
-------------------------------------   ----- 
End-of-path arrival time (ps)           15679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13025488  RISE       1
\XBee_UART:BUART:rx_status_4\/main_1                 macrocell12      2919   6499  13025488  RISE       1
\XBee_UART:BUART:rx_status_4\/q                      macrocell12      3350   9849  13025488  RISE       1
\XBee_UART:BUART:sRX:RxSts\/status_4                 statusicell7     5830  15679  13025488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxSts\/clock                          statusicell7        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025984p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q                macrocell43      1250   1250  13020798  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   8423   9673  13025984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027899p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q                macrocell44      1250   1250  13022984  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   6508   7758  13027899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_0
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13027924p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10233
-------------------------------------   ----- 
End-of-path arrival time (ps)           10233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q        macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_status_3\/main_0  macrocell52   8983  10233  13027924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029072p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q               macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_0  macrocell49   7835   9085  13029072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029538p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8618
-------------------------------------   ---- 
End-of-path arrival time (ps)           8618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_state_3\/main_4  macrocell46   7368   8618  13029538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029545p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8611
-------------------------------------   ---- 
End-of-path arrival time (ps)           8611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_state_0\/main_4  macrocell44   7361   8611  13029545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_0\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029621p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029621  RISE       1
\XBee_UART:BUART:rx_state_0\/main_6         macrocell44   6595   8535  13029621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029649p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q               macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_3  macrocell49   7258   8508  13029649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_4
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029727p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q        macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_status_3\/main_4  macrocell52   7180   8430  13029727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q         macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_0  macrocell45   6994   8244  13029913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13029913p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_state_2\/main_0  macrocell47   6994   8244  13029913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030063p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q          macrocell48      1250   1250  13030063  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4344   5594  13030063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_3\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030205p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029621  RISE       1
\XBee_UART:BUART:rx_state_3\/main_6         macrocell46   6012   7952  13030205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_3
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030320p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7836
-------------------------------------   ---- 
End-of-path arrival time (ps)           7836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q        macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_status_3\/main_3  macrocell52   6586   7836  13030320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_1
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030398p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7759
-------------------------------------   ---- 
End-of-path arrival time (ps)           7759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q        macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_status_3\/main_1  macrocell52   6509   7759  13030398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030827p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7330
-------------------------------------   ---- 
End-of-path arrival time (ps)           7330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_state_0\/main_0  macrocell44   6080   7330  13030827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_1\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_0
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030843p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_1\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_1\/q       macrocell43   1250   1250  13020798  RISE       1
\XBee_UART:BUART:rx_state_3\/main_0  macrocell46   6063   7313  13030843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_load_fifo\/q
Path End       : \XBee_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \XBee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031122p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7415
-------------------------------------   ---- 
End-of-path arrival time (ps)           7415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_load_fifo\/q            macrocell45      1250   1250  13026640  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   6165   7415  13031122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031310p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q         macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_4  macrocell45   5597   6847  13031310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_2\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_4
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031310p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_2\/q       macrocell47   1250   1250  13022183  RISE       1
\XBee_UART:BUART:rx_state_2\/main_4  macrocell47   5597   6847  13031310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_3\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031495p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031495  RISE       1
\XBee_UART:BUART:rx_state_3\/main_5         macrocell46   4722   6662  13031495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031758p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q         macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_3  macrocell45   5149   6399  13031758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031758p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6399
-------------------------------------   ---- 
End-of-path arrival time (ps)           6399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_state_2\/main_3  macrocell47   5149   6399  13031758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_2
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031986p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6170
-------------------------------------   ---- 
End-of-path arrival time (ps)           6170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13030063  RISE       1
\XBee_UART:BUART:rx_status_3\/main_2  macrocell52   4920   6170  13031986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:pollcount_1\/main_4
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032015p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6142
-------------------------------------   ---- 
End-of-path arrival time (ps)           6142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13028642  RISE       1
\XBee_UART:BUART:pollcount_1\/main_4  macrocell50   4892   6142  13032015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_0\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032067p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031495  RISE       1
\XBee_UART:BUART:rx_state_0\/main_5         macrocell44   4150   6090  13032067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_10
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032074p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13028642  RISE       1
\XBee_UART:BUART:rx_state_0\/main_10  macrocell44   4832   6082  13032074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032336p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5821
-------------------------------------   ---- 
End-of-path arrival time (ps)           5821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q               macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_2  macrocell49   4571   5821  13032336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_3\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032626p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032626  RISE       1
\XBee_UART:BUART:rx_state_3\/main_7         macrocell46   3590   5530  13032626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_0\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032635p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5522
-------------------------------------   ---- 
End-of-path arrival time (ps)           5522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032626  RISE       1
\XBee_UART:BUART:rx_state_0\/main_7         macrocell44   3582   5522  13032635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:pollcount_0\/main_1
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032837p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032837  RISE       1
\XBee_UART:BUART:pollcount_0\/main_1        macrocell51   3380   5320  13032837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:pollcount_0\/main_0
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032839p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5317
-------------------------------------   ---- 
End-of-path arrival time (ps)           5317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032839  RISE       1
\XBee_UART:BUART:pollcount_0\/main_0        macrocell51   3377   5317  13032839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033109p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029621  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_6       macrocell45   3108   5048  13033109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \XBee_UART:BUART:rx_state_2\/main_6
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033109p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029621  RISE       1
\XBee_UART:BUART:rx_state_2\/main_6         macrocell47   3108   5048  13033109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13033161p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4995
-------------------------------------   ---- 
End-of-path arrival time (ps)           4995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13030063  RISE       1
\XBee_UART:BUART:rx_state_3\/main_2   macrocell46   3745   4995  13033161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033173p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4984
-------------------------------------   ---- 
End-of-path arrival time (ps)           4984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13030063  RISE       1
\XBee_UART:BUART:rx_state_0\/main_2   macrocell44   3734   4984  13033173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q         macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_1  macrocell45   3681   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_state_2\/main_1  macrocell47   3681   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033242p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q               macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/main_1  macrocell49   3665   4915  13033242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell49         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_5
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033367p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q       macrocell50   1250   1250  13027748  RISE       1
\XBee_UART:BUART:rx_status_3\/main_5  macrocell52   3540   4790  13033367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_8
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q      macrocell50   1250   1250  13027748  RISE       1
\XBee_UART:BUART:rx_state_0\/main_8  macrocell44   3419   4669  13033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033570p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032837  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_1   macrocell48   2646   4586  13033570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \XBee_UART:BUART:pollcount_1\/main_1
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033570p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4586
-------------------------------------   ---- 
End-of-path arrival time (ps)           4586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032837  RISE       1
\XBee_UART:BUART:pollcount_1\/main_1        macrocell50   2646   4586  13033570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033572p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032839  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_0   macrocell48   2644   4584  13033572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \XBee_UART:BUART:pollcount_1\/main_0
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13033572p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032839  RISE       1
\XBee_UART:BUART:pollcount_1\/main_0        macrocell50   2644   4584  13033572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032626  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_7       macrocell45   2630   4570  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \XBee_UART:BUART:rx_state_2\/main_7
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032626  RISE       1
\XBee_UART:BUART:rx_state_2\/main_7         macrocell47   2630   4570  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \XBee_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \XBee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033881  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/main_2   macrocell48   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031495  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_5       macrocell45   2303   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \XBee_UART:BUART:rx_state_2\/main_5
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031495  RISE       1
\XBee_UART:BUART:rx_state_2\/main_5         macrocell47   2303   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_last\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_9
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033978p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_last\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_last\/q          macrocell53   1250   1250  13033978  RISE       1
\XBee_UART:BUART:rx_state_2\/main_9  macrocell47   2929   4179  13033978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_state_3\/main_3  macrocell46   2788   4038  13034118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_3\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_3
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034128p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_3\/q       macrocell46   1250   1250  13022791  RISE       1
\XBee_UART:BUART:rx_state_0\/main_3  macrocell44   2779   4029  13034128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \XBee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q   macrocell48   1250   1250  13030063  RISE       1
\XBee_UART:BUART:rx_load_fifo\/main_2  macrocell45   2648   3898  13034259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_load_fifo\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_bitclk_enable\/q
Path End       : \XBee_UART:BUART:rx_state_2\/main_2
Capture Clock  : \XBee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034259p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  13030063  RISE       1
\XBee_UART:BUART:rx_state_2\/main_2   macrocell47   2648   3898  13034259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_2\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:pollcount_0\/main_3
Capture Clock  : \XBee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034261p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13028642  RISE       1
\XBee_UART:BUART:pollcount_0\/main_3  macrocell51   2645   3895  13034261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_0\/q
Path End       : \XBee_UART:BUART:rx_status_3\/main_7
Capture Clock  : \XBee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13034261p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_0\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_0\/q       macrocell51   1250   1250  13028642  RISE       1
\XBee_UART:BUART:rx_status_3\/main_7  macrocell52   2645   3895  13034261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:pollcount_1\/q
Path End       : \XBee_UART:BUART:pollcount_1\/main_2
Capture Clock  : \XBee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034267p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:pollcount_1\/q       macrocell50   1250   1250  13027748  RISE       1
\XBee_UART:BUART:pollcount_1\/main_2  macrocell50   2640   3890  13034267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:pollcount_1\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_0\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_state_0\/main_1  macrocell44   2603   3853  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_state_0\/q
Path End       : \XBee_UART:BUART:rx_state_3\/main_1
Capture Clock  : \XBee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034303p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_0\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_state_0\/q       macrocell44   1250   1250  13022984  RISE       1
\XBee_UART:BUART:rx_state_3\/main_1  macrocell46   2603   3853  13034303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_state_3\/clock_0                       macrocell46         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \XBee_UART:BUART:rx_status_3\/q
Path End       : \XBee_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \XBee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13036276p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (XBee_UART_IntClock:R#1 vs. XBee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:rx_status_3\/clock_0                      macrocell52         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\XBee_UART:BUART:rx_status_3\/q       macrocell52    1250   1250  13036276  RISE       1
\XBee_UART:BUART:sRX:RxSts\/status_3  statusicell7   3640   4890  13036276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\XBee_UART:BUART:sRX:RxSts\/clock                          statusicell7        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

