
blue pill xinput.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08002000  08002000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009220  0800210c  0800210c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  0800b32c  0800b32c  0000a32c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b440  0800b440  0000b158  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b440  0800b440  0000b158  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b440  0800b440  0000b158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b440  0800b440  0000a440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b444  0800b444  0000a444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000158  20000000  0800b448  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000900  20000158  0800b5a0  0000b158  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a58  0800b5a0  0000ba58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b158  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014111  00000000  00000000  0000b181  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003961  00000000  00000000  0001f292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  00022bf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1c  00000000  00000000  00023e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b8cf  00000000  00000000  00024cac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017c0f  00000000  00000000  0004057b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093f26  00000000  00000000  0005818a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ec0b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b84  00000000  00000000  000ec0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000f0c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800210c <__do_global_dtors_aux>:
 800210c:	b510      	push	{r4, lr}
 800210e:	4c05      	ldr	r4, [pc, #20]	@ (8002124 <__do_global_dtors_aux+0x18>)
 8002110:	7823      	ldrb	r3, [r4, #0]
 8002112:	b933      	cbnz	r3, 8002122 <__do_global_dtors_aux+0x16>
 8002114:	4b04      	ldr	r3, [pc, #16]	@ (8002128 <__do_global_dtors_aux+0x1c>)
 8002116:	b113      	cbz	r3, 800211e <__do_global_dtors_aux+0x12>
 8002118:	4804      	ldr	r0, [pc, #16]	@ (800212c <__do_global_dtors_aux+0x20>)
 800211a:	f3af 8000 	nop.w
 800211e:	2301      	movs	r3, #1
 8002120:	7023      	strb	r3, [r4, #0]
 8002122:	bd10      	pop	{r4, pc}
 8002124:	20000158 	.word	0x20000158
 8002128:	00000000 	.word	0x00000000
 800212c:	0800b314 	.word	0x0800b314

08002130 <frame_dummy>:
 8002130:	b508      	push	{r3, lr}
 8002132:	4b03      	ldr	r3, [pc, #12]	@ (8002140 <frame_dummy+0x10>)
 8002134:	b11b      	cbz	r3, 800213e <frame_dummy+0xe>
 8002136:	4903      	ldr	r1, [pc, #12]	@ (8002144 <frame_dummy+0x14>)
 8002138:	4803      	ldr	r0, [pc, #12]	@ (8002148 <frame_dummy+0x18>)
 800213a:	f3af 8000 	nop.w
 800213e:	bd08      	pop	{r3, pc}
 8002140:	00000000 	.word	0x00000000
 8002144:	2000015c 	.word	0x2000015c
 8002148:	0800b314 	.word	0x0800b314

0800214c <send_xinput_report>:

extern uint8_t USBD_CUSTOM_HID_SendReport     (USBD_HandleTypeDef  *pdev,
                                 uint8_t *report,
                                 uint16_t len);

void send_xinput_report(void) {
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0

	// Read and update buttons, dpad and adc handbrake
	readButtons();
 8002150:	f001 f844 	bl	80031dc <readButtons>

	// Potentiometers is used to triggers and sticks

	// Read ADC values
	readAdcValues();
 8002154:	f001 f8cc 	bl	80032f0 <readAdcValues>

	// Update values of sticks
	updateSticks();
 8002158:	f001 f9f4 	bl	8003544 <updateSticks>

	// Update values of triggres
	updateTriggers();
 800215c:	f001 f9de 	bl	800351c <updateTriggers>

	// Send commands to PC
	//USBD_LL_Transmit( hUsbDevice_0, XINPUT_TX_ENDPOINT, TXData ,XINPUT_TX_SIZE);
	USBD_CUSTOM_HID_SendReport( &hUsbDeviceFS, TXData, XINPUT_TX_SIZE );
 8002160:	2214      	movs	r2, #20
 8002162:	4903      	ldr	r1, [pc, #12]	@ (8002170 <send_xinput_report+0x24>)
 8002164:	4803      	ldr	r0, [pc, #12]	@ (8002174 <send_xinput_report+0x28>)
 8002166:	f008 f8d3 	bl	800a310 <USBD_CUSTOM_HID_SendReport>

}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	2000004c 	.word	0x2000004c
 8002174:	20000254 	.word	0x20000254

08002178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800217c:	f001 fbce 	bl	800391c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002180:	f000 f85a 	bl	8002238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002184:	f000 f9a0 	bl	80024c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002188:	f000 f980 	bl	800248c <MX_DMA_Init>
  MX_ADC1_Init();
 800218c:	f000 f8b2 	bl	80022f4 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002190:	f000 f91a 	bl	80023c8 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8002194:	f000 fbd0 	bl	8002938 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

	HAL_DMA_Init(&hdma_adc1);
 8002198:	481a      	ldr	r0, [pc, #104]	@ (8002204 <main+0x8c>)
 800219a:	f002 fa77 	bl	800468c <HAL_DMA_Init>
	HAL_ADC_Start_DMA( &hadc1, ADC_buffer, 4 );
 800219e:	2204      	movs	r2, #4
 80021a0:	4919      	ldr	r1, [pc, #100]	@ (8002208 <main+0x90>)
 80021a2:	481a      	ldr	r0, [pc, #104]	@ (800220c <main+0x94>)
 80021a4:	f001 fdaa 	bl	8003cfc <HAL_ADC_Start_DMA>
	HAL_ADC_Start_IT( &hadc1 );
 80021a8:	4818      	ldr	r0, [pc, #96]	@ (800220c <main+0x94>)
 80021aa:	f001 fcf1 	bl	8003b90 <HAL_ADC_Start_IT>

	HAL_TIM_Base_Start_IT(&htim2);
 80021ae:	4818      	ldr	r0, [pc, #96]	@ (8002210 <main+0x98>)
 80021b0:	f005 f854 	bl	800725c <HAL_TIM_Base_Start_IT>

	  while (!adcValueReady);   // wait for first averaged ADC frame
 80021b4:	bf00      	nop
 80021b6:	4b17      	ldr	r3, [pc, #92]	@ (8002214 <main+0x9c>)
 80021b8:	f993 3000 	ldrsb.w	r3, [r3]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0fa      	beq.n	80021b6 <main+0x3e>

	  xRightCenter = xRightStickValue_ADC;
 80021c0:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <main+0xa0>)
 80021c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	4b14      	ldr	r3, [pc, #80]	@ (800221c <main+0xa4>)
 80021ca:	801a      	strh	r2, [r3, #0]
	  yRightCenter = yRightStickValue_ADC;
 80021cc:	4b14      	ldr	r3, [pc, #80]	@ (8002220 <main+0xa8>)
 80021ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021d2:	b29a      	uxth	r2, r3
 80021d4:	4b13      	ldr	r3, [pc, #76]	@ (8002224 <main+0xac>)
 80021d6:	801a      	strh	r2, [r3, #0]
	  xLeftCenter = xLeftStickValue_ADC;
 80021d8:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <main+0xb0>)
 80021da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021de:	b29a      	uxth	r2, r3
 80021e0:	4b12      	ldr	r3, [pc, #72]	@ (800222c <main+0xb4>)
 80021e2:	801a      	strh	r2, [r3, #0]
	  yLeftCenter = yLeftStickValue_ADC;
 80021e4:	4b12      	ldr	r3, [pc, #72]	@ (8002230 <main+0xb8>)
 80021e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <main+0xbc>)
 80021ee:	801a      	strh	r2, [r3, #0]

	// Declare port and pins
	declareButtonPins();
 80021f0:	f000 feea 	bl	8002fc8 <declareButtonPins>
	declareAnalogPins();
 80021f4:	f000 ff96 	bl	8003124 <declareAnalogPins>
	declareEncoderPins();
 80021f8:	f000 ffd6 	bl	80031a8 <declareEncoderPins>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  send_xinput_report();
 80021fc:	f7ff ffa6 	bl	800214c <send_xinput_report>
 8002200:	e7fc      	b.n	80021fc <main+0x84>
 8002202:	bf00      	nop
 8002204:	200001a4 	.word	0x200001a4
 8002208:	20000230 	.word	0x20000230
 800220c:	20000174 	.word	0x20000174
 8002210:	200001e8 	.word	0x200001e8
 8002214:	20000978 	.word	0x20000978
 8002218:	20000974 	.word	0x20000974
 800221c:	20000986 	.word	0x20000986
 8002220:	20000976 	.word	0x20000976
 8002224:	20000988 	.word	0x20000988
 8002228:	20000970 	.word	0x20000970
 800222c:	2000098a 	.word	0x2000098a
 8002230:	20000972 	.word	0x20000972
 8002234:	2000098c 	.word	0x2000098c

08002238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b094      	sub	sp, #80	@ 0x50
 800223c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800223e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002242:	2228      	movs	r2, #40	@ 0x28
 8002244:	2100      	movs	r1, #0
 8002246:	4618      	mov	r0, r3
 8002248:	f009 f837 	bl	800b2ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800224c:	f107 0314 	add.w	r3, r7, #20
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800225c:	1d3b      	adds	r3, r7, #4
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002268:	2301      	movs	r3, #1
 800226a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800226c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002272:	2300      	movs	r3, #0
 8002274:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002276:	2301      	movs	r3, #1
 8002278:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800227a:	2302      	movs	r3, #2
 800227c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800227e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002282:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002284:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002288:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800228a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800228e:	4618      	mov	r0, r3
 8002290:	f004 fb00 	bl	8006894 <HAL_RCC_OscConfig>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800229a:	f000 f991 	bl	80025c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800229e:	230f      	movs	r3, #15
 80022a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022a2:	2302      	movs	r3, #2
 80022a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022a6:	2300      	movs	r3, #0
 80022a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80022aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022b0:	2300      	movs	r3, #0
 80022b2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80022b4:	f107 0314 	add.w	r3, r7, #20
 80022b8:	2101      	movs	r1, #1
 80022ba:	4618      	mov	r0, r3
 80022bc:	f004 fd6c 	bl	8006d98 <HAL_RCC_ClockConfig>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <SystemClock_Config+0x92>
  {
    Error_Handler();
 80022c6:	f000 f97b 	bl	80025c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 80022ca:	2312      	movs	r3, #18
 80022cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80022ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80022d2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80022d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022d8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	4618      	mov	r0, r3
 80022de:	f004 feb7 	bl	8007050 <HAL_RCCEx_PeriphCLKConfig>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80022e8:	f000 f96a 	bl	80025c0 <Error_Handler>
  }
}
 80022ec:	bf00      	nop
 80022ee:	3750      	adds	r7, #80	@ 0x50
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	2200      	movs	r2, #0
 80022fe:	601a      	str	r2, [r3, #0]
 8002300:	605a      	str	r2, [r3, #4]
 8002302:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002304:	4b2e      	ldr	r3, [pc, #184]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002306:	4a2f      	ldr	r2, [pc, #188]	@ (80023c4 <MX_ADC1_Init+0xd0>)
 8002308:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800230a:	4b2d      	ldr	r3, [pc, #180]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 800230c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002310:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002312:	4b2b      	ldr	r3, [pc, #172]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002314:	2201      	movs	r2, #1
 8002316:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002318:	4b29      	ldr	r3, [pc, #164]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 800231a:	2200      	movs	r2, #0
 800231c:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800231e:	4b28      	ldr	r3, [pc, #160]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002320:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8002324:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002326:	4b26      	ldr	r3, [pc, #152]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002328:	2200      	movs	r2, #0
 800232a:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800232c:	4b24      	ldr	r3, [pc, #144]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 800232e:	2204      	movs	r2, #4
 8002330:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002332:	4823      	ldr	r0, [pc, #140]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002334:	f001 fb54 	bl	80039e0 <HAL_ADC_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800233e:	f000 f93f 	bl	80025c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002342:	2300      	movs	r3, #0
 8002344:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002346:	2301      	movs	r3, #1
 8002348:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800234a:	2307      	movs	r3, #7
 800234c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800234e:	1d3b      	adds	r3, r7, #4
 8002350:	4619      	mov	r1, r3
 8002352:	481b      	ldr	r0, [pc, #108]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002354:	f001 fe8a 	bl	800406c <HAL_ADC_ConfigChannel>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800235e:	f000 f92f 	bl	80025c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002362:	2301      	movs	r3, #1
 8002364:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002366:	2302      	movs	r3, #2
 8002368:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	4619      	mov	r1, r3
 800236e:	4814      	ldr	r0, [pc, #80]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 8002370:	f001 fe7c 	bl	800406c <HAL_ADC_ConfigChannel>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d001      	beq.n	800237e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800237a:	f000 f921 	bl	80025c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800237e:	2302      	movs	r3, #2
 8002380:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002382:	2303      	movs	r3, #3
 8002384:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002386:	1d3b      	adds	r3, r7, #4
 8002388:	4619      	mov	r1, r3
 800238a:	480d      	ldr	r0, [pc, #52]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 800238c:	f001 fe6e 	bl	800406c <HAL_ADC_ConfigChannel>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002396:	f000 f913 	bl	80025c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800239a:	2303      	movs	r3, #3
 800239c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800239e:	2304      	movs	r3, #4
 80023a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023a2:	1d3b      	adds	r3, r7, #4
 80023a4:	4619      	mov	r1, r3
 80023a6:	4806      	ldr	r0, [pc, #24]	@ (80023c0 <MX_ADC1_Init+0xcc>)
 80023a8:	f001 fe60 	bl	800406c <HAL_ADC_ConfigChannel>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80023b2:	f000 f905 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000174 	.word	0x20000174
 80023c4:	40012400 	.word	0x40012400

080023c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023dc:	463b      	mov	r3, r7
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002460 <MX_TIM2_Init+0x98>)
 80023e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 80023ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002460 <MX_TIM2_Init+0x98>)
 80023ee:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 80023f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002460 <MX_TIM2_Init+0x98>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <MX_TIM2_Init+0x98>)
 80023fc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002400:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002402:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <MX_TIM2_Init+0x98>)
 8002404:	2200      	movs	r2, #0
 8002406:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002408:	4b15      	ldr	r3, [pc, #84]	@ (8002460 <MX_TIM2_Init+0x98>)
 800240a:	2200      	movs	r2, #0
 800240c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800240e:	4814      	ldr	r0, [pc, #80]	@ (8002460 <MX_TIM2_Init+0x98>)
 8002410:	f004 fed4 	bl	80071bc <HAL_TIM_Base_Init>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d001      	beq.n	800241e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800241a:	f000 f8d1 	bl	80025c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800241e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002422:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002424:	f107 0308 	add.w	r3, r7, #8
 8002428:	4619      	mov	r1, r3
 800242a:	480d      	ldr	r0, [pc, #52]	@ (8002460 <MX_TIM2_Init+0x98>)
 800242c:	f005 f858 	bl	80074e0 <HAL_TIM_ConfigClockSource>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002436:	f000 f8c3 	bl	80025c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243a:	2300      	movs	r3, #0
 800243c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002442:	463b      	mov	r3, r7
 8002444:	4619      	mov	r1, r3
 8002446:	4806      	ldr	r0, [pc, #24]	@ (8002460 <MX_TIM2_Init+0x98>)
 8002448:	f005 fa3a 	bl	80078c0 <HAL_TIMEx_MasterConfigSynchronization>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002452:	f000 f8b5 	bl	80025c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002456:	bf00      	nop
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200001e8 	.word	0x200001e8

08002464 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002474:	d104      	bne.n	8002480 <HAL_TIM_PeriodElapsedCallback+0x1c>
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // or your LED pin
 8002476:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800247a:	4803      	ldr	r0, [pc, #12]	@ (8002488 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800247c:	f002 fca7 	bl	8004dce <HAL_GPIO_TogglePin>
    }
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40011000 	.word	0x40011000

0800248c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002492:	4b0c      	ldr	r3, [pc, #48]	@ (80024c4 <MX_DMA_Init+0x38>)
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4a0b      	ldr	r2, [pc, #44]	@ (80024c4 <MX_DMA_Init+0x38>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	6153      	str	r3, [r2, #20]
 800249e:	4b09      	ldr	r3, [pc, #36]	@ (80024c4 <MX_DMA_Init+0x38>)
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	607b      	str	r3, [r7, #4]
 80024a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2100      	movs	r1, #0
 80024ae:	200b      	movs	r0, #11
 80024b0:	f002 f8b5 	bl	800461e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80024b4:	200b      	movs	r0, #11
 80024b6:	f002 f8ce 	bl	8004656 <HAL_NVIC_EnableIRQ>

}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000

080024c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b088      	sub	sp, #32
 80024cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ce:	f107 0310 	add.w	r3, r7, #16
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024dc:	4b34      	ldr	r3, [pc, #208]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 80024de:	699b      	ldr	r3, [r3, #24]
 80024e0:	4a33      	ldr	r2, [pc, #204]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 80024e2:	f043 0310 	orr.w	r3, r3, #16
 80024e6:	6193      	str	r3, [r2, #24]
 80024e8:	4b31      	ldr	r3, [pc, #196]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	f003 0310 	and.w	r3, r3, #16
 80024f0:	60fb      	str	r3, [r7, #12]
 80024f2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024f4:	4b2e      	ldr	r3, [pc, #184]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	4a2d      	ldr	r2, [pc, #180]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 80024fa:	f043 0320 	orr.w	r3, r3, #32
 80024fe:	6193      	str	r3, [r2, #24]
 8002500:	4b2b      	ldr	r3, [pc, #172]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0320 	and.w	r3, r3, #32
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800250c:	4b28      	ldr	r3, [pc, #160]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	4a27      	ldr	r2, [pc, #156]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 8002512:	f043 0304 	orr.w	r3, r3, #4
 8002516:	6193      	str	r3, [r2, #24]
 8002518:	4b25      	ldr	r3, [pc, #148]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	f003 0304 	and.w	r3, r3, #4
 8002520:	607b      	str	r3, [r7, #4]
 8002522:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002524:	4b22      	ldr	r3, [pc, #136]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	4a21      	ldr	r2, [pc, #132]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 800252a:	f043 0308 	orr.w	r3, r3, #8
 800252e:	6193      	str	r3, [r2, #24]
 8002530:	4b1f      	ldr	r3, [pc, #124]	@ (80025b0 <MX_GPIO_Init+0xe8>)
 8002532:	699b      	ldr	r3, [r3, #24]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	603b      	str	r3, [r7, #0]
 800253a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800253c:	2200      	movs	r2, #0
 800253e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002542:	481c      	ldr	r0, [pc, #112]	@ (80025b4 <MX_GPIO_Init+0xec>)
 8002544:	f002 fc2b 	bl	8004d9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002548:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800254c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800254e:	2301      	movs	r3, #1
 8002550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002552:	2300      	movs	r3, #0
 8002554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002556:	2302      	movs	r3, #2
 8002558:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800255a:	f107 0310 	add.w	r3, r7, #16
 800255e:	4619      	mov	r1, r3
 8002560:	4814      	ldr	r0, [pc, #80]	@ (80025b4 <MX_GPIO_Init+0xec>)
 8002562:	f002 fa81 	bl	8004a68 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8002566:	2201      	movs	r2, #1
 8002568:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800256c:	4811      	ldr	r0, [pc, #68]	@ (80025b4 <MX_GPIO_Init+0xec>)
 800256e:	f002 fc16 	bl	8004d9e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA8 PA9 PA10
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002572:	f248 7310 	movw	r3, #34576	@ 0x8710
 8002576:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800257c:	2301      	movs	r3, #1
 800257e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002580:	f107 0310 	add.w	r3, r7, #16
 8002584:	4619      	mov	r1, r3
 8002586:	480c      	ldr	r0, [pc, #48]	@ (80025b8 <MX_GPIO_Init+0xf0>)
 8002588:	f002 fa6e 	bl	8004a68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15
                           PB3 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 800258c:	f24f 33f8 	movw	r3, #62456	@ 0xf3f8
 8002590:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002596:	2301      	movs	r3, #1
 8002598:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259a:	f107 0310 	add.w	r3, r7, #16
 800259e:	4619      	mov	r1, r3
 80025a0:	4806      	ldr	r0, [pc, #24]	@ (80025bc <MX_GPIO_Init+0xf4>)
 80025a2:	f002 fa61 	bl	8004a68 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80025a6:	bf00      	nop
 80025a8:	3720      	adds	r7, #32
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	40011000 	.word	0x40011000
 80025b8:	40010800 	.word	0x40010800
 80025bc:	40010c00 	.word	0x40010c00

080025c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025c4:	b672      	cpsid	i
}
 80025c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <Error_Handler+0x8>

080025cc <HAL_ADC_ConvCpltCallback>:


/**	ADC ISR
*		Handles the values from ADC after the conversion finished
*/
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]

	if( adcValueReady == 0 ){
 80025d4:	4b36      	ldr	r3, [pc, #216]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0xe4>)
 80025d6:	f993 3000 	ldrsb.w	r3, [r3]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d128      	bne.n	8002630 <HAL_ADC_ConvCpltCallback+0x64>

		x	+= ADC_buffer[0];
 80025de:	4b35      	ldr	r3, [pc, #212]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0xe8>)
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	4b34      	ldr	r3, [pc, #208]	@ (80026b8 <HAL_ADC_ConvCpltCallback+0xec>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4413      	add	r3, r2
 80025ea:	4a33      	ldr	r2, [pc, #204]	@ (80026b8 <HAL_ADC_ConvCpltCallback+0xec>)
 80025ec:	6013      	str	r3, [r2, #0]
		y	+= ADC_buffer[1];
 80025ee:	4b31      	ldr	r3, [pc, #196]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0xe8>)
 80025f0:	885b      	ldrh	r3, [r3, #2]
 80025f2:	461a      	mov	r2, r3
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <HAL_ADC_ConvCpltCallback+0xf0>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4413      	add	r3, r2
 80025fa:	4a30      	ldr	r2, [pc, #192]	@ (80026bc <HAL_ADC_ConvCpltCallback+0xf0>)
 80025fc:	6013      	str	r3, [r2, #0]
		lx	+= ADC_buffer[2];
 80025fe:	4b2d      	ldr	r3, [pc, #180]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0xe8>)
 8002600:	889b      	ldrh	r3, [r3, #4]
 8002602:	461a      	mov	r2, r3
 8002604:	4b2e      	ldr	r3, [pc, #184]	@ (80026c0 <HAL_ADC_ConvCpltCallback+0xf4>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4413      	add	r3, r2
 800260a:	4a2d      	ldr	r2, [pc, #180]	@ (80026c0 <HAL_ADC_ConvCpltCallback+0xf4>)
 800260c:	6013      	str	r3, [r2, #0]
		ly	+= ADC_buffer[3];
 800260e:	4b29      	ldr	r3, [pc, #164]	@ (80026b4 <HAL_ADC_ConvCpltCallback+0xe8>)
 8002610:	88db      	ldrh	r3, [r3, #6]
 8002612:	461a      	mov	r2, r3
 8002614:	4b2b      	ldr	r3, [pc, #172]	@ (80026c4 <HAL_ADC_ConvCpltCallback+0xf8>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4413      	add	r3, r2
 800261a:	4a2a      	ldr	r2, [pc, #168]	@ (80026c4 <HAL_ADC_ConvCpltCallback+0xf8>)
 800261c:	6013      	str	r3, [r2, #0]

		count++;
 800261e:	4b2a      	ldr	r3, [pc, #168]	@ (80026c8 <HAL_ADC_ConvCpltCallback+0xfc>)
 8002620:	f993 3000 	ldrsb.w	r3, [r3]
 8002624:	b2db      	uxtb	r3, r3
 8002626:	3301      	adds	r3, #1
 8002628:	b2db      	uxtb	r3, r3
 800262a:	b25a      	sxtb	r2, r3
 800262c:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <HAL_ADC_ConvCpltCallback+0xfc>)
 800262e:	701a      	strb	r2, [r3, #0]
	}

	if (count == 100) {
 8002630:	4b25      	ldr	r3, [pc, #148]	@ (80026c8 <HAL_ADC_ConvCpltCallback+0xfc>)
 8002632:	f993 3000 	ldrsb.w	r3, [r3]
 8002636:	2b64      	cmp	r3, #100	@ 0x64
 8002638:	d135      	bne.n	80026a6 <HAL_ADC_ConvCpltCallback+0xda>

		xRightStickValue_ADC	= x/100;
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <HAL_ADC_ConvCpltCallback+0xec>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a23      	ldr	r2, [pc, #140]	@ (80026cc <HAL_ADC_ConvCpltCallback+0x100>)
 8002640:	fba2 2303 	umull	r2, r3, r2, r3
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	b21a      	sxth	r2, r3
 8002648:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <HAL_ADC_ConvCpltCallback+0x104>)
 800264a:	801a      	strh	r2, [r3, #0]
		yRightStickValue_ADC	= y/100;
 800264c:	4b1b      	ldr	r3, [pc, #108]	@ (80026bc <HAL_ADC_ConvCpltCallback+0xf0>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1e      	ldr	r2, [pc, #120]	@ (80026cc <HAL_ADC_ConvCpltCallback+0x100>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	095b      	lsrs	r3, r3, #5
 8002658:	b21a      	sxth	r2, r3
 800265a:	4b1e      	ldr	r3, [pc, #120]	@ (80026d4 <HAL_ADC_ConvCpltCallback+0x108>)
 800265c:	801a      	strh	r2, [r3, #0]
		xLeftStickValue_ADC		= lx/100;
 800265e:	4b18      	ldr	r3, [pc, #96]	@ (80026c0 <HAL_ADC_ConvCpltCallback+0xf4>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a1a      	ldr	r2, [pc, #104]	@ (80026cc <HAL_ADC_ConvCpltCallback+0x100>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	095b      	lsrs	r3, r3, #5
 800266a:	b21a      	sxth	r2, r3
 800266c:	4b1a      	ldr	r3, [pc, #104]	@ (80026d8 <HAL_ADC_ConvCpltCallback+0x10c>)
 800266e:	801a      	strh	r2, [r3, #0]
		yLeftStickValue_ADC		= ly/100;
 8002670:	4b14      	ldr	r3, [pc, #80]	@ (80026c4 <HAL_ADC_ConvCpltCallback+0xf8>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a15      	ldr	r2, [pc, #84]	@ (80026cc <HAL_ADC_ConvCpltCallback+0x100>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	095b      	lsrs	r3, r3, #5
 800267c:	b21a      	sxth	r2, r3
 800267e:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <HAL_ADC_ConvCpltCallback+0x110>)
 8002680:	801a      	strh	r2, [r3, #0]

        x = 0;
 8002682:	4b0d      	ldr	r3, [pc, #52]	@ (80026b8 <HAL_ADC_ConvCpltCallback+0xec>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
        y = 0;
 8002688:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <HAL_ADC_ConvCpltCallback+0xf0>)
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
        lx = 0;
 800268e:	4b0c      	ldr	r3, [pc, #48]	@ (80026c0 <HAL_ADC_ConvCpltCallback+0xf4>)
 8002690:	2200      	movs	r2, #0
 8002692:	601a      	str	r2, [r3, #0]
        ly = 0;
 8002694:	4b0b      	ldr	r3, [pc, #44]	@ (80026c4 <HAL_ADC_ConvCpltCallback+0xf8>)
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
        count = 0;
 800269a:	4b0b      	ldr	r3, [pc, #44]	@ (80026c8 <HAL_ADC_ConvCpltCallback+0xfc>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
        adcValueReady = 1;
 80026a0:	4b03      	ldr	r3, [pc, #12]	@ (80026b0 <HAL_ADC_ConvCpltCallback+0xe4>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	701a      	strb	r2, [r3, #0]
	}
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr
 80026b0:	20000978 	.word	0x20000978
 80026b4:	20000230 	.word	0x20000230
 80026b8:	20000238 	.word	0x20000238
 80026bc:	2000023c 	.word	0x2000023c
 80026c0:	20000240 	.word	0x20000240
 80026c4:	20000244 	.word	0x20000244
 80026c8:	20000248 	.word	0x20000248
 80026cc:	51eb851f 	.word	0x51eb851f
 80026d0:	20000974 	.word	0x20000974
 80026d4:	20000976 	.word	0x20000976
 80026d8:	20000970 	.word	0x20000970
 80026dc:	20000972 	.word	0x20000972

080026e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80026e6:	4b15      	ldr	r3, [pc, #84]	@ (800273c <HAL_MspInit+0x5c>)
 80026e8:	699b      	ldr	r3, [r3, #24]
 80026ea:	4a14      	ldr	r2, [pc, #80]	@ (800273c <HAL_MspInit+0x5c>)
 80026ec:	f043 0301 	orr.w	r3, r3, #1
 80026f0:	6193      	str	r3, [r2, #24]
 80026f2:	4b12      	ldr	r3, [pc, #72]	@ (800273c <HAL_MspInit+0x5c>)
 80026f4:	699b      	ldr	r3, [r3, #24]
 80026f6:	f003 0301 	and.w	r3, r3, #1
 80026fa:	60bb      	str	r3, [r7, #8]
 80026fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026fe:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <HAL_MspInit+0x5c>)
 8002700:	69db      	ldr	r3, [r3, #28]
 8002702:	4a0e      	ldr	r2, [pc, #56]	@ (800273c <HAL_MspInit+0x5c>)
 8002704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002708:	61d3      	str	r3, [r2, #28]
 800270a:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <HAL_MspInit+0x5c>)
 800270c:	69db      	ldr	r3, [r3, #28]
 800270e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002712:	607b      	str	r3, [r7, #4]
 8002714:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002716:	4b0a      	ldr	r3, [pc, #40]	@ (8002740 <HAL_MspInit+0x60>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	4a04      	ldr	r2, [pc, #16]	@ (8002740 <HAL_MspInit+0x60>)
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr
 800273c:	40021000 	.word	0x40021000
 8002740:	40010000 	.word	0x40010000

08002744 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274c:	f107 0310 	add.w	r3, r7, #16
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a2d      	ldr	r2, [pc, #180]	@ (8002814 <HAL_ADC_MspInit+0xd0>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d152      	bne.n	800280a <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002764:	4b2c      	ldr	r3, [pc, #176]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	4a2b      	ldr	r2, [pc, #172]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 800276a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800276e:	6193      	str	r3, [r2, #24]
 8002770:	4b29      	ldr	r3, [pc, #164]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800277c:	4b26      	ldr	r3, [pc, #152]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 800277e:	699b      	ldr	r3, [r3, #24]
 8002780:	4a25      	ldr	r2, [pc, #148]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 8002782:	f043 0304 	orr.w	r3, r3, #4
 8002786:	6193      	str	r3, [r2, #24]
 8002788:	4b23      	ldr	r3, [pc, #140]	@ (8002818 <HAL_ADC_MspInit+0xd4>)
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	60bb      	str	r3, [r7, #8]
 8002792:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8002794:	230f      	movs	r3, #15
 8002796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002798:	2303      	movs	r3, #3
 800279a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279c:	f107 0310 	add.w	r3, r7, #16
 80027a0:	4619      	mov	r1, r3
 80027a2:	481e      	ldr	r0, [pc, #120]	@ (800281c <HAL_ADC_MspInit+0xd8>)
 80027a4:	f002 f960 	bl	8004a68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002824 <HAL_ADC_MspInit+0xe0>)
 80027ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80027b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80027ba:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027bc:	2280      	movs	r2, #128	@ 0x80
 80027be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80027c0:	4b17      	ldr	r3, [pc, #92]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027c6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80027c8:	4b15      	ldr	r3, [pc, #84]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027ce:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80027d0:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027d2:	2220      	movs	r2, #32
 80027d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80027d6:	4b12      	ldr	r3, [pc, #72]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027dc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80027de:	4810      	ldr	r0, [pc, #64]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027e0:	f001 ff54 	bl	800468c <HAL_DMA_Init>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80027ea:	f7ff fee9 	bl	80025c0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027f2:	621a      	str	r2, [r3, #32]
 80027f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002820 <HAL_ADC_MspInit+0xdc>)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80027fa:	2200      	movs	r2, #0
 80027fc:	2100      	movs	r1, #0
 80027fe:	2012      	movs	r0, #18
 8002800:	f001 ff0d 	bl	800461e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002804:	2012      	movs	r0, #18
 8002806:	f001 ff26 	bl	8004656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800280a:	bf00      	nop
 800280c:	3720      	adds	r7, #32
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	40012400 	.word	0x40012400
 8002818:	40021000 	.word	0x40021000
 800281c:	40010800 	.word	0x40010800
 8002820:	200001a4 	.word	0x200001a4
 8002824:	40020008 	.word	0x40020008

08002828 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002838:	d113      	bne.n	8002862 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800283a:	4b0c      	ldr	r3, [pc, #48]	@ (800286c <HAL_TIM_Base_MspInit+0x44>)
 800283c:	69db      	ldr	r3, [r3, #28]
 800283e:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <HAL_TIM_Base_MspInit+0x44>)
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	61d3      	str	r3, [r2, #28]
 8002846:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_TIM_Base_MspInit+0x44>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f003 0301 	and.w	r3, r3, #1
 800284e:	60fb      	str	r3, [r7, #12]
 8002850:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2100      	movs	r1, #0
 8002856:	201c      	movs	r0, #28
 8002858:	f001 fee1 	bl	800461e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800285c:	201c      	movs	r0, #28
 800285e:	f001 fefa 	bl	8004656 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002862:	bf00      	nop
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40021000 	.word	0x40021000

08002870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002874:	bf00      	nop
 8002876:	e7fd      	b.n	8002874 <NMI_Handler+0x4>

08002878 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800287c:	bf00      	nop
 800287e:	e7fd      	b.n	800287c <HardFault_Handler+0x4>

08002880 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002884:	bf00      	nop
 8002886:	e7fd      	b.n	8002884 <MemManage_Handler+0x4>

08002888 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800288c:	bf00      	nop
 800288e:	e7fd      	b.n	800288c <BusFault_Handler+0x4>

08002890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002894:	bf00      	nop
 8002896:	e7fd      	b.n	8002894 <UsageFault_Handler+0x4>

08002898 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	bc80      	pop	{r7}
 80028a2:	4770      	bx	lr

080028a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028b4:	bf00      	nop
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028c0:	f001 f872 	bl	80039a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80028cc:	4802      	ldr	r0, [pc, #8]	@ (80028d8 <DMA1_Channel1_IRQHandler+0x10>)
 80028ce:	f001 ff97 	bl	8004800 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200001a4 	.word	0x200001a4

080028dc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028e0:	4802      	ldr	r0, [pc, #8]	@ (80028ec <ADC1_2_IRQHandler+0x10>)
 80028e2:	f001 fae9 	bl	8003eb8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000174 	.word	0x20000174

080028f0 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 80028f6:	f002 fb9f 	bl	8005038 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000478 	.word	0x20000478

08002904 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002908:	4802      	ldr	r0, [pc, #8]	@ (8002914 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800290a:	f002 fb95 	bl	8005038 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800290e:	bf00      	nop
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000478 	.word	0x20000478

08002918 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800291c:	4802      	ldr	r0, [pc, #8]	@ (8002928 <TIM2_IRQHandler+0x10>)
 800291e:	f004 fcef 	bl	8007300 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	200001e8 	.word	0x200001e8

0800292c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002930:	bf00      	nop
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr

08002938 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	af00      	add	r7, sp, #0
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800293e:	2200      	movs	r2, #0
 8002940:	490b      	ldr	r1, [pc, #44]	@ (8002970 <MX_USB_DEVICE_Init+0x38>)
 8002942:	480c      	ldr	r0, [pc, #48]	@ (8002974 <MX_USB_DEVICE_Init+0x3c>)
 8002944:	f007 fd8e 	bl	800a464 <USBD_Init>
	
  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID);
 8002948:	490b      	ldr	r1, [pc, #44]	@ (8002978 <MX_USB_DEVICE_Init+0x40>)
 800294a:	480a      	ldr	r0, [pc, #40]	@ (8002974 <MX_USB_DEVICE_Init+0x3c>)
 800294c:	f007 fdb5 	bl	800a4ba <USBD_RegisterClass>

  USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS);
 8002950:	490a      	ldr	r1, [pc, #40]	@ (800297c <MX_USB_DEVICE_Init+0x44>)
 8002952:	4808      	ldr	r0, [pc, #32]	@ (8002974 <MX_USB_DEVICE_Init+0x3c>)
 8002954:	f007 fd70 	bl	800a438 <USBD_CUSTOM_HID_RegisterInterface>
	
	USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8002958:	4b06      	ldr	r3, [pc, #24]	@ (8002974 <MX_USB_DEVICE_Init+0x3c>)
 800295a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800295e:	607b      	str	r3, [r7, #4]
	
  USBD_Start(&hUsbDeviceFS);
 8002960:	4804      	ldr	r0, [pc, #16]	@ (8002974 <MX_USB_DEVICE_Init+0x3c>)
 8002962:	f007 fdc3 	bl	800a4ec <USBD_Start>
	
	
	
	
}
 8002966:	bf00      	nop
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000018 	.word	0x20000018
 8002974:	20000254 	.word	0x20000254
 8002978:	20000068 	.word	0x20000068
 800297c:	20000008 	.word	0x20000008

08002980 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a0d      	ldr	r2, [pc, #52]	@ (80029c4 <HAL_PCD_MspInit+0x44>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d113      	bne.n	80029ba <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8002992:	4b0d      	ldr	r3, [pc, #52]	@ (80029c8 <HAL_PCD_MspInit+0x48>)
 8002994:	69db      	ldr	r3, [r3, #28]
 8002996:	4a0c      	ldr	r2, [pc, #48]	@ (80029c8 <HAL_PCD_MspInit+0x48>)
 8002998:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800299c:	61d3      	str	r3, [r2, #28]
 800299e:	4b0a      	ldr	r3, [pc, #40]	@ (80029c8 <HAL_PCD_MspInit+0x48>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029a6:	60fb      	str	r3, [r7, #12]
 80029a8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80029aa:	2200      	movs	r2, #0
 80029ac:	2100      	movs	r1, #0
 80029ae:	2014      	movs	r0, #20
 80029b0:	f001 fe35 	bl	800461e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80029b4:	2014      	movs	r0, #20
 80029b6:	f001 fe4e 	bl	8004656 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40005c00 	.word	0x40005c00
 80029c8:	40021000 	.word	0x40021000

080029cc <HAL_PCD_SetupStageCallback>:
  * @brief  Setup Stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80029e0:	4619      	mov	r1, r3
 80029e2:	4610      	mov	r0, r2
 80029e4:	f007 fdca 	bl	800a57c <USBD_LL_SetupStage>
}
 80029e8:	bf00      	nop
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8002a02:	78fa      	ldrb	r2, [r7, #3]
 8002a04:	6879      	ldr	r1, [r7, #4]
 8002a06:	4613      	mov	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	4413      	add	r3, r2
 8002a0c:	00db      	lsls	r3, r3, #3
 8002a0e:	440b      	add	r3, r1
 8002a10:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	78fb      	ldrb	r3, [r7, #3]
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f007 fdfc 	bl	800a616 <USBD_LL_DataOutStage>
}
 8002a1e:	bf00      	nop
 8002a20:	3708      	adds	r7, #8
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b082      	sub	sp, #8
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	460b      	mov	r3, r1
 8002a30:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	6879      	ldr	r1, [r7, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	440b      	add	r3, r1
 8002a46:	3324      	adds	r3, #36	@ 0x24
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	78fb      	ldrb	r3, [r7, #3]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	f007 fe3d 	bl	800a6cc <USBD_LL_DataInStage>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f007 ff20 	bl	800a8ae <USBD_LL_SOF>
}
 8002a6e:	bf00      	nop
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b084      	sub	sp, #16
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	799b      	ldrb	r3, [r3, #6]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d102      	bne.n	8002a90 <HAL_PCD_ResetCallback+0x1a>
  {
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
    break;
 8002a8e:	e002      	b.n	8002a96 <HAL_PCD_ResetCallback+0x20>
	
  default:
    speed = USBD_SPEED_FULL;    
 8002a90:	2301      	movs	r3, #1
 8002a92:	73fb      	strb	r3, [r7, #15]
    break;    
 8002a94:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002a9c:	7bfa      	ldrb	r2, [r7, #15]
 8002a9e:	4611      	mov	r1, r2
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f007 fed1 	bl	800a848 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002aac:	4618      	mov	r0, r3
 8002aae:	f007 fe9c 	bl	800a7ea <USBD_LL_Reset>
}
 8002ab2:	bf00      	nop
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
	...

08002abc <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002aca:	4618      	mov	r0, r3
 8002acc:	f007 fecb 	bl	800a866 <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	7a9b      	ldrb	r3, [r3, #10]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d005      	beq.n	8002ae4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	@ (8002aec <HAL_PCD_SuspendCallback+0x30>)
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	4a03      	ldr	r2, [pc, #12]	@ (8002aec <HAL_PCD_SuspendCallback+0x30>)
 8002ade:	f043 0306 	orr.w	r3, r3, #6
 8002ae2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b082      	sub	sp, #8
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8002afe:	4618      	mov	r0, r3
 8002b00:	f007 fec5 	bl	800a88e <USBD_LL_Resume>
  
}
 8002b04:	bf00      	nop
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}

08002b0c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8002b14:	4a3d      	ldr	r2, [pc, #244]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a3b      	ldr	r2, [pc, #236]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b20:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220

  hpcd_USB_FS.Instance = USB;
 8002b24:	4b39      	ldr	r3, [pc, #228]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b26:	4a3a      	ldr	r2, [pc, #232]	@ (8002c10 <USBD_LL_Init+0x104>)
 8002b28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002b2a:	4b38      	ldr	r3, [pc, #224]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002b30:	4b36      	ldr	r3, [pc, #216]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b32:	2202      	movs	r2, #2
 8002b34:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.ep0_mps = EP_MPS_8;
 8002b36:	4b35      	ldr	r3, [pc, #212]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b38:	2203      	movs	r2, #3
 8002b3a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002b3c:	4b33      	ldr	r3, [pc, #204]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002b42:	4b32      	ldr	r3, [pc, #200]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002b48:	4b30      	ldr	r3, [pc, #192]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	731a      	strb	r2, [r3, #12]
  HAL_PCD_Init(&hpcd_USB_FS);
 8002b4e:	482f      	ldr	r0, [pc, #188]	@ (8002c0c <USBD_LL_Init+0x100>)
 8002b50:	f002 f956 	bl	8004e00 <HAL_PCD_Init>

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002b5a:	2318      	movs	r3, #24
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2100      	movs	r1, #0
 8002b60:	f003 fe55 	bl	800680e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002b6a:	2358      	movs	r3, #88	@ 0x58
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2180      	movs	r1, #128	@ 0x80
 8002b70:	f003 fe4d 	bl	800680e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);  
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002b7a:	2398      	movs	r3, #152	@ 0x98
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	2181      	movs	r1, #129	@ 0x81
 8002b80:	f003 fe45 	bl	800680e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8); 
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002b8a:	23d8      	movs	r3, #216	@ 0xd8
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	2102      	movs	r1, #2
 8002b90:	f003 fe3d 	bl	800680e <HAL_PCDEx_PMAConfig>
	
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x02 , PCD_SNG_BUF, 0x118);											// endpoint that receives led
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002b9a:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	2102      	movs	r1, #2
 8002ba2:	f003 fe34 	bl	800680e <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x83 , PCD_SNG_BUF, 0x158);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002bac:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	2183      	movs	r1, #131	@ 0x83
 8002bb4:	f003 fe2b 	bl	800680e <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x04 , PCD_SNG_BUF, 0x158);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002bbe:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2104      	movs	r1, #4
 8002bc6:	f003 fe22 	bl	800680e <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x85 , PCD_SNG_BUF, 0x198);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002bd0:	f44f 73cc 	mov.w	r3, #408	@ 0x198
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2185      	movs	r1, #133	@ 0x85
 8002bd8:	f003 fe19 	bl	800680e <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x05 , PCD_SNG_BUF, 0x1D8);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002be2:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 8002be6:	2200      	movs	r2, #0
 8002be8:	2105      	movs	r1, #5
 8002bea:	f003 fe10 	bl	800680e <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x86 , PCD_SNG_BUF, 0x218);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002bf4:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2186      	movs	r1, #134	@ 0x86
 8002bfc:	f003 fe07 	bl	800680e <HAL_PCDEx_PMAConfig>
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

	*/	
  return USBD_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20000478 	.word	0x20000478
 8002c10:	40005c00 	.word	0x40005c00

08002c14 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  HAL_PCD_Start((PCD_HandleTypeDef*)pdev->pData);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002c22:	4618      	mov	r0, r3
 8002c24:	f002 f9e2 	bl	8004fec <HAL_PCD_Start>
  return USBD_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b082      	sub	sp, #8
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
 8002c3a:	4608      	mov	r0, r1
 8002c3c:	4611      	mov	r1, r2
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4603      	mov	r3, r0
 8002c42:	70fb      	strb	r3, [r7, #3]
 8002c44:	460b      	mov	r3, r1
 8002c46:	70bb      	strb	r3, [r7, #2]
 8002c48:	4613      	mov	r3, r2
 8002c4a:	803b      	strh	r3, [r7, #0]
  HAL_PCD_EP_Open((PCD_HandleTypeDef*) pdev->pData,
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002c52:	78bb      	ldrb	r3, [r7, #2]
 8002c54:	883a      	ldrh	r2, [r7, #0]
 8002c56:	78f9      	ldrb	r1, [r7, #3]
 8002c58:	f002 fb42 	bl	80052e0 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK; 
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b082      	sub	sp, #8
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_Close((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002c78:	78fa      	ldrb	r2, [r7, #3]
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f002 fb8c 	bl	800539a <HAL_PCD_EP_Close>
  return USBD_OK;
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	3708      	adds	r7, #8
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_SetStall((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002c9e:	78fa      	ldrb	r2, [r7, #3]
 8002ca0:	4611      	mov	r1, r2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f002 fc29 	bl	80054fa <HAL_PCD_EP_SetStall>
  return USBD_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
 8002cba:	460b      	mov	r3, r1
 8002cbc:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_EP_ClrStall((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002cc4:	78fa      	ldrb	r2, [r7, #3]
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f002 fc76 	bl	80055ba <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3708      	adds	r7, #8
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}

08002cd8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002cea:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8002cec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	da0b      	bge.n	8002d0c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8002cf4:	78fb      	ldrb	r3, [r7, #3]
 8002cf6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002cfa:	68f9      	ldr	r1, [r7, #12]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	440b      	add	r3, r1
 8002d06:	3312      	adds	r3, #18
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	e00b      	b.n	8002d24 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8002d0c:	78fb      	ldrb	r3, [r7, #3]
 8002d0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002d12:	68f9      	ldr	r1, [r7, #12]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	440b      	add	r3, r1
 8002d1e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8002d22:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr

08002d2e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b082      	sub	sp, #8
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	460b      	mov	r3, r1
 8002d38:	70fb      	strb	r3, [r7, #3]
  HAL_PCD_SetAddress((PCD_HandleTypeDef*) pdev->pData, dev_addr);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f002 faa7 	bl	8005298 <HAL_PCD_SetAddress>
  return USBD_OK; 
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	461a      	mov	r2, r3
 8002d60:	460b      	mov	r3, r1
 8002d62:	72fb      	strb	r3, [r7, #11]
 8002d64:	4613      	mov	r3, r2
 8002d66:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Transmit((PCD_HandleTypeDef*) pdev->pData, ep_addr, pbuf, size);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002d6e:	893b      	ldrh	r3, [r7, #8]
 8002d70:	7af9      	ldrb	r1, [r7, #11]
 8002d72:	687a      	ldr	r2, [r7, #4]
 8002d74:	f002 fb8a 	bl	800548c <HAL_PCD_EP_Transmit>
  return USBD_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3710      	adds	r7, #16
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}

08002d82 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 8002d82:	b580      	push	{r7, lr}
 8002d84:	b084      	sub	sp, #16
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	60f8      	str	r0, [r7, #12]
 8002d8a:	607a      	str	r2, [r7, #4]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	460b      	mov	r3, r1
 8002d90:	72fb      	strb	r3, [r7, #11]
 8002d92:	4613      	mov	r3, r2
 8002d94:	813b      	strh	r3, [r7, #8]
  HAL_PCD_EP_Receive((PCD_HandleTypeDef*) pdev->pData, ep_addr, pbuf, size);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	f8d3 0220 	ldr.w	r0, [r3, #544]	@ 0x220
 8002d9c:	893b      	ldrh	r3, [r7, #8]
 8002d9e:	7af9      	ldrb	r1, [r7, #11]
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	f002 fb42 	bl	800542a <HAL_PCD_EP_Receive>
  return USBD_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <USBD_static_malloc>:
  * @brief  static single allocation.
  * @param  size: size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];//On 32-bit boundary
  return mem;
 8002db8:	4b02      	ldr	r3, [pc, #8]	@ (8002dc4 <USBD_static_malloc+0x14>)
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bc80      	pop	{r7}
 8002dc2:	4770      	bx	lr
 8002dc4:	20000750 	.word	0x20000750

08002dc8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr

08002dda <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8002dda:	b480      	push	{r7}
 8002ddc:	b083      	sub	sp, #12
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
 8002de2:	460b      	mov	r3, r1
 8002de4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High Connection State */
   
  } 
/* USER CODE END 5 */
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr

08002df0 <CUSTOM_HID_Init_FS>:
  *         Initializes the CUSTOM HID media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  hUsbDevice_0 = &hUsbDeviceFS;
 8002df4:	4b03      	ldr	r3, [pc, #12]	@ (8002e04 <CUSTOM_HID_Init_FS+0x14>)
 8002df6:	4a04      	ldr	r2, [pc, #16]	@ (8002e08 <CUSTOM_HID_Init_FS+0x18>)
 8002df8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN 4 */ 
  return (0);
 8002dfa:	2300      	movs	r3, #0
  /* USER CODE END 4 */ 
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr
 8002e04:	2000076c 	.word	0x2000076c
 8002e08:	20000254 	.word	0x20000254

08002e0c <CUSTOM_HID_DeInit_FS>:
  *         DeInitializes the CUSTOM HID media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */ 
  return (0);
 8002e10:	2300      	movs	r3, #0
  /* USER CODE END 5 */ 
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
	...

08002e1c <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: event index
  * @param  state: event state
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS  (uint8_t event_idx, uint8_t state)
{ 
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	4603      	mov	r3, r0
 8002e24:	460a      	mov	r2, r1
 8002e26:	71fb      	strb	r3, [r7, #7]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */ 
	
	
	USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDevice_0->pClassData;
 8002e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e60 <CUSTOM_HID_OutEvent_FS+0x44>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8002e34:	60bb      	str	r3, [r7, #8]
	
	for( uint8_t i = 0 ; i < 8 ; i++ ){
 8002e36:	2300      	movs	r3, #0
 8002e38:	73fb      	strb	r3, [r7, #15]
 8002e3a:	e008      	b.n	8002e4e <CUSTOM_HID_OutEvent_FS+0x32>
		USB_RX_Buffer[i] = hhid->Report_buf[i];
 8002e3c:	7bfa      	ldrb	r2, [r7, #15]
 8002e3e:	7bfb      	ldrb	r3, [r7, #15]
 8002e40:	68b9      	ldr	r1, [r7, #8]
 8002e42:	5c89      	ldrb	r1, [r1, r2]
 8002e44:	4a07      	ldr	r2, [pc, #28]	@ (8002e64 <CUSTOM_HID_OutEvent_FS+0x48>)
 8002e46:	54d1      	strb	r1, [r2, r3]
	for( uint8_t i = 0 ; i < 8 ; i++ ){
 8002e48:	7bfb      	ldrb	r3, [r7, #15]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	73fb      	strb	r3, [r7, #15]
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
 8002e50:	2b07      	cmp	r3, #7
 8002e52:	d9f3      	bls.n	8002e3c <CUSTOM_HID_OutEvent_FS+0x20>
	}
	
  return (0);
 8002e54:	2300      	movs	r3, #0
  /* USER CODE END 6 */ 
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3714      	adds	r7, #20
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bc80      	pop	{r7}
 8002e5e:	4770      	bx	lr
 8002e60:	2000076c 	.word	0x2000076c
 8002e64:	2000024c 	.word	0x2000024c

08002e68 <USBD_FS_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	6039      	str	r1, [r7, #0]
 8002e72:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	2212      	movs	r2, #18
 8002e78:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8002e7a:	4b03      	ldr	r3, [pc, #12]	@ (8002e88 <USBD_FS_DeviceDescriptor+0x20>)
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bc80      	pop	{r7}
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	20000034 	.word	0x20000034

08002e8c <USBD_FS_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	6039      	str	r1, [r7, #0]
 8002e96:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	2204      	movs	r2, #4
 8002e9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8002e9e:	4b03      	ldr	r3, [pc, #12]	@ (8002eac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bc80      	pop	{r7}
 8002ea8:	4770      	bx	lr
 8002eaa:	bf00      	nop
 8002eac:	20000048 	.word	0x20000048

08002eb0 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	6039      	str	r1, [r7, #0]
 8002eba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d105      	bne.n	8002ece <USBD_FS_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	4907      	ldr	r1, [pc, #28]	@ (8002ee4 <USBD_FS_ProductStrDescriptor+0x34>)
 8002ec6:	4808      	ldr	r0, [pc, #32]	@ (8002ee8 <USBD_FS_ProductStrDescriptor+0x38>)
 8002ec8:	f008 f919 	bl	800b0fe <USBD_GetString>
 8002ecc:	e004      	b.n	8002ed8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	4904      	ldr	r1, [pc, #16]	@ (8002ee4 <USBD_FS_ProductStrDescriptor+0x34>)
 8002ed2:	4805      	ldr	r0, [pc, #20]	@ (8002ee8 <USBD_FS_ProductStrDescriptor+0x38>)
 8002ed4:	f008 f913 	bl	800b0fe <USBD_GetString>
  }
  return USBD_StrDesc;
 8002ed8:	4b02      	ldr	r3, [pc, #8]	@ (8002ee4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20000770 	.word	0x20000770
 8002ee8:	0800b32c 	.word	0x0800b32c

08002eec <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	6039      	str	r1, [r7, #0]
 8002ef6:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8002ef8:	683a      	ldr	r2, [r7, #0]
 8002efa:	4904      	ldr	r1, [pc, #16]	@ (8002f0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8002efc:	4804      	ldr	r0, [pc, #16]	@ (8002f10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8002efe:	f008 f8fe 	bl	800b0fe <USBD_GetString>
  return USBD_StrDesc;
 8002f02:	4b02      	ldr	r3, [pc, #8]	@ (8002f0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	20000770 	.word	0x20000770
 8002f10:	0800b338 	.word	0x0800b338

08002f14 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	6039      	str	r1, [r7, #0]
 8002f1e:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8002f20:	79fb      	ldrb	r3, [r7, #7]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d105      	bne.n	8002f32 <USBD_FS_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8002f26:	683a      	ldr	r2, [r7, #0]
 8002f28:	4907      	ldr	r1, [pc, #28]	@ (8002f48 <USBD_FS_SerialStrDescriptor+0x34>)
 8002f2a:	4808      	ldr	r0, [pc, #32]	@ (8002f4c <USBD_FS_SerialStrDescriptor+0x38>)
 8002f2c:	f008 f8e7 	bl	800b0fe <USBD_GetString>
 8002f30:	e004      	b.n	8002f3c <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	4904      	ldr	r1, [pc, #16]	@ (8002f48 <USBD_FS_SerialStrDescriptor+0x34>)
 8002f36:	4805      	ldr	r0, [pc, #20]	@ (8002f4c <USBD_FS_SerialStrDescriptor+0x38>)
 8002f38:	f008 f8e1 	bl	800b0fe <USBD_GetString>
  }
  return USBD_StrDesc;
 8002f3c:	4b02      	ldr	r3, [pc, #8]	@ (8002f48 <USBD_FS_SerialStrDescriptor+0x34>)
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	20000770 	.word	0x20000770
 8002f4c:	0800b344 	.word	0x0800b344

08002f50 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	4603      	mov	r3, r0
 8002f58:	6039      	str	r1, [r7, #0]
 8002f5a:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 8002f5c:	79fb      	ldrb	r3, [r7, #7]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <USBD_FS_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	4907      	ldr	r1, [pc, #28]	@ (8002f84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8002f66:	4808      	ldr	r0, [pc, #32]	@ (8002f88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8002f68:	f008 f8c9 	bl	800b0fe <USBD_GetString>
 8002f6c:	e004      	b.n	8002f78 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	4904      	ldr	r1, [pc, #16]	@ (8002f84 <USBD_FS_ConfigStrDescriptor+0x34>)
 8002f72:	4805      	ldr	r0, [pc, #20]	@ (8002f88 <USBD_FS_ConfigStrDescriptor+0x38>)
 8002f74:	f008 f8c3 	bl	800b0fe <USBD_GetString>
  }
  return USBD_StrDesc;  
 8002f78:	4b02      	ldr	r3, [pc, #8]	@ (8002f84 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	20000770 	.word	0x20000770
 8002f88:	0800b354 	.word	0x0800b354

08002f8c <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b082      	sub	sp, #8
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	4603      	mov	r3, r0
 8002f94:	6039      	str	r1, [r7, #0]
 8002f96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8002f98:	79fb      	ldrb	r3, [r7, #7]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d105      	bne.n	8002faa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8002f9e:	683a      	ldr	r2, [r7, #0]
 8002fa0:	4907      	ldr	r1, [pc, #28]	@ (8002fc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8002fa2:	4808      	ldr	r0, [pc, #32]	@ (8002fc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8002fa4:	f008 f8ab 	bl	800b0fe <USBD_GetString>
 8002fa8:	e004      	b.n	8002fb4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	4904      	ldr	r1, [pc, #16]	@ (8002fc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8002fae:	4805      	ldr	r0, [pc, #20]	@ (8002fc4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8002fb0:	f008 f8a5 	bl	800b0fe <USBD_GetString>
  }
  return USBD_StrDesc;  
 8002fb4:	4b02      	ldr	r3, [pc, #8]	@ (8002fc0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3708      	adds	r7, #8
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	20000770 	.word	0x20000770
 8002fc4:	0800b368 	.word	0x0800b368

08002fc8 <declareButtonPins>:
struct _pin encoderPins[2];

/* Declare port, pin and state of all buttons
*
*/
void declareButtonPins(){
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
	digitalArray[0].port  = GPIOB;		digitalArray[0].pin  = GPIO_PIN_14;		digitalArray[0].state  = 0;		// A
 8002fcc:	4b52      	ldr	r3, [pc, #328]	@ (8003118 <declareButtonPins+0x150>)
 8002fce:	4a53      	ldr	r2, [pc, #332]	@ (800311c <declareButtonPins+0x154>)
 8002fd0:	601a      	str	r2, [r3, #0]
 8002fd2:	4b51      	ldr	r3, [pc, #324]	@ (8003118 <declareButtonPins+0x150>)
 8002fd4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002fd8:	809a      	strh	r2, [r3, #4]
 8002fda:	4b4f      	ldr	r3, [pc, #316]	@ (8003118 <declareButtonPins+0x150>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	719a      	strb	r2, [r3, #6]
	digitalArray[1].port  = GPIOB;		digitalArray[1].pin  = GPIO_PIN_15;		digitalArray[1].state  = 0;		// B
 8002fe0:	4b4d      	ldr	r3, [pc, #308]	@ (8003118 <declareButtonPins+0x150>)
 8002fe2:	4a4e      	ldr	r2, [pc, #312]	@ (800311c <declareButtonPins+0x154>)
 8002fe4:	609a      	str	r2, [r3, #8]
 8002fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8003118 <declareButtonPins+0x150>)
 8002fe8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002fec:	819a      	strh	r2, [r3, #12]
 8002fee:	4b4a      	ldr	r3, [pc, #296]	@ (8003118 <declareButtonPins+0x150>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	739a      	strb	r2, [r3, #14]
	digitalArray[2].port  = GPIOB;		digitalArray[2].pin  = GPIO_PIN_12;		digitalArray[2].state  = 0;		// X
 8002ff4:	4b48      	ldr	r3, [pc, #288]	@ (8003118 <declareButtonPins+0x150>)
 8002ff6:	4a49      	ldr	r2, [pc, #292]	@ (800311c <declareButtonPins+0x154>)
 8002ff8:	611a      	str	r2, [r3, #16]
 8002ffa:	4b47      	ldr	r3, [pc, #284]	@ (8003118 <declareButtonPins+0x150>)
 8002ffc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003000:	829a      	strh	r2, [r3, #20]
 8003002:	4b45      	ldr	r3, [pc, #276]	@ (8003118 <declareButtonPins+0x150>)
 8003004:	2200      	movs	r2, #0
 8003006:	759a      	strb	r2, [r3, #22]
	digitalArray[3].port  = GPIOB;		digitalArray[3].pin  = GPIO_PIN_13;		digitalArray[3].state  = 0;		// Y
 8003008:	4b43      	ldr	r3, [pc, #268]	@ (8003118 <declareButtonPins+0x150>)
 800300a:	4a44      	ldr	r2, [pc, #272]	@ (800311c <declareButtonPins+0x154>)
 800300c:	619a      	str	r2, [r3, #24]
 800300e:	4b42      	ldr	r3, [pc, #264]	@ (8003118 <declareButtonPins+0x150>)
 8003010:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003014:	839a      	strh	r2, [r3, #28]
 8003016:	4b40      	ldr	r3, [pc, #256]	@ (8003118 <declareButtonPins+0x150>)
 8003018:	2200      	movs	r2, #0
 800301a:	779a      	strb	r2, [r3, #30]
	digitalArray[4].port  = GPIOA;		digitalArray[4].pin  = GPIO_PIN_9;		digitalArray[4].state  = 0;		// LB
 800301c:	4b3e      	ldr	r3, [pc, #248]	@ (8003118 <declareButtonPins+0x150>)
 800301e:	4a40      	ldr	r2, [pc, #256]	@ (8003120 <declareButtonPins+0x158>)
 8003020:	621a      	str	r2, [r3, #32]
 8003022:	4b3d      	ldr	r3, [pc, #244]	@ (8003118 <declareButtonPins+0x150>)
 8003024:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003028:	849a      	strh	r2, [r3, #36]	@ 0x24
 800302a:	4b3b      	ldr	r3, [pc, #236]	@ (8003118 <declareButtonPins+0x150>)
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	digitalArray[5].port  = GPIOA;		digitalArray[5].pin  = GPIO_PIN_4;		digitalArray[5].state  = 0;		// RB
 8003032:	4b39      	ldr	r3, [pc, #228]	@ (8003118 <declareButtonPins+0x150>)
 8003034:	4a3a      	ldr	r2, [pc, #232]	@ (8003120 <declareButtonPins+0x158>)
 8003036:	629a      	str	r2, [r3, #40]	@ 0x28
 8003038:	4b37      	ldr	r3, [pc, #220]	@ (8003118 <declareButtonPins+0x150>)
 800303a:	2210      	movs	r2, #16
 800303c:	859a      	strh	r2, [r3, #44]	@ 0x2c
 800303e:	4b36      	ldr	r3, [pc, #216]	@ (8003118 <declareButtonPins+0x150>)
 8003040:	2200      	movs	r2, #0
 8003042:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	digitalArray[6].port  = GPIOB;		digitalArray[6].pin  = GPIO_PIN_6;		digitalArray[6].state  = 0;		// L3
 8003046:	4b34      	ldr	r3, [pc, #208]	@ (8003118 <declareButtonPins+0x150>)
 8003048:	4a34      	ldr	r2, [pc, #208]	@ (800311c <declareButtonPins+0x154>)
 800304a:	631a      	str	r2, [r3, #48]	@ 0x30
 800304c:	4b32      	ldr	r3, [pc, #200]	@ (8003118 <declareButtonPins+0x150>)
 800304e:	2240      	movs	r2, #64	@ 0x40
 8003050:	869a      	strh	r2, [r3, #52]	@ 0x34
 8003052:	4b31      	ldr	r3, [pc, #196]	@ (8003118 <declareButtonPins+0x150>)
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	digitalArray[7].port  = GPIOB;		digitalArray[7].pin  = GPIO_PIN_7;		digitalArray[7].state  = 0;		// R3
 800305a:	4b2f      	ldr	r3, [pc, #188]	@ (8003118 <declareButtonPins+0x150>)
 800305c:	4a2f      	ldr	r2, [pc, #188]	@ (800311c <declareButtonPins+0x154>)
 800305e:	639a      	str	r2, [r3, #56]	@ 0x38
 8003060:	4b2d      	ldr	r3, [pc, #180]	@ (8003118 <declareButtonPins+0x150>)
 8003062:	2280      	movs	r2, #128	@ 0x80
 8003064:	879a      	strh	r2, [r3, #60]	@ 0x3c
 8003066:	4b2c      	ldr	r3, [pc, #176]	@ (8003118 <declareButtonPins+0x150>)
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	digitalArray[8].port  = GPIOB;		digitalArray[8].pin  = GPIO_PIN_9;		digitalArray[8].state  = 0;		// START
 800306e:	4b2a      	ldr	r3, [pc, #168]	@ (8003118 <declareButtonPins+0x150>)
 8003070:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <declareButtonPins+0x154>)
 8003072:	641a      	str	r2, [r3, #64]	@ 0x40
 8003074:	4b28      	ldr	r3, [pc, #160]	@ (8003118 <declareButtonPins+0x150>)
 8003076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800307a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 800307e:	4b26      	ldr	r3, [pc, #152]	@ (8003118 <declareButtonPins+0x150>)
 8003080:	2200      	movs	r2, #0
 8003082:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
	digitalArray[9].port  = GPIOB;		digitalArray[9].pin  = GPIO_PIN_8;		digitalArray[9].state  = 0;		// BACK
 8003086:	4b24      	ldr	r3, [pc, #144]	@ (8003118 <declareButtonPins+0x150>)
 8003088:	4a24      	ldr	r2, [pc, #144]	@ (800311c <declareButtonPins+0x154>)
 800308a:	649a      	str	r2, [r3, #72]	@ 0x48
 800308c:	4b22      	ldr	r3, [pc, #136]	@ (8003118 <declareButtonPins+0x150>)
 800308e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003092:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8003096:	4b20      	ldr	r3, [pc, #128]	@ (8003118 <declareButtonPins+0x150>)
 8003098:	2200      	movs	r2, #0
 800309a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	digitalArray[10].port = NULL;		digitalArray[10].pin = NULL;			digitalArray[10].state = 0;		// XBOX-LOGO
 800309e:	4b1e      	ldr	r3, [pc, #120]	@ (8003118 <declareButtonPins+0x150>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	651a      	str	r2, [r3, #80]	@ 0x50
 80030a4:	4b1c      	ldr	r3, [pc, #112]	@ (8003118 <declareButtonPins+0x150>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 80030ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003118 <declareButtonPins+0x150>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
	digitalArray[11].port = GPIOB;		digitalArray[11].pin = GPIO_PIN_3;		digitalArray[11].state = 0;		// D-UP
 80030b4:	4b18      	ldr	r3, [pc, #96]	@ (8003118 <declareButtonPins+0x150>)
 80030b6:	4a19      	ldr	r2, [pc, #100]	@ (800311c <declareButtonPins+0x154>)
 80030b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80030ba:	4b17      	ldr	r3, [pc, #92]	@ (8003118 <declareButtonPins+0x150>)
 80030bc:	2208      	movs	r2, #8
 80030be:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80030c2:	4b15      	ldr	r3, [pc, #84]	@ (8003118 <declareButtonPins+0x150>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e
	digitalArray[12].port = GPIOB;		digitalArray[12].pin = GPIO_PIN_4;		digitalArray[12].state = 0;		// D-DOWN
 80030ca:	4b13      	ldr	r3, [pc, #76]	@ (8003118 <declareButtonPins+0x150>)
 80030cc:	4a13      	ldr	r2, [pc, #76]	@ (800311c <declareButtonPins+0x154>)
 80030ce:	661a      	str	r2, [r3, #96]	@ 0x60
 80030d0:	4b11      	ldr	r3, [pc, #68]	@ (8003118 <declareButtonPins+0x150>)
 80030d2:	2210      	movs	r2, #16
 80030d4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
 80030d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003118 <declareButtonPins+0x150>)
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	digitalArray[13].port = GPIOA;		digitalArray[13].pin = GPIO_PIN_15;		digitalArray[13].state = 0;		// D-LEFT
 80030e0:	4b0d      	ldr	r3, [pc, #52]	@ (8003118 <declareButtonPins+0x150>)
 80030e2:	4a0f      	ldr	r2, [pc, #60]	@ (8003120 <declareButtonPins+0x158>)
 80030e4:	669a      	str	r2, [r3, #104]	@ 0x68
 80030e6:	4b0c      	ldr	r3, [pc, #48]	@ (8003118 <declareButtonPins+0x150>)
 80030e8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80030ec:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
 80030f0:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <declareButtonPins+0x150>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 206e 	strb.w	r2, [r3, #110]	@ 0x6e
	digitalArray[14].port = GPIOB;		digitalArray[14].pin = GPIO_PIN_5;		digitalArray[14].state = 0;		// D-RIGHT
 80030f8:	4b07      	ldr	r3, [pc, #28]	@ (8003118 <declareButtonPins+0x150>)
 80030fa:	4a08      	ldr	r2, [pc, #32]	@ (800311c <declareButtonPins+0x154>)
 80030fc:	671a      	str	r2, [r3, #112]	@ 0x70
 80030fe:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <declareButtonPins+0x150>)
 8003100:	2220      	movs	r2, #32
 8003102:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
 8003106:	4b04      	ldr	r3, [pc, #16]	@ (8003118 <declareButtonPins+0x150>)
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
}
 800310e:	bf00      	nop
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	20000990 	.word	0x20000990
 800311c:	40010c00 	.word	0x40010c00
 8003120:	40010800 	.word	0x40010800

08003124 <declareAnalogPins>:

/* Declare port, pin of the analog inputs
*
*/
void declareAnalogPins(){
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
	analogArray[0].port = NULL;			analogArray[0].pin = NULL;				analogArray[0].state = 0;			// LEFT TRIGGER
 8003128:	4b1d      	ldr	r3, [pc, #116]	@ (80031a0 <declareAnalogPins+0x7c>)
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	4b1c      	ldr	r3, [pc, #112]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003130:	2200      	movs	r2, #0
 8003132:	809a      	strh	r2, [r3, #4]
 8003134:	4b1a      	ldr	r3, [pc, #104]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003136:	2200      	movs	r2, #0
 8003138:	719a      	strb	r2, [r3, #6]
	analogArray[1].port = NULL;			analogArray[1].pin = NULL;				analogArray[1].state = 0;			// RIGHT TRIGGER
 800313a:	4b19      	ldr	r3, [pc, #100]	@ (80031a0 <declareAnalogPins+0x7c>)
 800313c:	2200      	movs	r2, #0
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	4b17      	ldr	r3, [pc, #92]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003142:	2200      	movs	r2, #0
 8003144:	819a      	strh	r2, [r3, #12]
 8003146:	4b16      	ldr	r3, [pc, #88]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003148:	2200      	movs	r2, #0
 800314a:	739a      	strb	r2, [r3, #14]
	analogArray[2].port = GPIOA;		analogArray[2].pin = GPIO_PIN_0;		analogArray[2].state = 0;			// X RIGHT STICK
 800314c:	4b14      	ldr	r3, [pc, #80]	@ (80031a0 <declareAnalogPins+0x7c>)
 800314e:	4a15      	ldr	r2, [pc, #84]	@ (80031a4 <declareAnalogPins+0x80>)
 8003150:	611a      	str	r2, [r3, #16]
 8003152:	4b13      	ldr	r3, [pc, #76]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003154:	2201      	movs	r2, #1
 8003156:	829a      	strh	r2, [r3, #20]
 8003158:	4b11      	ldr	r3, [pc, #68]	@ (80031a0 <declareAnalogPins+0x7c>)
 800315a:	2200      	movs	r2, #0
 800315c:	759a      	strb	r2, [r3, #22]
	analogArray[3].port = GPIOA;		analogArray[3].pin = GPIO_PIN_1;		analogArray[3].state = 0;			// Y RIGHT STICK
 800315e:	4b10      	ldr	r3, [pc, #64]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003160:	4a10      	ldr	r2, [pc, #64]	@ (80031a4 <declareAnalogPins+0x80>)
 8003162:	619a      	str	r2, [r3, #24]
 8003164:	4b0e      	ldr	r3, [pc, #56]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003166:	2202      	movs	r2, #2
 8003168:	839a      	strh	r2, [r3, #28]
 800316a:	4b0d      	ldr	r3, [pc, #52]	@ (80031a0 <declareAnalogPins+0x7c>)
 800316c:	2200      	movs	r2, #0
 800316e:	779a      	strb	r2, [r3, #30]
	analogArray[4].port = GPIOA;		analogArray[4].pin = GPIO_PIN_2;		analogArray[4].state = 0;			// X LEFT STICK
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003172:	4a0c      	ldr	r2, [pc, #48]	@ (80031a4 <declareAnalogPins+0x80>)
 8003174:	621a      	str	r2, [r3, #32]
 8003176:	4b0a      	ldr	r3, [pc, #40]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003178:	2204      	movs	r2, #4
 800317a:	849a      	strh	r2, [r3, #36]	@ 0x24
 800317c:	4b08      	ldr	r3, [pc, #32]	@ (80031a0 <declareAnalogPins+0x7c>)
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	analogArray[5].port = GPIOA;		analogArray[5].pin = GPIO_PIN_3;		analogArray[5].state = 0;			// Y LEFT STICK
 8003184:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003186:	4a07      	ldr	r2, [pc, #28]	@ (80031a4 <declareAnalogPins+0x80>)
 8003188:	629a      	str	r2, [r3, #40]	@ 0x28
 800318a:	4b05      	ldr	r3, [pc, #20]	@ (80031a0 <declareAnalogPins+0x7c>)
 800318c:	2208      	movs	r2, #8
 800318e:	859a      	strh	r2, [r3, #44]	@ 0x2c
 8003190:	4b03      	ldr	r3, [pc, #12]	@ (80031a0 <declareAnalogPins+0x7c>)
 8003192:	2200      	movs	r2, #0
 8003194:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	
}
 8003198:	bf00      	nop
 800319a:	46bd      	mov	sp, r7
 800319c:	bc80      	pop	{r7}
 800319e:	4770      	bx	lr
 80031a0:	20000a08 	.word	0x20000a08
 80031a4:	40010800 	.word	0x40010800

080031a8 <declareEncoderPins>:

/*	Declare port, pin of the encoder
*
*/
void declareEncoderPins(){
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
	encoderPins[0].port = NULL;		encoderPins[0].pin = NULL;		encoderPins[0].state = 0;			// Encoder input A - interrupt pin
 80031ac:	4b0a      	ldr	r3, [pc, #40]	@ (80031d8 <declareEncoderPins+0x30>)
 80031ae:	2200      	movs	r2, #0
 80031b0:	601a      	str	r2, [r3, #0]
 80031b2:	4b09      	ldr	r3, [pc, #36]	@ (80031d8 <declareEncoderPins+0x30>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	809a      	strh	r2, [r3, #4]
 80031b8:	4b07      	ldr	r3, [pc, #28]	@ (80031d8 <declareEncoderPins+0x30>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	719a      	strb	r2, [r3, #6]
	encoderPins[1].port = NULL;		encoderPins[1].pin = NULL;		encoderPins[1].state = 0;			// Encoder input B - normal input
 80031be:	4b06      	ldr	r3, [pc, #24]	@ (80031d8 <declareEncoderPins+0x30>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	4b04      	ldr	r3, [pc, #16]	@ (80031d8 <declareEncoderPins+0x30>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	819a      	strh	r2, [r3, #12]
 80031ca:	4b03      	ldr	r3, [pc, #12]	@ (80031d8 <declareEncoderPins+0x30>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	739a      	strb	r2, [r3, #14]
}
 80031d0:	bf00      	nop
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bc80      	pop	{r7}
 80031d6:	4770      	bx	lr
 80031d8:	20000a40 	.word	0x20000a40

080031dc <readButtons>:

/*	Read/update buttons and potentiometer of the handrake
*
*/
void readButtons(){
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
	int i = 0;
 80031e2:	2300      	movs	r3, #0
 80031e4:	617b      	str	r3, [r7, #20]
	int state = 1;
 80031e6:	2301      	movs	r3, #1
 80031e8:	613b      	str	r3, [r7, #16]
	uint8_t buttonArray[11] = {0,0,0,0,0,0,0,0,0,0,0};				// initialize array of buttons
 80031ea:	1d3b      	adds	r3, r7, #4
 80031ec:	2200      	movs	r2, #0
 80031ee:	601a      	str	r2, [r3, #0]
 80031f0:	605a      	str	r2, [r3, #4]
 80031f2:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t dpadArray[4] = {0,0,0,0};													// initialize array from dpad
 80031f6:	2300      	movs	r3, #0
 80031f8:	603b      	str	r3, [r7, #0]
		
	while( i < NUM_BUTTONS ){
 80031fa:	e026      	b.n	800324a <readButtons+0x6e>
		
		if( digitalArray[i].port != NULL ){
 80031fc:	4a3b      	ldr	r2, [pc, #236]	@ (80032ec <readButtons+0x110>)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d01d      	beq.n	8003244 <readButtons+0x68>
			
			// 0 = PRESSED		1 = NOT PRESSED
			state = HAL_GPIO_ReadPin( digitalArray[i].port, digitalArray[i].pin );	// read buttons, button is active-low
 8003208:	4a38      	ldr	r2, [pc, #224]	@ (80032ec <readButtons+0x110>)
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8003210:	4936      	ldr	r1, [pc, #216]	@ (80032ec <readButtons+0x110>)
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	440b      	add	r3, r1
 8003218:	889b      	ldrh	r3, [r3, #4]
 800321a:	4619      	mov	r1, r3
 800321c:	4610      	mov	r0, r2
 800321e:	f001 fda7 	bl	8004d70 <HAL_GPIO_ReadPin>
 8003222:	4603      	mov	r3, r0
 8003224:	613b      	str	r3, [r7, #16]
			
			if( i <= 10 ){		// Buttons
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	2b0a      	cmp	r3, #10
 800322a:	dc0b      	bgt.n	8003244 <readButtons+0x68>
				buttonArray[i] = !state;
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	2b00      	cmp	r3, #0
 8003230:	bf0c      	ite	eq
 8003232:	2301      	moveq	r3, #1
 8003234:	2300      	movne	r3, #0
 8003236:	b2db      	uxtb	r3, r3
 8003238:	4619      	mov	r1, r3
 800323a:	1d3a      	adds	r2, r7, #4
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	4413      	add	r3, r2
 8003240:	460a      	mov	r2, r1
 8003242:	701a      	strb	r2, [r3, #0]
			}else{					// D-PAD
				//dpadArray[i-11] = state;
			}
		}
		
		i++;
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	3301      	adds	r3, #1
 8003248:	617b      	str	r3, [r7, #20]
	while( i < NUM_BUTTONS ){
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2b0e      	cmp	r3, #14
 800324e:	ddd5      	ble.n	80031fc <readButtons+0x20>
	}
			
	XINPUT_buttonArrayUpdate( buttonArray );																					// update buttons
 8003250:	1d3b      	adds	r3, r7, #4
 8003252:	4618      	mov	r0, r3
 8003254:	f000 f9b2 	bl	80035bc <XINPUT_buttonArrayUpdate>
	
	dpadArray[0] = !HAL_GPIO_ReadPin( digitalArray[11].port, digitalArray[11].pin );
 8003258:	4b24      	ldr	r3, [pc, #144]	@ (80032ec <readButtons+0x110>)
 800325a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325c:	4a23      	ldr	r2, [pc, #140]	@ (80032ec <readButtons+0x110>)
 800325e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 8003262:	4611      	mov	r1, r2
 8003264:	4618      	mov	r0, r3
 8003266:	f001 fd83 	bl	8004d70 <HAL_GPIO_ReadPin>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	bf0c      	ite	eq
 8003270:	2301      	moveq	r3, #1
 8003272:	2300      	movne	r3, #0
 8003274:	b2db      	uxtb	r3, r3
 8003276:	703b      	strb	r3, [r7, #0]
	dpadArray[1] = !HAL_GPIO_ReadPin( digitalArray[12].port, digitalArray[12].pin );
 8003278:	4b1c      	ldr	r3, [pc, #112]	@ (80032ec <readButtons+0x110>)
 800327a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800327c:	4a1b      	ldr	r2, [pc, #108]	@ (80032ec <readButtons+0x110>)
 800327e:	f8b2 2064 	ldrh.w	r2, [r2, #100]	@ 0x64
 8003282:	4611      	mov	r1, r2
 8003284:	4618      	mov	r0, r3
 8003286:	f001 fd73 	bl	8004d70 <HAL_GPIO_ReadPin>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	bf0c      	ite	eq
 8003290:	2301      	moveq	r3, #1
 8003292:	2300      	movne	r3, #0
 8003294:	b2db      	uxtb	r3, r3
 8003296:	707b      	strb	r3, [r7, #1]
	dpadArray[2] = !HAL_GPIO_ReadPin( digitalArray[13].port, digitalArray[13].pin );
 8003298:	4b14      	ldr	r3, [pc, #80]	@ (80032ec <readButtons+0x110>)
 800329a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800329c:	4a13      	ldr	r2, [pc, #76]	@ (80032ec <readButtons+0x110>)
 800329e:	f8b2 206c 	ldrh.w	r2, [r2, #108]	@ 0x6c
 80032a2:	4611      	mov	r1, r2
 80032a4:	4618      	mov	r0, r3
 80032a6:	f001 fd63 	bl	8004d70 <HAL_GPIO_ReadPin>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	70bb      	strb	r3, [r7, #2]
	dpadArray[3] = !HAL_GPIO_ReadPin( digitalArray[14].port, digitalArray[14].pin );
 80032b8:	4b0c      	ldr	r3, [pc, #48]	@ (80032ec <readButtons+0x110>)
 80032ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032bc:	4a0b      	ldr	r2, [pc, #44]	@ (80032ec <readButtons+0x110>)
 80032be:	f8b2 2074 	ldrh.w	r2, [r2, #116]	@ 0x74
 80032c2:	4611      	mov	r1, r2
 80032c4:	4618      	mov	r0, r3
 80032c6:	f001 fd53 	bl	8004d70 <HAL_GPIO_ReadPin>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	bf0c      	ite	eq
 80032d0:	2301      	moveq	r3, #1
 80032d2:	2300      	movne	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	70fb      	strb	r3, [r7, #3]
	
	XINPUT_dpadUpdate( dpadArray[0], dpadArray[1], dpadArray[2], dpadArray[3] );			// update dpad
 80032d8:	7838      	ldrb	r0, [r7, #0]
 80032da:	7879      	ldrb	r1, [r7, #1]
 80032dc:	78ba      	ldrb	r2, [r7, #2]
 80032de:	78fb      	ldrb	r3, [r7, #3]
 80032e0:	f000 fa52 	bl	8003788 <XINPUT_dpadUpdate>

}
 80032e4:	bf00      	nop
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	20000990 	.word	0x20000990

080032f0 <readAdcValues>:

/*	Read input values from sticks and triggers
*
*/

void readAdcValues(){
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af02      	add	r7, sp, #8
	
	if( adcValueReady == 1 ){
 80032f6:	4b77      	ldr	r3, [pc, #476]	@ (80034d4 <readAdcValues+0x1e4>)
 80032f8:	f993 3000 	ldrsb.w	r3, [r3]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	f040 80e5 	bne.w	80034cc <readAdcValues+0x1dc>

	    // ---- Axes: ADC static data ----

		int16_t drx = xRightStickValue_ADC - xRightCenter;
 8003302:	4b75      	ldr	r3, [pc, #468]	@ (80034d8 <readAdcValues+0x1e8>)
 8003304:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003308:	b29a      	uxth	r2, r3
 800330a:	4b74      	ldr	r3, [pc, #464]	@ (80034dc <readAdcValues+0x1ec>)
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	b29b      	uxth	r3, r3
 8003312:	80fb      	strh	r3, [r7, #6]
		int16_t dry = yRightStickValue_ADC - yRightCenter;
 8003314:	4b72      	ldr	r3, [pc, #456]	@ (80034e0 <readAdcValues+0x1f0>)
 8003316:	f9b3 3000 	ldrsh.w	r3, [r3]
 800331a:	b29a      	uxth	r2, r3
 800331c:	4b71      	ldr	r3, [pc, #452]	@ (80034e4 <readAdcValues+0x1f4>)
 800331e:	881b      	ldrh	r3, [r3, #0]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	b29b      	uxth	r3, r3
 8003324:	80bb      	strh	r3, [r7, #4]
		int16_t dlx = xLeftStickValue_ADC  - xLeftCenter;
 8003326:	4b70      	ldr	r3, [pc, #448]	@ (80034e8 <readAdcValues+0x1f8>)
 8003328:	f9b3 3000 	ldrsh.w	r3, [r3]
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b6f      	ldr	r3, [pc, #444]	@ (80034ec <readAdcValues+0x1fc>)
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	b29b      	uxth	r3, r3
 8003336:	807b      	strh	r3, [r7, #2]
		int16_t dly = yLeftStickValue_ADC  - yLeftCenter;
 8003338:	4b6d      	ldr	r3, [pc, #436]	@ (80034f0 <readAdcValues+0x200>)
 800333a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800333e:	b29a      	uxth	r2, r3
 8003340:	4b6c      	ldr	r3, [pc, #432]	@ (80034f4 <readAdcValues+0x204>)
 8003342:	881b      	ldrh	r3, [r3, #0]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	b29b      	uxth	r3, r3
 8003348:	803b      	strh	r3, [r7, #0]

		// dead-zone (kill noise around center)
		if (abs(drx) < 50) drx = 0;
 800334a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800334e:	2b00      	cmp	r3, #0
 8003350:	bfb8      	it	lt
 8003352:	425b      	neglt	r3, r3
 8003354:	b29b      	uxth	r3, r3
 8003356:	2b31      	cmp	r3, #49	@ 0x31
 8003358:	d801      	bhi.n	800335e <readAdcValues+0x6e>
 800335a:	2300      	movs	r3, #0
 800335c:	80fb      	strh	r3, [r7, #6]
		if (abs(dry) < 50) dry = 0;
 800335e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	bfb8      	it	lt
 8003366:	425b      	neglt	r3, r3
 8003368:	b29b      	uxth	r3, r3
 800336a:	2b31      	cmp	r3, #49	@ 0x31
 800336c:	d801      	bhi.n	8003372 <readAdcValues+0x82>
 800336e:	2300      	movs	r3, #0
 8003370:	80bb      	strh	r3, [r7, #4]
		if (abs(dlx) < 50) dlx = 0;
 8003372:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003376:	2b00      	cmp	r3, #0
 8003378:	bfb8      	it	lt
 800337a:	425b      	neglt	r3, r3
 800337c:	b29b      	uxth	r3, r3
 800337e:	2b31      	cmp	r3, #49	@ 0x31
 8003380:	d801      	bhi.n	8003386 <readAdcValues+0x96>
 8003382:	2300      	movs	r3, #0
 8003384:	807b      	strh	r3, [r7, #2]
		if (abs(dly) < 50) dly = 0;
 8003386:	f9b7 3000 	ldrsh.w	r3, [r7]
 800338a:	2b00      	cmp	r3, #0
 800338c:	bfb8      	it	lt
 800338e:	425b      	neglt	r3, r3
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b31      	cmp	r3, #49	@ 0x31
 8003394:	d801      	bhi.n	800339a <readAdcValues+0xaa>
 8003396:	2300      	movs	r3, #0
 8003398:	803b      	strh	r3, [r7, #0]

		// end-zones (clip to safe ADC span)
		if (drx >  2047) drx =  2047;
 800339a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800339e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033a2:	db02      	blt.n	80033aa <readAdcValues+0xba>
 80033a4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80033a8:	80fb      	strh	r3, [r7, #6]
		if (drx < -2047) drx = -2047;
 80033aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033ae:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80033b2:	dc02      	bgt.n	80033ba <readAdcValues+0xca>
 80033b4:	f64f 0301 	movw	r3, #63489	@ 0xf801
 80033b8:	80fb      	strh	r3, [r7, #6]

		if (dry >  2047) dry =  2047;
 80033ba:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80033be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033c2:	db02      	blt.n	80033ca <readAdcValues+0xda>
 80033c4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80033c8:	80bb      	strh	r3, [r7, #4]
		if (dry < -2047) dry = -2047;
 80033ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80033ce:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80033d2:	dc02      	bgt.n	80033da <readAdcValues+0xea>
 80033d4:	f64f 0301 	movw	r3, #63489	@ 0xf801
 80033d8:	80bb      	strh	r3, [r7, #4]

		if (dlx >  2047) dlx =  2047;
 80033da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80033de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80033e2:	db02      	blt.n	80033ea <readAdcValues+0xfa>
 80033e4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80033e8:	807b      	strh	r3, [r7, #2]
		if (dlx < -2047) dlx = -2047;
 80033ea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80033ee:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 80033f2:	dc02      	bgt.n	80033fa <readAdcValues+0x10a>
 80033f4:	f64f 0301 	movw	r3, #63489	@ 0xf801
 80033f8:	807b      	strh	r3, [r7, #2]

		if (dly >  2047) dly =  2047;
 80033fa:	f9b7 3000 	ldrsh.w	r3, [r7]
 80033fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003402:	db02      	blt.n	800340a <readAdcValues+0x11a>
 8003404:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8003408:	803b      	strh	r3, [r7, #0]
		if (dly < -2047) dly = -2047;
 800340a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800340e:	f513 6f00 	cmn.w	r3, #2048	@ 0x800
 8003412:	dc02      	bgt.n	800341a <readAdcValues+0x12a>
 8003414:	f64f 0301 	movw	r3, #63489	@ 0xf801
 8003418:	803b      	strh	r3, [r7, #0]

//		rightTriggerValue = (uint8_t)map( rightTriggerValue_ADC, 0, 4040, 0, UINT8_MAX );
//		leftTriggerValue 	= (uint8_t)map( leftTriggerValue_ADC, 0, 4040, 0, UINT8_MAX );
		leftTriggerValue  = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == SET ? 0 : 255;
 800341a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800341e:	4836      	ldr	r0, [pc, #216]	@ (80034f8 <readAdcValues+0x208>)
 8003420:	f001 fca6 	bl	8004d70 <HAL_GPIO_ReadPin>
 8003424:	4603      	mov	r3, r0
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <readAdcValues+0x13e>
 800342a:	2200      	movs	r2, #0
 800342c:	e000      	b.n	8003430 <readAdcValues+0x140>
 800342e:	22ff      	movs	r2, #255	@ 0xff
 8003430:	4b32      	ldr	r3, [pc, #200]	@ (80034fc <readAdcValues+0x20c>)
 8003432:	801a      	strh	r2, [r3, #0]
		rightTriggerValue = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10) == SET ? 0 : 255;
 8003434:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003438:	482f      	ldr	r0, [pc, #188]	@ (80034f8 <readAdcValues+0x208>)
 800343a:	f001 fc99 	bl	8004d70 <HAL_GPIO_ReadPin>
 800343e:	4603      	mov	r3, r0
 8003440:	2b01      	cmp	r3, #1
 8003442:	d101      	bne.n	8003448 <readAdcValues+0x158>
 8003444:	2200      	movs	r2, #0
 8003446:	e000      	b.n	800344a <readAdcValues+0x15a>
 8003448:	22ff      	movs	r2, #255	@ 0xff
 800344a:	4b2d      	ldr	r3, [pc, #180]	@ (8003500 <readAdcValues+0x210>)
 800344c:	801a      	strh	r2, [r3, #0]
//		xRightStickValue = (int16_t)map( xRightStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );
//		yRightStickValue = (int16_t)map( yRightStickValue_ADC, 4095, 0, INT16_MIN, INT16_MAX );							// 4095 is the max value that my adc presents with potentiometers
//		xLeftStickValue = (int16_t)map( xLeftStickValue_ADC, 0, 4095, INT16_MIN, INT16_MAX );
//		yLeftStickValue = (int16_t)map( yLeftStickValue_ADC, 4095, 0, INT16_MIN, INT16_MAX );

		xRightStickValue = (int16_t)map( drx, -2047, 2045, INT16_MIN, INT16_MAX );
 800344e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003452:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	4b2a      	ldr	r3, [pc, #168]	@ (8003504 <readAdcValues+0x214>)
 800345a:	f240 72fd 	movw	r2, #2045	@ 0x7fd
 800345e:	492a      	ldr	r1, [pc, #168]	@ (8003508 <readAdcValues+0x218>)
 8003460:	f000 f890 	bl	8003584 <map>
 8003464:	4603      	mov	r3, r0
 8003466:	b21a      	sxth	r2, r3
 8003468:	4b28      	ldr	r3, [pc, #160]	@ (800350c <readAdcValues+0x21c>)
 800346a:	801a      	strh	r2, [r3, #0]
		yRightStickValue = (int16_t)map( dry, 2045, -2047, INT16_MIN, INT16_MAX );							// 4095 is the max value that my adc presents with potentiometers
 800346c:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8003470:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003474:	9300      	str	r3, [sp, #0]
 8003476:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <readAdcValues+0x214>)
 8003478:	4a23      	ldr	r2, [pc, #140]	@ (8003508 <readAdcValues+0x218>)
 800347a:	f240 71fd 	movw	r1, #2045	@ 0x7fd
 800347e:	f000 f881 	bl	8003584 <map>
 8003482:	4603      	mov	r3, r0
 8003484:	b21a      	sxth	r2, r3
 8003486:	4b22      	ldr	r3, [pc, #136]	@ (8003510 <readAdcValues+0x220>)
 8003488:	801a      	strh	r2, [r3, #0]
		xLeftStickValue = (int16_t)map( dlx, -2047, 2047, INT16_MIN, INT16_MAX );
 800348a:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800348e:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	4b1b      	ldr	r3, [pc, #108]	@ (8003504 <readAdcValues+0x214>)
 8003496:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800349a:	491b      	ldr	r1, [pc, #108]	@ (8003508 <readAdcValues+0x218>)
 800349c:	f000 f872 	bl	8003584 <map>
 80034a0:	4603      	mov	r3, r0
 80034a2:	b21a      	sxth	r2, r3
 80034a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <readAdcValues+0x224>)
 80034a6:	801a      	strh	r2, [r3, #0]
		yLeftStickValue = (int16_t)map( dly, 2047, -2047, INT16_MIN, INT16_MAX );
 80034a8:	f9b7 0000 	ldrsh.w	r0, [r7]
 80034ac:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 80034b0:	9300      	str	r3, [sp, #0]
 80034b2:	4b14      	ldr	r3, [pc, #80]	@ (8003504 <readAdcValues+0x214>)
 80034b4:	4a14      	ldr	r2, [pc, #80]	@ (8003508 <readAdcValues+0x218>)
 80034b6:	f240 71ff 	movw	r1, #2047	@ 0x7ff
 80034ba:	f000 f863 	bl	8003584 <map>
 80034be:	4603      	mov	r3, r0
 80034c0:	b21a      	sxth	r2, r3
 80034c2:	4b15      	ldr	r3, [pc, #84]	@ (8003518 <readAdcValues+0x228>)
 80034c4:	801a      	strh	r2, [r3, #0]
		
		adcValueReady = 0;
 80034c6:	4b03      	ldr	r3, [pc, #12]	@ (80034d4 <readAdcValues+0x1e4>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]
	}
	
}
 80034cc:	bf00      	nop
 80034ce:	3708      	adds	r7, #8
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	20000978 	.word	0x20000978
 80034d8:	20000974 	.word	0x20000974
 80034dc:	20000986 	.word	0x20000986
 80034e0:	20000976 	.word	0x20000976
 80034e4:	20000988 	.word	0x20000988
 80034e8:	20000970 	.word	0x20000970
 80034ec:	2000098a 	.word	0x2000098a
 80034f0:	20000972 	.word	0x20000972
 80034f4:	2000098c 	.word	0x2000098c
 80034f8:	40010800 	.word	0x40010800
 80034fc:	2000097a 	.word	0x2000097a
 8003500:	2000097c 	.word	0x2000097c
 8003504:	ffff8000 	.word	0xffff8000
 8003508:	fffff801 	.word	0xfffff801
 800350c:	20000982 	.word	0x20000982
 8003510:	20000984 	.word	0x20000984
 8003514:	2000097e 	.word	0x2000097e
 8003518:	20000980 	.word	0x20000980

0800351c <updateTriggers>:

/*	Update brake and throttle triggers
*
*/
void updateTriggers(){
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
		
	XINPUT_triggerUpdate(leftTriggerValue, rightTriggerValue);
 8003520:	4b06      	ldr	r3, [pc, #24]	@ (800353c <updateTriggers+0x20>)
 8003522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	4a05      	ldr	r2, [pc, #20]	@ (8003540 <updateTriggers+0x24>)
 800352a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800352e:	b2d2      	uxtb	r2, r2
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f000 f976 	bl	8003824 <XINPUT_triggerUpdate>
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}
 800353c:	2000097a 	.word	0x2000097a
 8003540:	2000097c 	.word	0x2000097c

08003544 <updateSticks>:

/*	Update right and left sticks
*			LeftStick X-axis comes from steering wheel
*			RightStick comes from potentiometers
*/
void updateSticks(){
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0

	XINPUT_stickUpdate(STICK_LEFT, xLeftStickValue, yLeftStickValue);
 8003548:	4b0a      	ldr	r3, [pc, #40]	@ (8003574 <updateSticks+0x30>)
 800354a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800354e:	4a0a      	ldr	r2, [pc, #40]	@ (8003578 <updateSticks+0x34>)
 8003550:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003554:	4619      	mov	r1, r3
 8003556:	2012      	movs	r0, #18
 8003558:	f000 f97a 	bl	8003850 <XINPUT_stickUpdate>
	XINPUT_stickUpdate(STICK_RIGHT, xRightStickValue, yRightStickValue );
 800355c:	4b07      	ldr	r3, [pc, #28]	@ (800357c <updateSticks+0x38>)
 800355e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003562:	4a07      	ldr	r2, [pc, #28]	@ (8003580 <updateSticks+0x3c>)
 8003564:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003568:	4619      	mov	r1, r3
 800356a:	2013      	movs	r0, #19
 800356c:	f000 f970 	bl	8003850 <XINPUT_stickUpdate>
	
}
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}
 8003574:	2000097e 	.word	0x2000097e
 8003578:	20000980 	.word	0x20000980
 800357c:	20000982 	.word	0x20000982
 8003580:	20000984 	.word	0x20000984

08003584 <map>:

/*	Re-maps a number from one range to another
*
*/
int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max){
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	69b9      	ldr	r1, [r7, #24]
 800359a:	683a      	ldr	r2, [r7, #0]
 800359c:	1a8a      	subs	r2, r1, r2
 800359e:	fb03 f202 	mul.w	r2, r3, r2
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	1acb      	subs	r3, r1, r3
 80035a8:	fb92 f2f3 	sdiv	r2, r2, r3
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	4413      	add	r3, r2
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bc80      	pop	{r7}
 80035b8:	4770      	bx	lr
	...

080035bc <XINPUT_buttonArrayUpdate>:
/*	Update all buttons with a single array
*		Order is as follows A,B,X,Y,LB,RB,L3,R3,START,BACK,LOGO
*		11 buttons 0-10 in the array
*/
void XINPUT_buttonArrayUpdate(uint8_t buttonArray[11])
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
	//BUTTON_A
	if (buttonArray[0]){TXData[BUTTON_PACKET_2] |= A_MASK_ON;}
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d007      	beq.n	80035dc <XINPUT_buttonArrayUpdate+0x20>
 80035cc:	4b6d      	ldr	r3, [pc, #436]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80035ce:	78db      	ldrb	r3, [r3, #3]
 80035d0:	f043 0310 	orr.w	r3, r3, #16
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	4b6b      	ldr	r3, [pc, #428]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80035d8:	70da      	strb	r2, [r3, #3]
 80035da:	e006      	b.n	80035ea <XINPUT_buttonArrayUpdate+0x2e>
	else{TXData[BUTTON_PACKET_2] &= A_MASK_OFF;}
 80035dc:	4b69      	ldr	r3, [pc, #420]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80035de:	78db      	ldrb	r3, [r3, #3]
 80035e0:	f023 0310 	bic.w	r3, r3, #16
 80035e4:	b2da      	uxtb	r2, r3
 80035e6:	4b67      	ldr	r3, [pc, #412]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80035e8:	70da      	strb	r2, [r3, #3]
	//BUTTON_B
	if(buttonArray[1]){TXData[BUTTON_PACKET_2] |= B_MASK_ON;}
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	3301      	adds	r3, #1
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <XINPUT_buttonArrayUpdate+0x48>
 80035f4:	4b63      	ldr	r3, [pc, #396]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80035f6:	78db      	ldrb	r3, [r3, #3]
 80035f8:	f043 0320 	orr.w	r3, r3, #32
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	4b61      	ldr	r3, [pc, #388]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003600:	70da      	strb	r2, [r3, #3]
 8003602:	e006      	b.n	8003612 <XINPUT_buttonArrayUpdate+0x56>
	else{TXData[BUTTON_PACKET_2] &= B_MASK_OFF;}
 8003604:	4b5f      	ldr	r3, [pc, #380]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003606:	78db      	ldrb	r3, [r3, #3]
 8003608:	f023 0320 	bic.w	r3, r3, #32
 800360c:	b2da      	uxtb	r2, r3
 800360e:	4b5d      	ldr	r3, [pc, #372]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003610:	70da      	strb	r2, [r3, #3]
	//BUTTON_X
	if(buttonArray[2]){TXData[BUTTON_PACKET_2] |= X_MASK_ON;}
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	3302      	adds	r3, #2
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <XINPUT_buttonArrayUpdate+0x70>
 800361c:	4b59      	ldr	r3, [pc, #356]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800361e:	78db      	ldrb	r3, [r3, #3]
 8003620:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003624:	b2da      	uxtb	r2, r3
 8003626:	4b57      	ldr	r3, [pc, #348]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003628:	70da      	strb	r2, [r3, #3]
 800362a:	e006      	b.n	800363a <XINPUT_buttonArrayUpdate+0x7e>
	else{TXData[BUTTON_PACKET_2] &= X_MASK_OFF;}
 800362c:	4b55      	ldr	r3, [pc, #340]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800362e:	78db      	ldrb	r3, [r3, #3]
 8003630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003634:	b2da      	uxtb	r2, r3
 8003636:	4b53      	ldr	r3, [pc, #332]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003638:	70da      	strb	r2, [r3, #3]
	//BUTTON_Y
	if(buttonArray[3]){TXData[BUTTON_PACKET_2] |= Y_MASK_ON;}
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3303      	adds	r3, #3
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d007      	beq.n	8003654 <XINPUT_buttonArrayUpdate+0x98>
 8003644:	4b4f      	ldr	r3, [pc, #316]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003646:	78db      	ldrb	r3, [r3, #3]
 8003648:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800364c:	b2da      	uxtb	r2, r3
 800364e:	4b4d      	ldr	r3, [pc, #308]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003650:	70da      	strb	r2, [r3, #3]
 8003652:	e006      	b.n	8003662 <XINPUT_buttonArrayUpdate+0xa6>
	else{TXData[BUTTON_PACKET_2] &= Y_MASK_OFF;}
 8003654:	4b4b      	ldr	r3, [pc, #300]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003656:	78db      	ldrb	r3, [r3, #3]
 8003658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4b49      	ldr	r3, [pc, #292]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003660:	70da      	strb	r2, [r3, #3]
	//BUTTON_LB
	if(buttonArray[4]){TXData[BUTTON_PACKET_2] |= LB_MASK_ON;}
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	3304      	adds	r3, #4
 8003666:	781b      	ldrb	r3, [r3, #0]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d007      	beq.n	800367c <XINPUT_buttonArrayUpdate+0xc0>
 800366c:	4b45      	ldr	r3, [pc, #276]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800366e:	78db      	ldrb	r3, [r3, #3]
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	b2da      	uxtb	r2, r3
 8003676:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003678:	70da      	strb	r2, [r3, #3]
 800367a:	e006      	b.n	800368a <XINPUT_buttonArrayUpdate+0xce>
	else{TXData[BUTTON_PACKET_2] &= LB_MASK_OFF;}
 800367c:	4b41      	ldr	r3, [pc, #260]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800367e:	78db      	ldrb	r3, [r3, #3]
 8003680:	f023 0301 	bic.w	r3, r3, #1
 8003684:	b2da      	uxtb	r2, r3
 8003686:	4b3f      	ldr	r3, [pc, #252]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003688:	70da      	strb	r2, [r3, #3]
	//BUTTON_RB
	if(buttonArray[5]){TXData[BUTTON_PACKET_2] |= RB_MASK_ON;}
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3305      	adds	r3, #5
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d007      	beq.n	80036a4 <XINPUT_buttonArrayUpdate+0xe8>
 8003694:	4b3b      	ldr	r3, [pc, #236]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003696:	78db      	ldrb	r3, [r3, #3]
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	b2da      	uxtb	r2, r3
 800369e:	4b39      	ldr	r3, [pc, #228]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036a0:	70da      	strb	r2, [r3, #3]
 80036a2:	e006      	b.n	80036b2 <XINPUT_buttonArrayUpdate+0xf6>
	else{TXData[BUTTON_PACKET_2] &= RB_MASK_OFF;}
 80036a4:	4b37      	ldr	r3, [pc, #220]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036a6:	78db      	ldrb	r3, [r3, #3]
 80036a8:	f023 0302 	bic.w	r3, r3, #2
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	4b35      	ldr	r3, [pc, #212]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036b0:	70da      	strb	r2, [r3, #3]
	//BUTTON_L3
	if(buttonArray[6]){TXData[BUTTON_PACKET_1] |= L3_MASK_ON;}
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	3306      	adds	r3, #6
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <XINPUT_buttonArrayUpdate+0x110>
 80036bc:	4b31      	ldr	r3, [pc, #196]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036be:	789b      	ldrb	r3, [r3, #2]
 80036c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	4b2f      	ldr	r3, [pc, #188]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036c8:	709a      	strb	r2, [r3, #2]
 80036ca:	e006      	b.n	80036da <XINPUT_buttonArrayUpdate+0x11e>
	else{TXData[BUTTON_PACKET_1] &= L3_MASK_OFF;}
 80036cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036ce:	789b      	ldrb	r3, [r3, #2]
 80036d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036d4:	b2da      	uxtb	r2, r3
 80036d6:	4b2b      	ldr	r3, [pc, #172]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036d8:	709a      	strb	r2, [r3, #2]
	//BUTTON_R3
	if(buttonArray[7]){TXData[BUTTON_PACKET_1] |= R3_MASK_ON;}
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	3307      	adds	r3, #7
 80036de:	781b      	ldrb	r3, [r3, #0]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d007      	beq.n	80036f4 <XINPUT_buttonArrayUpdate+0x138>
 80036e4:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036e6:	789b      	ldrb	r3, [r3, #2]
 80036e8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	4b25      	ldr	r3, [pc, #148]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036f0:	709a      	strb	r2, [r3, #2]
 80036f2:	e006      	b.n	8003702 <XINPUT_buttonArrayUpdate+0x146>
	else{TXData[BUTTON_PACKET_1] &= R3_MASK_OFF;}
 80036f4:	4b23      	ldr	r3, [pc, #140]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 80036f6:	789b      	ldrb	r3, [r3, #2]
 80036f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	4b21      	ldr	r3, [pc, #132]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003700:	709a      	strb	r2, [r3, #2]
	//BUTTON_START
	if(buttonArray[8]){TXData[BUTTON_PACKET_1] |= START_MASK_ON;}
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3308      	adds	r3, #8
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d007      	beq.n	800371c <XINPUT_buttonArrayUpdate+0x160>
 800370c:	4b1d      	ldr	r3, [pc, #116]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800370e:	789b      	ldrb	r3, [r3, #2]
 8003710:	f043 0310 	orr.w	r3, r3, #16
 8003714:	b2da      	uxtb	r2, r3
 8003716:	4b1b      	ldr	r3, [pc, #108]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003718:	709a      	strb	r2, [r3, #2]
 800371a:	e006      	b.n	800372a <XINPUT_buttonArrayUpdate+0x16e>
	else{TXData[BUTTON_PACKET_1] &= START_MASK_OFF;}
 800371c:	4b19      	ldr	r3, [pc, #100]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800371e:	789b      	ldrb	r3, [r3, #2]
 8003720:	f023 0310 	bic.w	r3, r3, #16
 8003724:	b2da      	uxtb	r2, r3
 8003726:	4b17      	ldr	r3, [pc, #92]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003728:	709a      	strb	r2, [r3, #2]
	//BUTTON_BACK
	if(buttonArray[9]){TXData[BUTTON_PACKET_1] |= BACK_MASK_ON;}
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3309      	adds	r3, #9
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d007      	beq.n	8003744 <XINPUT_buttonArrayUpdate+0x188>
 8003734:	4b13      	ldr	r3, [pc, #76]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003736:	789b      	ldrb	r3, [r3, #2]
 8003738:	f043 0320 	orr.w	r3, r3, #32
 800373c:	b2da      	uxtb	r2, r3
 800373e:	4b11      	ldr	r3, [pc, #68]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003740:	709a      	strb	r2, [r3, #2]
 8003742:	e006      	b.n	8003752 <XINPUT_buttonArrayUpdate+0x196>
	else{TXData[BUTTON_PACKET_1] &= BACK_MASK_OFF;}
 8003744:	4b0f      	ldr	r3, [pc, #60]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003746:	789b      	ldrb	r3, [r3, #2]
 8003748:	f023 0320 	bic.w	r3, r3, #32
 800374c:	b2da      	uxtb	r2, r3
 800374e:	4b0d      	ldr	r3, [pc, #52]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003750:	709a      	strb	r2, [r3, #2]
	//BUTTON_LOGO
	if(buttonArray[10]){TXData[BUTTON_PACKET_2] |= LOGO_MASK_ON;}
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	330a      	adds	r3, #10
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <XINPUT_buttonArrayUpdate+0x1b0>
 800375c:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800375e:	78db      	ldrb	r3, [r3, #3]
 8003760:	f043 0304 	orr.w	r3, r3, #4
 8003764:	b2da      	uxtb	r2, r3
 8003766:	4b07      	ldr	r3, [pc, #28]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003768:	70da      	strb	r2, [r3, #3]
	else{TXData[BUTTON_PACKET_2] &= LOGO_MASK_OFF;}
}
 800376a:	e006      	b.n	800377a <XINPUT_buttonArrayUpdate+0x1be>
	else{TXData[BUTTON_PACKET_2] &= LOGO_MASK_OFF;}
 800376c:	4b05      	ldr	r3, [pc, #20]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 800376e:	78db      	ldrb	r3, [r3, #3]
 8003770:	f023 0304 	bic.w	r3, r3, #4
 8003774:	b2da      	uxtb	r2, r3
 8003776:	4b03      	ldr	r3, [pc, #12]	@ (8003784 <XINPUT_buttonArrayUpdate+0x1c8>)
 8003778:	70da      	strb	r2, [r3, #3]
}
 800377a:	bf00      	nop
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr
 8003784:	2000004c 	.word	0x2000004c

08003788 <XINPUT_dpadUpdate>:
*		SOCD cleaner included
*		Programmed behavior is UP+DOWN=UP and LEFT+RIGHT=NEUTRAL
*		SOCD makes fightsticks tournament legal and helps prevent erroneous states 
*/
void XINPUT_dpadUpdate(uint8_t dpadUP, uint8_t dpadDOWN, uint8_t dpadLEFT, uint8_t dpadRIGHT)
{
 8003788:	b490      	push	{r4, r7}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	4604      	mov	r4, r0
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4623      	mov	r3, r4
 8003798:	71fb      	strb	r3, [r7, #7]
 800379a:	4603      	mov	r3, r0
 800379c:	71bb      	strb	r3, [r7, #6]
 800379e:	460b      	mov	r3, r1
 80037a0:	717b      	strb	r3, [r7, #5]
 80037a2:	4613      	mov	r3, r2
 80037a4:	713b      	strb	r3, [r7, #4]
	//Clear DPAD
	TXData[BUTTON_PACKET_1] &= DPAD_MASK_OFF;
 80037a6:	4b1e      	ldr	r3, [pc, #120]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037a8:	789b      	ldrb	r3, [r3, #2]
 80037aa:	f023 030f 	bic.w	r3, r3, #15
 80037ae:	b2da      	uxtb	r2, r3
 80037b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037b2:	709a      	strb	r2, [r3, #2]
	//DPAD Up
	if (dpadUP) {TXData[BUTTON_PACKET_1] |= DPAD_UP_MASK_ON;}
 80037b4:	79fb      	ldrb	r3, [r7, #7]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d006      	beq.n	80037c8 <XINPUT_dpadUpdate+0x40>
 80037ba:	4b19      	ldr	r3, [pc, #100]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037bc:	789b      	ldrb	r3, [r3, #2]
 80037be:	f043 0301 	orr.w	r3, r3, #1
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	4b16      	ldr	r3, [pc, #88]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037c6:	709a      	strb	r2, [r3, #2]
	//DPAD Down
	if (dpadDOWN && !dpadUP) {TXData[BUTTON_PACKET_1] |= DPAD_DOWN_MASK_ON;}
 80037c8:	79bb      	ldrb	r3, [r7, #6]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d009      	beq.n	80037e2 <XINPUT_dpadUpdate+0x5a>
 80037ce:	79fb      	ldrb	r3, [r7, #7]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d106      	bne.n	80037e2 <XINPUT_dpadUpdate+0x5a>
 80037d4:	4b12      	ldr	r3, [pc, #72]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037d6:	789b      	ldrb	r3, [r3, #2]
 80037d8:	f043 0302 	orr.w	r3, r3, #2
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4b10      	ldr	r3, [pc, #64]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037e0:	709a      	strb	r2, [r3, #2]
	//DPAD Left
	if (dpadLEFT && !dpadRIGHT) {TXData[BUTTON_PACKET_1] |= DPAD_LEFT_MASK_ON;}
 80037e2:	797b      	ldrb	r3, [r7, #5]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d009      	beq.n	80037fc <XINPUT_dpadUpdate+0x74>
 80037e8:	793b      	ldrb	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d106      	bne.n	80037fc <XINPUT_dpadUpdate+0x74>
 80037ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037f0:	789b      	ldrb	r3, [r3, #2]
 80037f2:	f043 0304 	orr.w	r3, r3, #4
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	4b09      	ldr	r3, [pc, #36]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 80037fa:	709a      	strb	r2, [r3, #2]
	//DPAD Right
	if (dpadRIGHT && !dpadLEFT) {TXData[BUTTON_PACKET_1] |= DPAD_RIGHT_MASK_ON;}
 80037fc:	793b      	ldrb	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d009      	beq.n	8003816 <XINPUT_dpadUpdate+0x8e>
 8003802:	797b      	ldrb	r3, [r7, #5]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d106      	bne.n	8003816 <XINPUT_dpadUpdate+0x8e>
 8003808:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 800380a:	789b      	ldrb	r3, [r3, #2]
 800380c:	f043 0308 	orr.w	r3, r3, #8
 8003810:	b2da      	uxtb	r2, r3
 8003812:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <XINPUT_dpadUpdate+0x98>)
 8003814:	709a      	strb	r2, [r3, #2]
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bc90      	pop	{r4, r7}
 800381e:	4770      	bx	lr
 8003820:	2000004c 	.word	0x2000004c

08003824 <XINPUT_triggerUpdate>:

/*	Update the trigger values in the packet		
*		0x00 to 0xFF
*/
void XINPUT_triggerUpdate(uint8_t triggerLeftValue, uint8_t triggerRightValue)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	460a      	mov	r2, r1
 800382e:	71fb      	strb	r3, [r7, #7]
 8003830:	4613      	mov	r3, r2
 8003832:	71bb      	strb	r3, [r7, #6]
	TXData[LEFT_TRIGGER_PACKET] = triggerLeftValue;
 8003834:	4a05      	ldr	r2, [pc, #20]	@ (800384c <XINPUT_triggerUpdate+0x28>)
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	7113      	strb	r3, [r2, #4]
	TXData[RIGHT_TRIGGER_PACKET] = triggerRightValue;
 800383a:	4a04      	ldr	r2, [pc, #16]	@ (800384c <XINPUT_triggerUpdate+0x28>)
 800383c:	79bb      	ldrb	r3, [r7, #6]
 800383e:	7153      	strb	r3, [r2, #5]
}
 8003840:	bf00      	nop
 8003842:	370c      	adds	r7, #12
 8003844:	46bd      	mov	sp, r7
 8003846:	bc80      	pop	{r7}
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	2000004c 	.word	0x2000004c

08003850 <XINPUT_stickUpdate>:
/*	Analog Sticks
*		Each axis is a signed 16 bit integer
*		-32,768 to 32,767 is the range of value
*/
void XINPUT_stickUpdate(uint8_t analogStick, int16_t stickXDirValue, int16_t stickYDirValue)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	4603      	mov	r3, r0
 8003858:	71fb      	strb	r3, [r7, #7]
 800385a:	460b      	mov	r3, r1
 800385c:	80bb      	strh	r3, [r7, #4]
 800385e:	4613      	mov	r3, r2
 8003860:	807b      	strh	r3, [r7, #2]
	if (analogStick == STICK_LEFT)
 8003862:	79fb      	ldrb	r3, [r7, #7]
 8003864:	2b12      	cmp	r3, #18
 8003866:	d114      	bne.n	8003892 <XINPUT_stickUpdate+0x42>
	{
		//Left Stick X Axis
		TXData[LEFT_STICK_X_PACKET_LSB] = LOBYTE(stickXDirValue);		// (CONFERIR)
 8003868:	88bb      	ldrh	r3, [r7, #4]
 800386a:	b2da      	uxtb	r2, r3
 800386c:	4b17      	ldr	r3, [pc, #92]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 800386e:	719a      	strb	r2, [r3, #6]
		TXData[LEFT_STICK_X_PACKET_MSB] = HIBYTE(stickXDirValue);
 8003870:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003874:	121b      	asrs	r3, r3, #8
 8003876:	b2da      	uxtb	r2, r3
 8003878:	4b14      	ldr	r3, [pc, #80]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 800387a:	71da      	strb	r2, [r3, #7]
		//Left Stick Y Axis
		TXData[LEFT_STICK_Y_PACKET_LSB] = LOBYTE(stickYDirValue);
 800387c:	887b      	ldrh	r3, [r7, #2]
 800387e:	b2da      	uxtb	r2, r3
 8003880:	4b12      	ldr	r3, [pc, #72]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 8003882:	721a      	strb	r2, [r3, #8]
		TXData[LEFT_STICK_Y_PACKET_MSB] = HIBYTE(stickYDirValue);
 8003884:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003888:	121b      	asrs	r3, r3, #8
 800388a:	b2da      	uxtb	r2, r3
 800388c:	4b0f      	ldr	r3, [pc, #60]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 800388e:	725a      	strb	r2, [r3, #9]
		//Right Stick Y Axis
		TXData[RIGHT_STICK_Y_PACKET_LSB] = LOBYTE(stickYDirValue);
		TXData[RIGHT_STICK_Y_PACKET_MSB] = HIBYTE(stickYDirValue);
	}
	else{/*invalid parameter*/}
}
 8003890:	e016      	b.n	80038c0 <XINPUT_stickUpdate+0x70>
	else if(analogStick == STICK_RIGHT)
 8003892:	79fb      	ldrb	r3, [r7, #7]
 8003894:	2b13      	cmp	r3, #19
 8003896:	d113      	bne.n	80038c0 <XINPUT_stickUpdate+0x70>
		TXData[RIGHT_STICK_X_PACKET_LSB] = LOBYTE(stickXDirValue);
 8003898:	88bb      	ldrh	r3, [r7, #4]
 800389a:	b2da      	uxtb	r2, r3
 800389c:	4b0b      	ldr	r3, [pc, #44]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 800389e:	729a      	strb	r2, [r3, #10]
		TXData[RIGHT_STICK_X_PACKET_MSB] = HIBYTE(stickXDirValue);
 80038a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80038a4:	121b      	asrs	r3, r3, #8
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 80038aa:	72da      	strb	r2, [r3, #11]
		TXData[RIGHT_STICK_Y_PACKET_LSB] = LOBYTE(stickYDirValue);
 80038ac:	887b      	ldrh	r3, [r7, #2]
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 80038b2:	731a      	strb	r2, [r3, #12]
		TXData[RIGHT_STICK_Y_PACKET_MSB] = HIBYTE(stickYDirValue);
 80038b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80038b8:	121b      	asrs	r3, r3, #8
 80038ba:	b2da      	uxtb	r2, r3
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <XINPUT_stickUpdate+0x7c>)
 80038be:	735a      	strb	r2, [r3, #13]
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	2000004c 	.word	0x2000004c

080038d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80038d0:	f7ff f82c 	bl	800292c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038d4:	480b      	ldr	r0, [pc, #44]	@ (8003904 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80038d6:	490c      	ldr	r1, [pc, #48]	@ (8003908 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80038d8:	4a0c      	ldr	r2, [pc, #48]	@ (800390c <LoopFillZerobss+0x16>)
  movs r3, #0
 80038da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038dc:	e002      	b.n	80038e4 <LoopCopyDataInit>

080038de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038e2:	3304      	adds	r3, #4

080038e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038e8:	d3f9      	bcc.n	80038de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ea:	4a09      	ldr	r2, [pc, #36]	@ (8003910 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80038ec:	4c09      	ldr	r4, [pc, #36]	@ (8003914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038f0:	e001      	b.n	80038f6 <LoopFillZerobss>

080038f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038f4:	3204      	adds	r2, #4

080038f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038f8:	d3fb      	bcc.n	80038f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038fa:	f007 fce7 	bl	800b2cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80038fe:	f7fe fc3b 	bl	8002178 <main>
  bx lr
 8003902:	4770      	bx	lr
  ldr r0, =_sdata
 8003904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003908:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 800390c:	0800b448 	.word	0x0800b448
  ldr r2, =_sbss
 8003910:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8003914:	20000a58 	.word	0x20000a58

08003918 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003918:	e7fe      	b.n	8003918 <CAN1_RX1_IRQHandler>
	...

0800391c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003920:	4b08      	ldr	r3, [pc, #32]	@ (8003944 <HAL_Init+0x28>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a07      	ldr	r2, [pc, #28]	@ (8003944 <HAL_Init+0x28>)
 8003926:	f043 0310 	orr.w	r3, r3, #16
 800392a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800392c:	2003      	movs	r0, #3
 800392e:	f000 fe6b 	bl	8004608 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003932:	200f      	movs	r0, #15
 8003934:	f000 f808 	bl	8003948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003938:	f7fe fed2 	bl	80026e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40022000 	.word	0x40022000

08003948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003950:	4b12      	ldr	r3, [pc, #72]	@ (800399c <HAL_InitTick+0x54>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	4b12      	ldr	r3, [pc, #72]	@ (80039a0 <HAL_InitTick+0x58>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	4619      	mov	r1, r3
 800395a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800395e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003962:	fbb2 f3f3 	udiv	r3, r2, r3
 8003966:	4618      	mov	r0, r3
 8003968:	f000 fe83 	bl	8004672 <HAL_SYSTICK_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e00e      	b.n	8003994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b0f      	cmp	r3, #15
 800397a:	d80a      	bhi.n	8003992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800397c:	2200      	movs	r2, #0
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	f04f 30ff 	mov.w	r0, #4294967295
 8003984:	f000 fe4b 	bl	800461e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003988:	4a06      	ldr	r2, [pc, #24]	@ (80039a4 <HAL_InitTick+0x5c>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	e000      	b.n	8003994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
}
 8003994:	4618      	mov	r0, r3
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20000000 	.word	0x20000000
 80039a0:	20000064 	.word	0x20000064
 80039a4:	20000060 	.word	0x20000060

080039a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039ac:	4b05      	ldr	r3, [pc, #20]	@ (80039c4 <HAL_IncTick+0x1c>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	4b05      	ldr	r3, [pc, #20]	@ (80039c8 <HAL_IncTick+0x20>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4413      	add	r3, r2
 80039b8:	4a03      	ldr	r2, [pc, #12]	@ (80039c8 <HAL_IncTick+0x20>)
 80039ba:	6013      	str	r3, [r2, #0]
}
 80039bc:	bf00      	nop
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr
 80039c4:	20000064 	.word	0x20000064
 80039c8:	20000a50 	.word	0x20000a50

080039cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  return uwTick;
 80039d0:	4b02      	ldr	r3, [pc, #8]	@ (80039dc <HAL_GetTick+0x10>)
 80039d2:	681b      	ldr	r3, [r3, #0]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bc80      	pop	{r7}
 80039da:	4770      	bx	lr
 80039dc:	20000a50 	.word	0x20000a50

080039e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e0be      	b.n	8003b80 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d109      	bne.n	8003a24 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f7fe fe90 	bl	8002744 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fc73 	bl	8004310 <ADC_ConversionStop_Disable>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a32:	f003 0310 	and.w	r3, r3, #16
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f040 8099 	bne.w	8003b6e <HAL_ADC_Init+0x18e>
 8003a3c:	7dfb      	ldrb	r3, [r7, #23]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f040 8095 	bne.w	8003b6e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a48:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a4c:	f023 0302 	bic.w	r3, r3, #2
 8003a50:	f043 0202 	orr.w	r2, r3, #2
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a60:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	7b1b      	ldrb	r3, [r3, #12]
 8003a66:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003a68:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003a6a:	68ba      	ldr	r2, [r7, #8]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a78:	d003      	beq.n	8003a82 <HAL_ADC_Init+0xa2>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	2b01      	cmp	r3, #1
 8003a80:	d102      	bne.n	8003a88 <HAL_ADC_Init+0xa8>
 8003a82:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a86:	e000      	b.n	8003a8a <HAL_ADC_Init+0xaa>
 8003a88:	2300      	movs	r3, #0
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	7d1b      	ldrb	r3, [r3, #20]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d119      	bne.n	8003acc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	7b1b      	ldrb	r3, [r3, #12]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d109      	bne.n	8003ab4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	3b01      	subs	r3, #1
 8003aa6:	035a      	lsls	r2, r3, #13
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	e00b      	b.n	8003acc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab8:	f043 0220 	orr.w	r2, r3, #32
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac4:	f043 0201 	orr.w	r2, r3, #1
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689a      	ldr	r2, [r3, #8]
 8003ae6:	4b28      	ldr	r3, [pc, #160]	@ (8003b88 <HAL_ADC_Init+0x1a8>)
 8003ae8:	4013      	ands	r3, r2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	68b9      	ldr	r1, [r7, #8]
 8003af0:	430b      	orrs	r3, r1
 8003af2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	689b      	ldr	r3, [r3, #8]
 8003af8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003afc:	d003      	beq.n	8003b06 <HAL_ADC_Init+0x126>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d104      	bne.n	8003b10 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	051b      	lsls	r3, r3, #20
 8003b0e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b16:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	430a      	orrs	r2, r1
 8003b22:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	4b18      	ldr	r3, [pc, #96]	@ (8003b8c <HAL_ADC_Init+0x1ac>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d10b      	bne.n	8003b4c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3e:	f023 0303 	bic.w	r3, r3, #3
 8003b42:	f043 0201 	orr.w	r2, r3, #1
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b4a:	e018      	b.n	8003b7e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b50:	f023 0312 	bic.w	r3, r3, #18
 8003b54:	f043 0210 	orr.w	r2, r3, #16
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b60:	f043 0201 	orr.w	r2, r3, #1
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003b6c:	e007      	b.n	8003b7e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b72:	f043 0210 	orr.w	r2, r3, #16
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3718      	adds	r7, #24
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	ffe1f7fd 	.word	0xffe1f7fd
 8003b8c:	ff1f0efe 	.word	0xff1f0efe

08003b90 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ba2:	2b01      	cmp	r3, #1
 8003ba4:	d101      	bne.n	8003baa <HAL_ADC_Start_IT+0x1a>
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	e0a0      	b.n	8003cec <HAL_ADC_Start_IT+0x15c>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fb52 	bl	800425c <ADC_Enable>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003bbc:	7bfb      	ldrb	r3, [r7, #15]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f040 808f 	bne.w	8003ce2 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bcc:	f023 0301 	bic.w	r3, r3, #1
 8003bd0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a45      	ldr	r2, [pc, #276]	@ (8003cf4 <HAL_ADC_Start_IT+0x164>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d105      	bne.n	8003bee <HAL_ADC_Start_IT+0x5e>
 8003be2:	4b45      	ldr	r3, [pc, #276]	@ (8003cf8 <HAL_ADC_Start_IT+0x168>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d115      	bne.n	8003c1a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d026      	beq.n	8003c56 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c10:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c18:	e01d      	b.n	8003c56 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a33      	ldr	r2, [pc, #204]	@ (8003cf8 <HAL_ADC_Start_IT+0x168>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d004      	beq.n	8003c3a <HAL_ADC_Start_IT+0xaa>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a2f      	ldr	r2, [pc, #188]	@ (8003cf4 <HAL_ADC_Start_IT+0x164>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d10d      	bne.n	8003c56 <HAL_ADC_Start_IT+0xc6>
 8003c3a:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf8 <HAL_ADC_Start_IT+0x168>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d007      	beq.n	8003c56 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d006      	beq.n	8003c70 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c66:	f023 0206 	bic.w	r2, r3, #6
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003c6e:	e002      	b.n	8003c76 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f06f 0202 	mvn.w	r2, #2
 8003c86:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	685a      	ldr	r2, [r3, #4]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f042 0220 	orr.w	r2, r2, #32
 8003c96:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003ca2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003ca6:	d113      	bne.n	8003cd0 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003cac:	4a11      	ldr	r2, [pc, #68]	@ (8003cf4 <HAL_ADC_Start_IT+0x164>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d105      	bne.n	8003cbe <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003cb2:	4b11      	ldr	r3, [pc, #68]	@ (8003cf8 <HAL_ADC_Start_IT+0x168>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d108      	bne.n	8003cd0 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003ccc:	609a      	str	r2, [r3, #8]
 8003cce:	e00c      	b.n	8003cea <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003cde:	609a      	str	r2, [r3, #8]
 8003ce0:	e003      	b.n	8003cea <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	40012800 	.word	0x40012800
 8003cf8:	40012400 	.word	0x40012400

08003cfc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	60f8      	str	r0, [r7, #12]
 8003d04:	60b9      	str	r1, [r7, #8]
 8003d06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a64      	ldr	r2, [pc, #400]	@ (8003ea4 <HAL_ADC_Start_DMA+0x1a8>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d004      	beq.n	8003d20 <HAL_ADC_Start_DMA+0x24>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a63      	ldr	r2, [pc, #396]	@ (8003ea8 <HAL_ADC_Start_DMA+0x1ac>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d106      	bne.n	8003d2e <HAL_ADC_Start_DMA+0x32>
 8003d20:	4b60      	ldr	r3, [pc, #384]	@ (8003ea4 <HAL_ADC_Start_DMA+0x1a8>)
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	f040 80b3 	bne.w	8003e94 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d101      	bne.n	8003d3c <HAL_ADC_Start_DMA+0x40>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	e0ae      	b.n	8003e9a <HAL_ADC_Start_DMA+0x19e>
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2201      	movs	r2, #1
 8003d40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 fa89 	bl	800425c <ADC_Enable>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003d4e:	7dfb      	ldrb	r3, [r7, #23]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f040 809a 	bne.w	8003e8a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d5e:	f023 0301 	bic.w	r3, r3, #1
 8003d62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a4e      	ldr	r2, [pc, #312]	@ (8003ea8 <HAL_ADC_Start_DMA+0x1ac>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d105      	bne.n	8003d80 <HAL_ADC_Start_DMA+0x84>
 8003d74:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea4 <HAL_ADC_Start_DMA+0x1a8>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d115      	bne.n	8003dac <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d026      	beq.n	8003de8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003da2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003daa:	e01d      	b.n	8003de8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a39      	ldr	r2, [pc, #228]	@ (8003ea4 <HAL_ADC_Start_DMA+0x1a8>)
 8003dbe:	4293      	cmp	r3, r2
 8003dc0:	d004      	beq.n	8003dcc <HAL_ADC_Start_DMA+0xd0>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a38      	ldr	r2, [pc, #224]	@ (8003ea8 <HAL_ADC_Start_DMA+0x1ac>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d10d      	bne.n	8003de8 <HAL_ADC_Start_DMA+0xec>
 8003dcc:	4b35      	ldr	r3, [pc, #212]	@ (8003ea4 <HAL_ADC_Start_DMA+0x1a8>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d007      	beq.n	8003de8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003de0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d006      	beq.n	8003e02 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	f023 0206 	bic.w	r2, r3, #6
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003e00:	e002      	b.n	8003e08 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	4a25      	ldr	r2, [pc, #148]	@ (8003eac <HAL_ADC_Start_DMA+0x1b0>)
 8003e16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6a1b      	ldr	r3, [r3, #32]
 8003e1c:	4a24      	ldr	r2, [pc, #144]	@ (8003eb0 <HAL_ADC_Start_DMA+0x1b4>)
 8003e1e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	4a23      	ldr	r2, [pc, #140]	@ (8003eb4 <HAL_ADC_Start_DMA+0x1b8>)
 8003e26:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0202 	mvn.w	r2, #2
 8003e30:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e40:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a18      	ldr	r0, [r3, #32]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	334c      	adds	r3, #76	@ 0x4c
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f000 fc75 	bl	8004740 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003e60:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003e64:	d108      	bne.n	8003e78 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003e74:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e76:	e00f      	b.n	8003e98 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689a      	ldr	r2, [r3, #8]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003e86:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e88:	e006      	b.n	8003e98 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8003e92:	e001      	b.n	8003e98 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40012400 	.word	0x40012400
 8003ea8:	40012800 	.word	0x40012800
 8003eac:	08004393 	.word	0x08004393
 8003eb0:	0800440f 	.word	0x0800440f
 8003eb4:	0800442b 	.word	0x0800442b

08003eb8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f003 0320 	and.w	r3, r3, #32
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d03e      	beq.n	8003f58 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f003 0302 	and.w	r3, r3, #2
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d039      	beq.n	8003f58 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee8:	f003 0310 	and.w	r3, r3, #16
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d105      	bne.n	8003efc <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003f06:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003f0a:	d11d      	bne.n	8003f48 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d119      	bne.n	8003f48 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0220 	bic.w	r2, r2, #32
 8003f22:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d105      	bne.n	8003f48 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	f043 0201 	orr.w	r2, r3, #1
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7fe fb3f 	bl	80025cc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f06f 0212 	mvn.w	r2, #18
 8003f56:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d04d      	beq.n	8003ffe <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d048      	beq.n	8003ffe <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d105      	bne.n	8003f84 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f7c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003f8e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003f92:	d012      	beq.n	8003fba <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d125      	bne.n	8003fee <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003fac:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003fb0:	d11d      	bne.n	8003fee <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d119      	bne.n	8003fee <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003fc8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fce:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d105      	bne.n	8003fee <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe6:	f043 0201 	orr.w	r2, r3, #1
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fa35 	bl	800445e <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f06f 020c 	mvn.w	r2, #12
 8003ffc:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004004:	2b00      	cmp	r3, #0
 8004006:	d012      	beq.n	800402e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	d00d      	beq.n	800402e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004016:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 f812 	bl	8004048 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f06f 0201 	mvn.w	r2, #1
 800402c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004036:	b480      	push	{r7}
 8004038:	b083      	sub	sp, #12
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800403e:	bf00      	nop
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	bc80      	pop	{r7}
 8004046:	4770      	bx	lr

08004048 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	bc80      	pop	{r7}
 8004058:	4770      	bx	lr

0800405a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004062:	bf00      	nop
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr

0800406c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800407a:	2300      	movs	r3, #0
 800407c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004084:	2b01      	cmp	r3, #1
 8004086:	d101      	bne.n	800408c <HAL_ADC_ConfigChannel+0x20>
 8004088:	2302      	movs	r3, #2
 800408a:	e0dc      	b.n	8004246 <HAL_ADC_ConfigChannel+0x1da>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	2b06      	cmp	r3, #6
 800409a:	d81c      	bhi.n	80040d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	3b05      	subs	r3, #5
 80040ae:	221f      	movs	r2, #31
 80040b0:	fa02 f303 	lsl.w	r3, r2, r3
 80040b4:	43db      	mvns	r3, r3
 80040b6:	4019      	ands	r1, r3
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	6818      	ldr	r0, [r3, #0]
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	4613      	mov	r3, r2
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	4413      	add	r3, r2
 80040c6:	3b05      	subs	r3, #5
 80040c8:	fa00 f203 	lsl.w	r2, r0, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80040d4:	e03c      	b.n	8004150 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b0c      	cmp	r3, #12
 80040dc:	d81c      	bhi.n	8004118 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	3b23      	subs	r3, #35	@ 0x23
 80040f0:	221f      	movs	r2, #31
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	43db      	mvns	r3, r3
 80040f8:	4019      	ands	r1, r3
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	4413      	add	r3, r2
 8004108:	3b23      	subs	r3, #35	@ 0x23
 800410a:	fa00 f203 	lsl.w	r2, r0, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	430a      	orrs	r2, r1
 8004114:	631a      	str	r2, [r3, #48]	@ 0x30
 8004116:	e01b      	b.n	8004150 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	4413      	add	r3, r2
 8004128:	3b41      	subs	r3, #65	@ 0x41
 800412a:	221f      	movs	r2, #31
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	43db      	mvns	r3, r3
 8004132:	4019      	ands	r1, r3
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	6818      	ldr	r0, [r3, #0]
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685a      	ldr	r2, [r3, #4]
 800413c:	4613      	mov	r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	4413      	add	r3, r2
 8004142:	3b41      	subs	r3, #65	@ 0x41
 8004144:	fa00 f203 	lsl.w	r2, r0, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2b09      	cmp	r3, #9
 8004156:	d91c      	bls.n	8004192 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68d9      	ldr	r1, [r3, #12]
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4613      	mov	r3, r2
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	4413      	add	r3, r2
 8004168:	3b1e      	subs	r3, #30
 800416a:	2207      	movs	r2, #7
 800416c:	fa02 f303 	lsl.w	r3, r2, r3
 8004170:	43db      	mvns	r3, r3
 8004172:	4019      	ands	r1, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	6898      	ldr	r0, [r3, #8]
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	4613      	mov	r3, r2
 800417e:	005b      	lsls	r3, r3, #1
 8004180:	4413      	add	r3, r2
 8004182:	3b1e      	subs	r3, #30
 8004184:	fa00 f203 	lsl.w	r2, r0, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	60da      	str	r2, [r3, #12]
 8004190:	e019      	b.n	80041c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	6919      	ldr	r1, [r3, #16]
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	4413      	add	r3, r2
 80041a2:	2207      	movs	r2, #7
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43db      	mvns	r3, r3
 80041aa:	4019      	ands	r1, r3
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	6898      	ldr	r0, [r3, #8]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4613      	mov	r3, r2
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	4413      	add	r3, r2
 80041ba:	fa00 f203 	lsl.w	r2, r0, r3
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b10      	cmp	r3, #16
 80041cc:	d003      	beq.n	80041d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80041d2:	2b11      	cmp	r3, #17
 80041d4:	d132      	bne.n	800423c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a1d      	ldr	r2, [pc, #116]	@ (8004250 <HAL_ADC_ConfigChannel+0x1e4>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d125      	bne.n	800422c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d126      	bne.n	800423c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80041fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	2b10      	cmp	r3, #16
 8004204:	d11a      	bne.n	800423c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004206:	4b13      	ldr	r3, [pc, #76]	@ (8004254 <HAL_ADC_ConfigChannel+0x1e8>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a13      	ldr	r2, [pc, #76]	@ (8004258 <HAL_ADC_ConfigChannel+0x1ec>)
 800420c:	fba2 2303 	umull	r2, r3, r2, r3
 8004210:	0c9a      	lsrs	r2, r3, #18
 8004212:	4613      	mov	r3, r2
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	005b      	lsls	r3, r3, #1
 800421a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800421c:	e002      	b.n	8004224 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	3b01      	subs	r3, #1
 8004222:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d1f9      	bne.n	800421e <HAL_ADC_ConfigChannel+0x1b2>
 800422a:	e007      	b.n	800423c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004244:	7bfb      	ldrb	r3, [r7, #15]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3714      	adds	r7, #20
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr
 8004250:	40012400 	.word	0x40012400
 8004254:	20000000 	.word	0x20000000
 8004258:	431bde83 	.word	0x431bde83

0800425c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004264:	2300      	movs	r3, #0
 8004266:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b01      	cmp	r3, #1
 8004278:	d040      	beq.n	80042fc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f042 0201 	orr.w	r2, r2, #1
 8004288:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800428a:	4b1f      	ldr	r3, [pc, #124]	@ (8004308 <ADC_Enable+0xac>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a1f      	ldr	r2, [pc, #124]	@ (800430c <ADC_Enable+0xb0>)
 8004290:	fba2 2303 	umull	r2, r3, r2, r3
 8004294:	0c9b      	lsrs	r3, r3, #18
 8004296:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004298:	e002      	b.n	80042a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	3b01      	subs	r3, #1
 800429e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1f9      	bne.n	800429a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80042a6:	f7ff fb91 	bl	80039cc <HAL_GetTick>
 80042aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80042ac:	e01f      	b.n	80042ee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80042ae:	f7ff fb8d 	bl	80039cc <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d918      	bls.n	80042ee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d011      	beq.n	80042ee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042ce:	f043 0210 	orr.w	r2, r3, #16
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042da:	f043 0201 	orr.w	r2, r3, #1
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e007      	b.n	80042fe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d1d8      	bne.n	80042ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80042fc:	2300      	movs	r3, #0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20000000 	.word	0x20000000
 800430c:	431bde83 	.word	0x431bde83

08004310 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b01      	cmp	r3, #1
 8004328:	d12e      	bne.n	8004388 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	689a      	ldr	r2, [r3, #8]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f022 0201 	bic.w	r2, r2, #1
 8004338:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800433a:	f7ff fb47 	bl	80039cc <HAL_GetTick>
 800433e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004340:	e01b      	b.n	800437a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004342:	f7ff fb43 	bl	80039cc <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d914      	bls.n	800437a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	2b01      	cmp	r3, #1
 800435c:	d10d      	bne.n	800437a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004362:	f043 0210 	orr.w	r2, r3, #16
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800436e:	f043 0201 	orr.w	r2, r3, #1
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e007      	b.n	800438a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	f003 0301 	and.w	r3, r3, #1
 8004384:	2b01      	cmp	r3, #1
 8004386:	d0dc      	beq.n	8004342 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3710      	adds	r7, #16
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b084      	sub	sp, #16
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d127      	bne.n	80043fc <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043b0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80043c2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80043c6:	d115      	bne.n	80043f4 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d111      	bne.n	80043f4 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d105      	bne.n	80043f4 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ec:	f043 0201 	orr.w	r2, r3, #1
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f7fe f8e9 	bl	80025cc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80043fa:	e004      	b.n	8004406 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	4798      	blx	r3
}
 8004406:	bf00      	nop
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f7ff fe0a 	bl	8004036 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004422:	bf00      	nop
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}

0800442a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800442a:	b580      	push	{r7, lr}
 800442c:	b084      	sub	sp, #16
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004436:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800443c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004448:	f043 0204 	orr.w	r2, r3, #4
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f7ff fe02 	bl	800405a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004456:	bf00      	nop
 8004458:	3710      	adds	r7, #16
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}

0800445e <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr

08004470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004480:	4b0c      	ldr	r3, [pc, #48]	@ (80044b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800448c:	4013      	ands	r3, r2
 800448e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004498:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800449c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044a2:	4a04      	ldr	r2, [pc, #16]	@ (80044b4 <__NVIC_SetPriorityGrouping+0x44>)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	60d3      	str	r3, [r2, #12]
}
 80044a8:	bf00      	nop
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	e000ed00 	.word	0xe000ed00

080044b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044b8:	b480      	push	{r7}
 80044ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044bc:	4b04      	ldr	r3, [pc, #16]	@ (80044d0 <__NVIC_GetPriorityGrouping+0x18>)
 80044be:	68db      	ldr	r3, [r3, #12]
 80044c0:	0a1b      	lsrs	r3, r3, #8
 80044c2:	f003 0307 	and.w	r3, r3, #7
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bc80      	pop	{r7}
 80044cc:	4770      	bx	lr
 80044ce:	bf00      	nop
 80044d0:	e000ed00 	.word	0xe000ed00

080044d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	4603      	mov	r3, r0
 80044dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	db0b      	blt.n	80044fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044e6:	79fb      	ldrb	r3, [r7, #7]
 80044e8:	f003 021f 	and.w	r2, r3, #31
 80044ec:	4906      	ldr	r1, [pc, #24]	@ (8004508 <__NVIC_EnableIRQ+0x34>)
 80044ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	2001      	movs	r0, #1
 80044f6:	fa00 f202 	lsl.w	r2, r0, r2
 80044fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	bc80      	pop	{r7}
 8004506:	4770      	bx	lr
 8004508:	e000e100 	.word	0xe000e100

0800450c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	4603      	mov	r3, r0
 8004514:	6039      	str	r1, [r7, #0]
 8004516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451c:	2b00      	cmp	r3, #0
 800451e:	db0a      	blt.n	8004536 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	b2da      	uxtb	r2, r3
 8004524:	490c      	ldr	r1, [pc, #48]	@ (8004558 <__NVIC_SetPriority+0x4c>)
 8004526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452a:	0112      	lsls	r2, r2, #4
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	440b      	add	r3, r1
 8004530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004534:	e00a      	b.n	800454c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	4908      	ldr	r1, [pc, #32]	@ (800455c <__NVIC_SetPriority+0x50>)
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	3b04      	subs	r3, #4
 8004544:	0112      	lsls	r2, r2, #4
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	440b      	add	r3, r1
 800454a:	761a      	strb	r2, [r3, #24]
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	bc80      	pop	{r7}
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	e000e100 	.word	0xe000e100
 800455c:	e000ed00 	.word	0xe000ed00

08004560 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004560:	b480      	push	{r7}
 8004562:	b089      	sub	sp, #36	@ 0x24
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f003 0307 	and.w	r3, r3, #7
 8004572:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	f1c3 0307 	rsb	r3, r3, #7
 800457a:	2b04      	cmp	r3, #4
 800457c:	bf28      	it	cs
 800457e:	2304      	movcs	r3, #4
 8004580:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	3304      	adds	r3, #4
 8004586:	2b06      	cmp	r3, #6
 8004588:	d902      	bls.n	8004590 <NVIC_EncodePriority+0x30>
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3b03      	subs	r3, #3
 800458e:	e000      	b.n	8004592 <NVIC_EncodePriority+0x32>
 8004590:	2300      	movs	r3, #0
 8004592:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004594:	f04f 32ff 	mov.w	r2, #4294967295
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	fa02 f303 	lsl.w	r3, r2, r3
 800459e:	43da      	mvns	r2, r3
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	401a      	ands	r2, r3
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045a8:	f04f 31ff 	mov.w	r1, #4294967295
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	fa01 f303 	lsl.w	r3, r1, r3
 80045b2:	43d9      	mvns	r1, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045b8:	4313      	orrs	r3, r2
         );
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3724      	adds	r7, #36	@ 0x24
 80045be:	46bd      	mov	sp, r7
 80045c0:	bc80      	pop	{r7}
 80045c2:	4770      	bx	lr

080045c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	3b01      	subs	r3, #1
 80045d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80045d4:	d301      	bcc.n	80045da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045d6:	2301      	movs	r3, #1
 80045d8:	e00f      	b.n	80045fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045da:	4a0a      	ldr	r2, [pc, #40]	@ (8004604 <SysTick_Config+0x40>)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	3b01      	subs	r3, #1
 80045e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045e2:	210f      	movs	r1, #15
 80045e4:	f04f 30ff 	mov.w	r0, #4294967295
 80045e8:	f7ff ff90 	bl	800450c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80045ec:	4b05      	ldr	r3, [pc, #20]	@ (8004604 <SysTick_Config+0x40>)
 80045ee:	2200      	movs	r2, #0
 80045f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80045f2:	4b04      	ldr	r3, [pc, #16]	@ (8004604 <SysTick_Config+0x40>)
 80045f4:	2207      	movs	r2, #7
 80045f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3708      	adds	r7, #8
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	bf00      	nop
 8004604:	e000e010 	.word	0xe000e010

08004608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff ff2d 	bl	8004470 <__NVIC_SetPriorityGrouping>
}
 8004616:	bf00      	nop
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}

0800461e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800461e:	b580      	push	{r7, lr}
 8004620:	b086      	sub	sp, #24
 8004622:	af00      	add	r7, sp, #0
 8004624:	4603      	mov	r3, r0
 8004626:	60b9      	str	r1, [r7, #8]
 8004628:	607a      	str	r2, [r7, #4]
 800462a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800462c:	2300      	movs	r3, #0
 800462e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004630:	f7ff ff42 	bl	80044b8 <__NVIC_GetPriorityGrouping>
 8004634:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004636:	687a      	ldr	r2, [r7, #4]
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	6978      	ldr	r0, [r7, #20]
 800463c:	f7ff ff90 	bl	8004560 <NVIC_EncodePriority>
 8004640:	4602      	mov	r2, r0
 8004642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004646:	4611      	mov	r1, r2
 8004648:	4618      	mov	r0, r3
 800464a:	f7ff ff5f 	bl	800450c <__NVIC_SetPriority>
}
 800464e:	bf00      	nop
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b082      	sub	sp, #8
 800465a:	af00      	add	r7, sp, #0
 800465c:	4603      	mov	r3, r0
 800465e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004660:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004664:	4618      	mov	r0, r3
 8004666:	f7ff ff35 	bl	80044d4 <__NVIC_EnableIRQ>
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b082      	sub	sp, #8
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7ff ffa2 	bl	80045c4 <SysTick_Config>
 8004680:	4603      	mov	r3, r0
}
 8004682:	4618      	mov	r0, r3
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
	...

0800468c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004694:	2300      	movs	r3, #0
 8004696:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e043      	b.n	800472a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	461a      	mov	r2, r3
 80046a8:	4b22      	ldr	r3, [pc, #136]	@ (8004734 <HAL_DMA_Init+0xa8>)
 80046aa:	4413      	add	r3, r2
 80046ac:	4a22      	ldr	r2, [pc, #136]	@ (8004738 <HAL_DMA_Init+0xac>)
 80046ae:	fba2 2303 	umull	r2, r3, r2, r3
 80046b2:	091b      	lsrs	r3, r3, #4
 80046b4:	009a      	lsls	r2, r3, #2
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1f      	ldr	r2, [pc, #124]	@ (800473c <HAL_DMA_Init+0xb0>)
 80046be:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80046d6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80046da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80046e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004704:	68fa      	ldr	r2, [r7, #12]
 8004706:	4313      	orrs	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2200      	movs	r2, #0
 8004716:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr
 8004734:	bffdfff8 	.word	0xbffdfff8
 8004738:	cccccccd 	.word	0xcccccccd
 800473c:	40020000 	.word	0x40020000

08004740 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004758:	2b01      	cmp	r3, #1
 800475a:	d101      	bne.n	8004760 <HAL_DMA_Start_IT+0x20>
 800475c:	2302      	movs	r3, #2
 800475e:	e04b      	b.n	80047f8 <HAL_DMA_Start_IT+0xb8>
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b01      	cmp	r3, #1
 8004772:	d13a      	bne.n	80047ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2202      	movs	r2, #2
 8004778:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f022 0201 	bic.w	r2, r2, #1
 8004790:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	68b9      	ldr	r1, [r7, #8]
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f937 	bl	8004a0c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d008      	beq.n	80047b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f042 020e 	orr.w	r2, r2, #14
 80047b4:	601a      	str	r2, [r3, #0]
 80047b6:	e00f      	b.n	80047d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0204 	bic.w	r2, r2, #4
 80047c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 020a 	orr.w	r2, r2, #10
 80047d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 0201 	orr.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]
 80047e8:	e005      	b.n	80047f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80047f2:	2302      	movs	r3, #2
 80047f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80047f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481c:	2204      	movs	r2, #4
 800481e:	409a      	lsls	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4013      	ands	r3, r2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d04f      	beq.n	80048c8 <HAL_DMA_IRQHandler+0xc8>
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d04a      	beq.n	80048c8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d107      	bne.n	8004850 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f022 0204 	bic.w	r2, r2, #4
 800484e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a66      	ldr	r2, [pc, #408]	@ (80049f0 <HAL_DMA_IRQHandler+0x1f0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d029      	beq.n	80048ae <HAL_DMA_IRQHandler+0xae>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a65      	ldr	r2, [pc, #404]	@ (80049f4 <HAL_DMA_IRQHandler+0x1f4>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d022      	beq.n	80048aa <HAL_DMA_IRQHandler+0xaa>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a63      	ldr	r2, [pc, #396]	@ (80049f8 <HAL_DMA_IRQHandler+0x1f8>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d01a      	beq.n	80048a4 <HAL_DMA_IRQHandler+0xa4>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a62      	ldr	r2, [pc, #392]	@ (80049fc <HAL_DMA_IRQHandler+0x1fc>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d012      	beq.n	800489e <HAL_DMA_IRQHandler+0x9e>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a60      	ldr	r2, [pc, #384]	@ (8004a00 <HAL_DMA_IRQHandler+0x200>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d00a      	beq.n	8004898 <HAL_DMA_IRQHandler+0x98>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4a5f      	ldr	r2, [pc, #380]	@ (8004a04 <HAL_DMA_IRQHandler+0x204>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d102      	bne.n	8004892 <HAL_DMA_IRQHandler+0x92>
 800488c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004890:	e00e      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 8004892:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004896:	e00b      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 8004898:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800489c:	e008      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 800489e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80048a2:	e005      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 80048a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80048a8:	e002      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 80048aa:	2340      	movs	r3, #64	@ 0x40
 80048ac:	e000      	b.n	80048b0 <HAL_DMA_IRQHandler+0xb0>
 80048ae:	2304      	movs	r3, #4
 80048b0:	4a55      	ldr	r2, [pc, #340]	@ (8004a08 <HAL_DMA_IRQHandler+0x208>)
 80048b2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	f000 8094 	beq.w	80049e6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80048c6:	e08e      	b.n	80049e6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048cc:	2202      	movs	r2, #2
 80048ce:	409a      	lsls	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4013      	ands	r3, r2
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d056      	beq.n	8004986 <HAL_DMA_IRQHandler+0x186>
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d051      	beq.n	8004986 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f003 0320 	and.w	r3, r3, #32
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d10b      	bne.n	8004908 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f022 020a 	bic.w	r2, r2, #10
 80048fe:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a38      	ldr	r2, [pc, #224]	@ (80049f0 <HAL_DMA_IRQHandler+0x1f0>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d029      	beq.n	8004966 <HAL_DMA_IRQHandler+0x166>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a37      	ldr	r2, [pc, #220]	@ (80049f4 <HAL_DMA_IRQHandler+0x1f4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d022      	beq.n	8004962 <HAL_DMA_IRQHandler+0x162>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a35      	ldr	r2, [pc, #212]	@ (80049f8 <HAL_DMA_IRQHandler+0x1f8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d01a      	beq.n	800495c <HAL_DMA_IRQHandler+0x15c>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a34      	ldr	r2, [pc, #208]	@ (80049fc <HAL_DMA_IRQHandler+0x1fc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d012      	beq.n	8004956 <HAL_DMA_IRQHandler+0x156>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a32      	ldr	r2, [pc, #200]	@ (8004a00 <HAL_DMA_IRQHandler+0x200>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d00a      	beq.n	8004950 <HAL_DMA_IRQHandler+0x150>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a31      	ldr	r2, [pc, #196]	@ (8004a04 <HAL_DMA_IRQHandler+0x204>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d102      	bne.n	800494a <HAL_DMA_IRQHandler+0x14a>
 8004944:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004948:	e00e      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 800494a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800494e:	e00b      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 8004950:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004954:	e008      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 8004956:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800495a:	e005      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 800495c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004960:	e002      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 8004962:	2320      	movs	r3, #32
 8004964:	e000      	b.n	8004968 <HAL_DMA_IRQHandler+0x168>
 8004966:	2302      	movs	r3, #2
 8004968:	4a27      	ldr	r2, [pc, #156]	@ (8004a08 <HAL_DMA_IRQHandler+0x208>)
 800496a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004978:	2b00      	cmp	r3, #0
 800497a:	d034      	beq.n	80049e6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004984:	e02f      	b.n	80049e6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498a:	2208      	movs	r2, #8
 800498c:	409a      	lsls	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	4013      	ands	r3, r2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d028      	beq.n	80049e8 <HAL_DMA_IRQHandler+0x1e8>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f003 0308 	and.w	r3, r3, #8
 800499c:	2b00      	cmp	r3, #0
 800499e:	d023      	beq.n	80049e8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 020e 	bic.w	r2, r2, #14
 80049ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b8:	2101      	movs	r1, #1
 80049ba:	fa01 f202 	lsl.w	r2, r1, r2
 80049be:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2201      	movs	r2, #1
 80049ca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d004      	beq.n	80049e8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e2:	6878      	ldr	r0, [r7, #4]
 80049e4:	4798      	blx	r3
    }
  }
  return;
 80049e6:	bf00      	nop
 80049e8:	bf00      	nop
}
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40020008 	.word	0x40020008
 80049f4:	4002001c 	.word	0x4002001c
 80049f8:	40020030 	.word	0x40020030
 80049fc:	40020044 	.word	0x40020044
 8004a00:	40020058 	.word	0x40020058
 8004a04:	4002006c 	.word	0x4002006c
 8004a08:	40020000 	.word	0x40020000

08004a0c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a22:	2101      	movs	r1, #1
 8004a24:	fa01 f202 	lsl.w	r2, r1, r2
 8004a28:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b10      	cmp	r3, #16
 8004a38:	d108      	bne.n	8004a4c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a4a:	e007      	b.n	8004a5c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	60da      	str	r2, [r3, #12]
}
 8004a5c:	bf00      	nop
 8004a5e:	3714      	adds	r7, #20
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b08b      	sub	sp, #44	@ 0x2c
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004a72:	2300      	movs	r3, #0
 8004a74:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004a76:	2300      	movs	r3, #0
 8004a78:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a7a:	e169      	b.n	8004d50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a80:	fa02 f303 	lsl.w	r3, r2, r3
 8004a84:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	69fa      	ldr	r2, [r7, #28]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	f040 8158 	bne.w	8004d4a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	4a9a      	ldr	r2, [pc, #616]	@ (8004d08 <HAL_GPIO_Init+0x2a0>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d05e      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
 8004aa4:	4a98      	ldr	r2, [pc, #608]	@ (8004d08 <HAL_GPIO_Init+0x2a0>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d875      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004aaa:	4a98      	ldr	r2, [pc, #608]	@ (8004d0c <HAL_GPIO_Init+0x2a4>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d058      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
 8004ab0:	4a96      	ldr	r2, [pc, #600]	@ (8004d0c <HAL_GPIO_Init+0x2a4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d86f      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004ab6:	4a96      	ldr	r2, [pc, #600]	@ (8004d10 <HAL_GPIO_Init+0x2a8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d052      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
 8004abc:	4a94      	ldr	r2, [pc, #592]	@ (8004d10 <HAL_GPIO_Init+0x2a8>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d869      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004ac2:	4a94      	ldr	r2, [pc, #592]	@ (8004d14 <HAL_GPIO_Init+0x2ac>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d04c      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
 8004ac8:	4a92      	ldr	r2, [pc, #584]	@ (8004d14 <HAL_GPIO_Init+0x2ac>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d863      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004ace:	4a92      	ldr	r2, [pc, #584]	@ (8004d18 <HAL_GPIO_Init+0x2b0>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d046      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
 8004ad4:	4a90      	ldr	r2, [pc, #576]	@ (8004d18 <HAL_GPIO_Init+0x2b0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d85d      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004ada:	2b12      	cmp	r3, #18
 8004adc:	d82a      	bhi.n	8004b34 <HAL_GPIO_Init+0xcc>
 8004ade:	2b12      	cmp	r3, #18
 8004ae0:	d859      	bhi.n	8004b96 <HAL_GPIO_Init+0x12e>
 8004ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae8 <HAL_GPIO_Init+0x80>)
 8004ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae8:	08004b63 	.word	0x08004b63
 8004aec:	08004b3d 	.word	0x08004b3d
 8004af0:	08004b4f 	.word	0x08004b4f
 8004af4:	08004b91 	.word	0x08004b91
 8004af8:	08004b97 	.word	0x08004b97
 8004afc:	08004b97 	.word	0x08004b97
 8004b00:	08004b97 	.word	0x08004b97
 8004b04:	08004b97 	.word	0x08004b97
 8004b08:	08004b97 	.word	0x08004b97
 8004b0c:	08004b97 	.word	0x08004b97
 8004b10:	08004b97 	.word	0x08004b97
 8004b14:	08004b97 	.word	0x08004b97
 8004b18:	08004b97 	.word	0x08004b97
 8004b1c:	08004b97 	.word	0x08004b97
 8004b20:	08004b97 	.word	0x08004b97
 8004b24:	08004b97 	.word	0x08004b97
 8004b28:	08004b97 	.word	0x08004b97
 8004b2c:	08004b45 	.word	0x08004b45
 8004b30:	08004b59 	.word	0x08004b59
 8004b34:	4a79      	ldr	r2, [pc, #484]	@ (8004d1c <HAL_GPIO_Init+0x2b4>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d013      	beq.n	8004b62 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004b3a:	e02c      	b.n	8004b96 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	623b      	str	r3, [r7, #32]
          break;
 8004b42:	e029      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	623b      	str	r3, [r7, #32]
          break;
 8004b4c:	e024      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	3308      	adds	r3, #8
 8004b54:	623b      	str	r3, [r7, #32]
          break;
 8004b56:	e01f      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	330c      	adds	r3, #12
 8004b5e:	623b      	str	r3, [r7, #32]
          break;
 8004b60:	e01a      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d102      	bne.n	8004b70 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004b6a:	2304      	movs	r3, #4
 8004b6c:	623b      	str	r3, [r7, #32]
          break;
 8004b6e:	e013      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d105      	bne.n	8004b84 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b78:	2308      	movs	r3, #8
 8004b7a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	69fa      	ldr	r2, [r7, #28]
 8004b80:	611a      	str	r2, [r3, #16]
          break;
 8004b82:	e009      	b.n	8004b98 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004b84:	2308      	movs	r3, #8
 8004b86:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	69fa      	ldr	r2, [r7, #28]
 8004b8c:	615a      	str	r2, [r3, #20]
          break;
 8004b8e:	e003      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004b90:	2300      	movs	r3, #0
 8004b92:	623b      	str	r3, [r7, #32]
          break;
 8004b94:	e000      	b.n	8004b98 <HAL_GPIO_Init+0x130>
          break;
 8004b96:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	2bff      	cmp	r3, #255	@ 0xff
 8004b9c:	d801      	bhi.n	8004ba2 <HAL_GPIO_Init+0x13a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	e001      	b.n	8004ba6 <HAL_GPIO_Init+0x13e>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2bff      	cmp	r3, #255	@ 0xff
 8004bac:	d802      	bhi.n	8004bb4 <HAL_GPIO_Init+0x14c>
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	e002      	b.n	8004bba <HAL_GPIO_Init+0x152>
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	3b08      	subs	r3, #8
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	210f      	movs	r1, #15
 8004bc2:	693b      	ldr	r3, [r7, #16]
 8004bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	401a      	ands	r2, r3
 8004bcc:	6a39      	ldr	r1, [r7, #32]
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	f000 80b1 	beq.w	8004d4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004be8:	4b4d      	ldr	r3, [pc, #308]	@ (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	4a4c      	ldr	r2, [pc, #304]	@ (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004bee:	f043 0301 	orr.w	r3, r3, #1
 8004bf2:	6193      	str	r3, [r2, #24]
 8004bf4:	4b4a      	ldr	r3, [pc, #296]	@ (8004d20 <HAL_GPIO_Init+0x2b8>)
 8004bf6:	699b      	ldr	r3, [r3, #24]
 8004bf8:	f003 0301 	and.w	r3, r3, #1
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004c00:	4a48      	ldr	r2, [pc, #288]	@ (8004d24 <HAL_GPIO_Init+0x2bc>)
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	089b      	lsrs	r3, r3, #2
 8004c06:	3302      	adds	r3, #2
 8004c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	f003 0303 	and.w	r3, r3, #3
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	220f      	movs	r2, #15
 8004c18:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1c:	43db      	mvns	r3, r3
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4013      	ands	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a40      	ldr	r2, [pc, #256]	@ (8004d28 <HAL_GPIO_Init+0x2c0>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d013      	beq.n	8004c54 <HAL_GPIO_Init+0x1ec>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a3f      	ldr	r2, [pc, #252]	@ (8004d2c <HAL_GPIO_Init+0x2c4>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d00d      	beq.n	8004c50 <HAL_GPIO_Init+0x1e8>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a3e      	ldr	r2, [pc, #248]	@ (8004d30 <HAL_GPIO_Init+0x2c8>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d007      	beq.n	8004c4c <HAL_GPIO_Init+0x1e4>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a3d      	ldr	r2, [pc, #244]	@ (8004d34 <HAL_GPIO_Init+0x2cc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d101      	bne.n	8004c48 <HAL_GPIO_Init+0x1e0>
 8004c44:	2303      	movs	r3, #3
 8004c46:	e006      	b.n	8004c56 <HAL_GPIO_Init+0x1ee>
 8004c48:	2304      	movs	r3, #4
 8004c4a:	e004      	b.n	8004c56 <HAL_GPIO_Init+0x1ee>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e002      	b.n	8004c56 <HAL_GPIO_Init+0x1ee>
 8004c50:	2301      	movs	r3, #1
 8004c52:	e000      	b.n	8004c56 <HAL_GPIO_Init+0x1ee>
 8004c54:	2300      	movs	r3, #0
 8004c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c58:	f002 0203 	and.w	r2, r2, #3
 8004c5c:	0092      	lsls	r2, r2, #2
 8004c5e:	4093      	lsls	r3, r2
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004c66:	492f      	ldr	r1, [pc, #188]	@ (8004d24 <HAL_GPIO_Init+0x2bc>)
 8004c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6a:	089b      	lsrs	r3, r3, #2
 8004c6c:	3302      	adds	r3, #2
 8004c6e:	68fa      	ldr	r2, [r7, #12]
 8004c70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d006      	beq.n	8004c8e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004c80:	4b2d      	ldr	r3, [pc, #180]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	492c      	ldr	r1, [pc, #176]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004c86:	69bb      	ldr	r3, [r7, #24]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	608b      	str	r3, [r1, #8]
 8004c8c:	e006      	b.n	8004c9c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004c8e:	4b2a      	ldr	r3, [pc, #168]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	43db      	mvns	r3, r3
 8004c96:	4928      	ldr	r1, [pc, #160]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d006      	beq.n	8004cb6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ca8:	4b23      	ldr	r3, [pc, #140]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004caa:	68da      	ldr	r2, [r3, #12]
 8004cac:	4922      	ldr	r1, [pc, #136]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60cb      	str	r3, [r1, #12]
 8004cb4:	e006      	b.n	8004cc4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004cb6:	4b20      	ldr	r3, [pc, #128]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cb8:	68da      	ldr	r2, [r3, #12]
 8004cba:	69bb      	ldr	r3, [r7, #24]
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	491e      	ldr	r1, [pc, #120]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d006      	beq.n	8004cde <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004cd0:	4b19      	ldr	r3, [pc, #100]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cd2:	685a      	ldr	r2, [r3, #4]
 8004cd4:	4918      	ldr	r1, [pc, #96]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	604b      	str	r3, [r1, #4]
 8004cdc:	e006      	b.n	8004cec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004cde:	4b16      	ldr	r3, [pc, #88]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004ce0:	685a      	ldr	r2, [r3, #4]
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	43db      	mvns	r3, r3
 8004ce6:	4914      	ldr	r1, [pc, #80]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d021      	beq.n	8004d3c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	490e      	ldr	r1, [pc, #56]	@ (8004d38 <HAL_GPIO_Init+0x2d0>)
 8004cfe:	69bb      	ldr	r3, [r7, #24]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	600b      	str	r3, [r1, #0]
 8004d04:	e021      	b.n	8004d4a <HAL_GPIO_Init+0x2e2>
 8004d06:	bf00      	nop
 8004d08:	10320000 	.word	0x10320000
 8004d0c:	10310000 	.word	0x10310000
 8004d10:	10220000 	.word	0x10220000
 8004d14:	10210000 	.word	0x10210000
 8004d18:	10120000 	.word	0x10120000
 8004d1c:	10110000 	.word	0x10110000
 8004d20:	40021000 	.word	0x40021000
 8004d24:	40010000 	.word	0x40010000
 8004d28:	40010800 	.word	0x40010800
 8004d2c:	40010c00 	.word	0x40010c00
 8004d30:	40011000 	.word	0x40011000
 8004d34:	40011400 	.word	0x40011400
 8004d38:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004d3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d6c <HAL_GPIO_Init+0x304>)
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	43db      	mvns	r3, r3
 8004d44:	4909      	ldr	r1, [pc, #36]	@ (8004d6c <HAL_GPIO_Init+0x304>)
 8004d46:	4013      	ands	r3, r2
 8004d48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d56:	fa22 f303 	lsr.w	r3, r2, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f47f ae8e 	bne.w	8004a7c <HAL_GPIO_Init+0x14>
  }
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	372c      	adds	r7, #44	@ 0x2c
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr
 8004d6c:	40010400 	.word	0x40010400

08004d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	460b      	mov	r3, r1
 8004d7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689a      	ldr	r2, [r3, #8]
 8004d80:	887b      	ldrh	r3, [r7, #2]
 8004d82:	4013      	ands	r3, r2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	73fb      	strb	r3, [r7, #15]
 8004d8c:	e001      	b.n	8004d92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3714      	adds	r7, #20
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bc80      	pop	{r7}
 8004d9c:	4770      	bx	lr

08004d9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	460b      	mov	r3, r1
 8004da8:	807b      	strh	r3, [r7, #2]
 8004daa:	4613      	mov	r3, r2
 8004dac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dae:	787b      	ldrb	r3, [r7, #1]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004db4:	887a      	ldrh	r2, [r7, #2]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004dba:	e003      	b.n	8004dc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004dbc:	887b      	ldrh	r3, [r7, #2]
 8004dbe:	041a      	lsls	r2, r3, #16
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	611a      	str	r2, [r3, #16]
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bc80      	pop	{r7}
 8004dcc:	4770      	bx	lr

08004dce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68db      	ldr	r3, [r3, #12]
 8004dde:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004de0:	887a      	ldrh	r2, [r7, #2]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4013      	ands	r3, r2
 8004de6:	041a      	lsls	r2, r3, #16
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	43d9      	mvns	r1, r3
 8004dec:	887b      	ldrh	r3, [r7, #2]
 8004dee:	400b      	ands	r3, r1
 8004df0:	431a      	orrs	r2, r3
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	611a      	str	r2, [r3, #16]
}
 8004df6:	bf00      	nop
 8004df8:	3714      	adds	r7, #20
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bc80      	pop	{r7}
 8004dfe:	4770      	bx	lr

08004e00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e0e8      	b.n	8004fe4 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d106      	bne.n	8004e2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f7fd fdaa 	bl	8002980 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2203      	movs	r2, #3
 8004e30:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f002 fdd1 	bl	80079e6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	3304      	adds	r3, #4
 8004e4c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e4e:	f002 fda7 	bl	80079a0 <USB_CoreInit>
 8004e52:	4603      	mov	r3, r0
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d005      	beq.n	8004e64 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e0bf      	b.n	8004fe4 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f002 fdd5 	bl	8007a1a <USB_SetCurrentMode>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d005      	beq.n	8004e82 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2202      	movs	r2, #2
 8004e7a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e0b0      	b.n	8004fe4 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e82:	2300      	movs	r3, #0
 8004e84:	73fb      	strb	r3, [r7, #15]
 8004e86:	e03e      	b.n	8004f06 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e88:	7bfa      	ldrb	r2, [r7, #15]
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	4413      	add	r3, r2
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	440b      	add	r3, r1
 8004e96:	3311      	adds	r3, #17
 8004e98:	2201      	movs	r2, #1
 8004e9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e9c:	7bfa      	ldrb	r2, [r7, #15]
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	440b      	add	r3, r1
 8004eaa:	3310      	adds	r3, #16
 8004eac:	7bfa      	ldrb	r2, [r7, #15]
 8004eae:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004eb0:	7bfa      	ldrb	r2, [r7, #15]
 8004eb2:	6879      	ldr	r1, [r7, #4]
 8004eb4:	4613      	mov	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	4413      	add	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	440b      	add	r3, r1
 8004ebe:	3313      	adds	r3, #19
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ec4:	7bfa      	ldrb	r2, [r7, #15]
 8004ec6:	6879      	ldr	r1, [r7, #4]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4413      	add	r3, r2
 8004ece:	00db      	lsls	r3, r3, #3
 8004ed0:	440b      	add	r3, r1
 8004ed2:	3320      	adds	r3, #32
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ed8:	7bfa      	ldrb	r2, [r7, #15]
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	4613      	mov	r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	4413      	add	r3, r2
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	440b      	add	r3, r1
 8004ee6:	3324      	adds	r3, #36	@ 0x24
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004eec:	7bfb      	ldrb	r3, [r7, #15]
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	4613      	mov	r3, r2
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	00db      	lsls	r3, r3, #3
 8004efa:	440b      	add	r3, r1
 8004efc:	2200      	movs	r2, #0
 8004efe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	3301      	adds	r3, #1
 8004f04:	73fb      	strb	r3, [r7, #15]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	791b      	ldrb	r3, [r3, #4]
 8004f0a:	7bfa      	ldrb	r2, [r7, #15]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d3bb      	bcc.n	8004e88 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f10:	2300      	movs	r3, #0
 8004f12:	73fb      	strb	r3, [r7, #15]
 8004f14:	e044      	b.n	8004fa0 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004f16:	7bfa      	ldrb	r2, [r7, #15]
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	440b      	add	r3, r1
 8004f24:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8004f28:	2200      	movs	r2, #0
 8004f2a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f2c:	7bfa      	ldrb	r2, [r7, #15]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	4413      	add	r3, r2
 8004f36:	00db      	lsls	r3, r3, #3
 8004f38:	440b      	add	r3, r1
 8004f3a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004f3e:	7bfa      	ldrb	r2, [r7, #15]
 8004f40:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f42:	7bfa      	ldrb	r2, [r7, #15]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	00db      	lsls	r3, r3, #3
 8004f4e:	440b      	add	r3, r1
 8004f50:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8004f54:	2200      	movs	r2, #0
 8004f56:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f58:	7bfa      	ldrb	r2, [r7, #15]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	00db      	lsls	r3, r3, #3
 8004f64:	440b      	add	r3, r1
 8004f66:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f6e:	7bfa      	ldrb	r2, [r7, #15]
 8004f70:	6879      	ldr	r1, [r7, #4]
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	00db      	lsls	r3, r3, #3
 8004f7a:	440b      	add	r3, r1
 8004f7c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8004f80:	2200      	movs	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f84:	7bfa      	ldrb	r2, [r7, #15]
 8004f86:	6879      	ldr	r1, [r7, #4]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	009b      	lsls	r3, r3, #2
 8004f8c:	4413      	add	r3, r2
 8004f8e:	00db      	lsls	r3, r3, #3
 8004f90:	440b      	add	r3, r1
 8004f92:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004f96:	2200      	movs	r2, #0
 8004f98:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f9a:	7bfb      	ldrb	r3, [r7, #15]
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	73fb      	strb	r3, [r7, #15]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	791b      	ldrb	r3, [r3, #4]
 8004fa4:	7bfa      	ldrb	r2, [r7, #15]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d3b5      	bcc.n	8004f16 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6818      	ldr	r0, [r3, #0]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	3304      	adds	r3, #4
 8004fb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fb4:	f002 fd3d 	bl	8007a32 <USB_DevInit>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d005      	beq.n	8004fca <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2202      	movs	r2, #2
 8004fc2:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e00c      	b.n	8004fe4 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f004 ffbc 	bl	8009f5a <USB_DevDisconnect>

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3710      	adds	r7, #16
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b082      	sub	sp, #8
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8004ffa:	2b01      	cmp	r3, #1
 8004ffc:	d101      	bne.n	8005002 <HAL_PCD_Start+0x16>
 8004ffe:	2302      	movs	r3, #2
 8005000:	e016      	b.n	8005030 <HAL_PCD_Start+0x44>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2201      	movs	r2, #1
 8005006:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4618      	mov	r0, r3
 8005010:	f002 fcd3 	bl	80079ba <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005014:	2101      	movs	r1, #1
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f7fd fedf 	bl	8002dda <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f004 ff90 	bl	8009f46 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3708      	adds	r7, #8
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}

08005038 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b088      	sub	sp, #32
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4618      	mov	r0, r3
 8005046:	f004 ff92 	bl	8009f6e <USB_ReadInterrupts>
 800504a:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d003      	beq.n	800505e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 fb03 	bl	8005662 <PCD_EP_ISR_Handler>

    return;
 800505c:	e119      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005064:	2b00      	cmp	r3, #0
 8005066:	d013      	beq.n	8005090 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005070:	b29a      	uxth	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800507a:	b292      	uxth	r2, r2
 800507c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f7fd fcf8 	bl	8002a76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005086:	2100      	movs	r1, #0
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 f905 	bl	8005298 <HAL_PCD_SetAddress>

    return;
 800508e:	e100      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00c      	beq.n	80050b4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80050a2:	b29a      	uxth	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80050ac:	b292      	uxth	r2, r2
 80050ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80050b2:	e0ee      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00c      	beq.n	80050d8 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80050c6:	b29a      	uxth	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80050d0:	b292      	uxth	r2, r2
 80050d2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80050d6:	e0dc      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d027      	beq.n	8005132 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0204 	bic.w	r2, r2, #4
 80050f4:	b292      	uxth	r2, r2
 80050f6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005102:	b29a      	uxth	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0208 	bic.w	r2, r2, #8
 800510c:	b292      	uxth	r2, r2
 800510e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f7fd fcec 	bl	8002af0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005120:	b29a      	uxth	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800512a:	b292      	uxth	r2, r2
 800512c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005130:	e0af      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 8083 	beq.w	8005244 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 800513e:	2300      	movs	r3, #0
 8005140:	77fb      	strb	r3, [r7, #31]
 8005142:	e010      	b.n	8005166 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	7ffb      	ldrb	r3, [r7, #31]
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	441a      	add	r2, r3
 8005150:	7ffb      	ldrb	r3, [r7, #31]
 8005152:	8812      	ldrh	r2, [r2, #0]
 8005154:	b292      	uxth	r2, r2
 8005156:	005b      	lsls	r3, r3, #1
 8005158:	3320      	adds	r3, #32
 800515a:	443b      	add	r3, r7
 800515c:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8005160:	7ffb      	ldrb	r3, [r7, #31]
 8005162:	3301      	adds	r3, #1
 8005164:	77fb      	strb	r3, [r7, #31]
 8005166:	7ffb      	ldrb	r3, [r7, #31]
 8005168:	2b07      	cmp	r3, #7
 800516a:	d9eb      	bls.n	8005144 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005174:	b29a      	uxth	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f042 0201 	orr.w	r2, r2, #1
 800517e:	b292      	uxth	r2, r2
 8005180:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800518c:	b29a      	uxth	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0201 	bic.w	r2, r2, #1
 8005196:	b292      	uxth	r2, r2
 8005198:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800519c:	bf00      	nop
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d0f6      	beq.n	800519e <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80051b8:	b29a      	uxth	r2, r3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051c2:	b292      	uxth	r2, r2
 80051c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 80051c8:	2300      	movs	r3, #0
 80051ca:	77fb      	strb	r3, [r7, #31]
 80051cc:	e00f      	b.n	80051ee <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 80051ce:	7ffb      	ldrb	r3, [r7, #31]
 80051d0:	687a      	ldr	r2, [r7, #4]
 80051d2:	6812      	ldr	r2, [r2, #0]
 80051d4:	4611      	mov	r1, r2
 80051d6:	7ffa      	ldrb	r2, [r7, #31]
 80051d8:	0092      	lsls	r2, r2, #2
 80051da:	440a      	add	r2, r1
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	3320      	adds	r3, #32
 80051e0:	443b      	add	r3, r7
 80051e2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80051e6:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 80051e8:	7ffb      	ldrb	r3, [r7, #31]
 80051ea:	3301      	adds	r3, #1
 80051ec:	77fb      	strb	r3, [r7, #31]
 80051ee:	7ffb      	ldrb	r3, [r7, #31]
 80051f0:	2b07      	cmp	r3, #7
 80051f2:	d9ec      	bls.n	80051ce <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0208 	orr.w	r2, r2, #8
 8005206:	b292      	uxth	r2, r2
 8005208:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005214:	b29a      	uxth	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800521e:	b292      	uxth	r2, r2
 8005220:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800522c:	b29a      	uxth	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f042 0204 	orr.w	r2, r2, #4
 8005236:	b292      	uxth	r2, r2
 8005238:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f7fd fc3d 	bl	8002abc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005242:	e026      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005244:	69bb      	ldr	r3, [r7, #24]
 8005246:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00f      	beq.n	800526e <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005256:	b29a      	uxth	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005260:	b292      	uxth	r2, r2
 8005262:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7fd fbf7 	bl	8002a5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800526c:	e011      	b.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800526e:	69bb      	ldr	r3, [r7, #24]
 8005270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00c      	beq.n	8005292 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005280:	b29a      	uxth	r2, r3
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800528a:	b292      	uxth	r2, r2
 800528c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005290:	bf00      	nop
  }
}
 8005292:	3720      	adds	r7, #32
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b082      	sub	sp, #8
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	460b      	mov	r3, r1
 80052a2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <HAL_PCD_SetAddress+0x1a>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e012      	b.n	80052d8 <HAL_PCD_SetAddress+0x40>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	78fa      	ldrb	r2, [r7, #3]
 80052be:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	78fa      	ldrb	r2, [r7, #3]
 80052c6:	4611      	mov	r1, r2
 80052c8:	4618      	mov	r0, r3
 80052ca:	f004 fe29 	bl	8009f20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b084      	sub	sp, #16
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	4608      	mov	r0, r1
 80052ea:	4611      	mov	r1, r2
 80052ec:	461a      	mov	r2, r3
 80052ee:	4603      	mov	r3, r0
 80052f0:	70fb      	strb	r3, [r7, #3]
 80052f2:	460b      	mov	r3, r1
 80052f4:	803b      	strh	r3, [r7, #0]
 80052f6:	4613      	mov	r3, r2
 80052f8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80052fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005302:	2b00      	cmp	r3, #0
 8005304:	da0e      	bge.n	8005324 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005306:	78fb      	ldrb	r3, [r7, #3]
 8005308:	f003 0207 	and.w	r2, r3, #7
 800530c:	4613      	mov	r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4413      	add	r3, r2
 8005312:	00db      	lsls	r3, r3, #3
 8005314:	3310      	adds	r3, #16
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	4413      	add	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	705a      	strb	r2, [r3, #1]
 8005322:	e00e      	b.n	8005342 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005324:	78fb      	ldrb	r3, [r7, #3]
 8005326:	f003 0207 	and.w	r2, r3, #7
 800532a:	4613      	mov	r3, r2
 800532c:	009b      	lsls	r3, r3, #2
 800532e:	4413      	add	r3, r2
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	4413      	add	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	f003 0307 	and.w	r3, r3, #7
 8005348:	b2da      	uxtb	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800534e:	883a      	ldrh	r2, [r7, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	78ba      	ldrb	r2, [r7, #2]
 8005358:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800535a:	78bb      	ldrb	r3, [r7, #2]
 800535c:	2b02      	cmp	r3, #2
 800535e:	d102      	bne.n	8005366 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800536c:	2b01      	cmp	r3, #1
 800536e:	d101      	bne.n	8005374 <HAL_PCD_EP_Open+0x94>
 8005370:	2302      	movs	r3, #2
 8005372:	e00e      	b.n	8005392 <HAL_PCD_EP_Open+0xb2>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68f9      	ldr	r1, [r7, #12]
 8005382:	4618      	mov	r0, r3
 8005384:	f002 fb72 	bl	8007a6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8005390:	7afb      	ldrb	r3, [r7, #11]
}
 8005392:	4618      	mov	r0, r3
 8005394:	3710      	adds	r7, #16
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	460b      	mov	r3, r1
 80053a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	da0e      	bge.n	80053cc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053ae:	78fb      	ldrb	r3, [r7, #3]
 80053b0:	f003 0207 	and.w	r2, r3, #7
 80053b4:	4613      	mov	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	4413      	add	r3, r2
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	3310      	adds	r3, #16
 80053be:	687a      	ldr	r2, [r7, #4]
 80053c0:	4413      	add	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	705a      	strb	r2, [r3, #1]
 80053ca:	e00e      	b.n	80053ea <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053cc:	78fb      	ldrb	r3, [r7, #3]
 80053ce:	f003 0207 	and.w	r2, r3, #7
 80053d2:	4613      	mov	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	4413      	add	r3, r2
 80053d8:	00db      	lsls	r3, r3, #3
 80053da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	4413      	add	r3, r2
 80053e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80053ea:	78fb      	ldrb	r3, [r7, #3]
 80053ec:	f003 0307 	and.w	r3, r3, #7
 80053f0:	b2da      	uxtb	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d101      	bne.n	8005404 <HAL_PCD_EP_Close+0x6a>
 8005400:	2302      	movs	r3, #2
 8005402:	e00e      	b.n	8005422 <HAL_PCD_EP_Close+0x88>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68f9      	ldr	r1, [r7, #12]
 8005412:	4618      	mov	r0, r3
 8005414:	f002 feea 	bl	80081ec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}

0800542a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b086      	sub	sp, #24
 800542e:	af00      	add	r7, sp, #0
 8005430:	60f8      	str	r0, [r7, #12]
 8005432:	607a      	str	r2, [r7, #4]
 8005434:	603b      	str	r3, [r7, #0]
 8005436:	460b      	mov	r3, r1
 8005438:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800543a:	7afb      	ldrb	r3, [r7, #11]
 800543c:	f003 0207 	and.w	r2, r3, #7
 8005440:	4613      	mov	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4413      	add	r3, r2
 8005450:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	687a      	ldr	r2, [r7, #4]
 8005456:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	683a      	ldr	r2, [r7, #0]
 800545c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2200      	movs	r2, #0
 8005462:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2200      	movs	r2, #0
 8005468:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800546a:	7afb      	ldrb	r3, [r7, #11]
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	b2da      	uxtb	r2, r3
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6979      	ldr	r1, [r7, #20]
 800547c:	4618      	mov	r0, r3
 800547e:	f003 f8a1 	bl	80085c4 <USB_EPStartXfer>

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b086      	sub	sp, #24
 8005490:	af00      	add	r7, sp, #0
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	607a      	str	r2, [r7, #4]
 8005496:	603b      	str	r3, [r7, #0]
 8005498:	460b      	mov	r3, r1
 800549a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800549c:	7afb      	ldrb	r3, [r7, #11]
 800549e:	f003 0207 	and.w	r2, r3, #7
 80054a2:	4613      	mov	r3, r2
 80054a4:	009b      	lsls	r3, r3, #2
 80054a6:	4413      	add	r3, r2
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	3310      	adds	r3, #16
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	4413      	add	r3, r2
 80054b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	687a      	ldr	r2, [r7, #4]
 80054b6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	683a      	ldr	r2, [r7, #0]
 80054bc:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	683a      	ldr	r2, [r7, #0]
 80054ca:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2200      	movs	r2, #0
 80054d0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2201      	movs	r2, #1
 80054d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054d8:	7afb      	ldrb	r3, [r7, #11]
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	b2da      	uxtb	r2, r3
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	6979      	ldr	r1, [r7, #20]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f003 f86a 	bl	80085c4 <USB_EPStartXfer>

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3718      	adds	r7, #24
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b084      	sub	sp, #16
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
 8005502:	460b      	mov	r3, r1
 8005504:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005506:	78fb      	ldrb	r3, [r7, #3]
 8005508:	f003 0307 	and.w	r3, r3, #7
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	7912      	ldrb	r2, [r2, #4]
 8005510:	4293      	cmp	r3, r2
 8005512:	d901      	bls.n	8005518 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	e04c      	b.n	80055b2 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800551c:	2b00      	cmp	r3, #0
 800551e:	da0e      	bge.n	800553e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005520:	78fb      	ldrb	r3, [r7, #3]
 8005522:	f003 0207 	and.w	r2, r3, #7
 8005526:	4613      	mov	r3, r2
 8005528:	009b      	lsls	r3, r3, #2
 800552a:	4413      	add	r3, r2
 800552c:	00db      	lsls	r3, r3, #3
 800552e:	3310      	adds	r3, #16
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	4413      	add	r3, r2
 8005534:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	705a      	strb	r2, [r3, #1]
 800553c:	e00c      	b.n	8005558 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800553e:	78fa      	ldrb	r2, [r7, #3]
 8005540:	4613      	mov	r3, r2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	4413      	add	r3, r2
 8005550:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2201      	movs	r2, #1
 800555c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800555e:	78fb      	ldrb	r3, [r7, #3]
 8005560:	f003 0307 	and.w	r3, r3, #7
 8005564:	b2da      	uxtb	r2, r3
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <HAL_PCD_EP_SetStall+0x7e>
 8005574:	2302      	movs	r3, #2
 8005576:	e01c      	b.n	80055b2 <HAL_PCD_EP_SetStall+0xb8>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68f9      	ldr	r1, [r7, #12]
 8005586:	4618      	mov	r0, r3
 8005588:	f004 fbcd 	bl	8009d26 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800558c:	78fb      	ldrb	r3, [r7, #3]
 800558e:	f003 0307 	and.w	r3, r3, #7
 8005592:	2b00      	cmp	r3, #0
 8005594:	d108      	bne.n	80055a8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80055a0:	4619      	mov	r1, r3
 80055a2:	4610      	mov	r0, r2
 80055a4:	f004 fcf2 	bl	8009f8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	460b      	mov	r3, r1
 80055c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80055c6:	78fb      	ldrb	r3, [r7, #3]
 80055c8:	f003 030f 	and.w	r3, r3, #15
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	7912      	ldrb	r2, [r2, #4]
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d901      	bls.n	80055d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e040      	b.n	800565a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80055d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	da0e      	bge.n	80055fe <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055e0:	78fb      	ldrb	r3, [r7, #3]
 80055e2:	f003 0207 	and.w	r2, r3, #7
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	3310      	adds	r3, #16
 80055f0:	687a      	ldr	r2, [r7, #4]
 80055f2:	4413      	add	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2201      	movs	r2, #1
 80055fa:	705a      	strb	r2, [r3, #1]
 80055fc:	e00e      	b.n	800561c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055fe:	78fb      	ldrb	r3, [r7, #3]
 8005600:	f003 0207 	and.w	r2, r3, #7
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005610:	687a      	ldr	r2, [r7, #4]
 8005612:	4413      	add	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	f003 0307 	and.w	r3, r3, #7
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8005634:	2b01      	cmp	r3, #1
 8005636:	d101      	bne.n	800563c <HAL_PCD_EP_ClrStall+0x82>
 8005638:	2302      	movs	r3, #2
 800563a:	e00e      	b.n	800565a <HAL_PCD_EP_ClrStall+0xa0>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68f9      	ldr	r1, [r7, #12]
 800564a:	4618      	mov	r0, r3
 800564c:	f004 fbbb 	bl	8009dc6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b096      	sub	sp, #88	@ 0x58
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800566a:	e3bb      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005674:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005678:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800567c:	b2db      	uxtb	r3, r3
 800567e:	f003 030f 	and.w	r3, r3, #15
 8005682:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8005686:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800568a:	2b00      	cmp	r3, #0
 800568c:	f040 8175 	bne.w	800597a <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005690:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8005694:	f003 0310 	and.w	r3, r3, #16
 8005698:	2b00      	cmp	r3, #0
 800569a:	d14e      	bne.n	800573a <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	881b      	ldrh	r3, [r3, #0]
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80056a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056ac:	81fb      	strh	r3, [r7, #14]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	89fb      	ldrh	r3, [r7, #14]
 80056b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056bc:	b29b      	uxth	r3, r3
 80056be:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	3310      	adds	r3, #16
 80056c4:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	461a      	mov	r2, r3
 80056d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	00db      	lsls	r3, r3, #3
 80056d8:	4413      	add	r3, r2
 80056da:	3302      	adds	r3, #2
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	6812      	ldr	r2, [r2, #0]
 80056e2:	4413      	add	r3, r2
 80056e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80056ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80056f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f4:	695a      	ldr	r2, [r3, #20]
 80056f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056f8:	69db      	ldr	r3, [r3, #28]
 80056fa:	441a      	add	r2, r3
 80056fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056fe:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8005700:	2100      	movs	r1, #0
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f7fd f98f 	bl	8002a26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	7b5b      	ldrb	r3, [r3, #13]
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	f000 8368 	beq.w	8005de4 <PCD_EP_ISR_Handler+0x782>
 8005714:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	2b00      	cmp	r3, #0
 800571a:	f040 8363 	bne.w	8005de4 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	7b5b      	ldrb	r3, [r3, #13]
 8005722:	b2db      	uxtb	r3, r3
 8005724:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005728:	b2da      	uxtb	r2, r3
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	735a      	strb	r2, [r3, #13]
 8005738:	e354      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005740:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	881b      	ldrh	r3, [r3, #0]
 8005748:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800574c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005754:	2b00      	cmp	r3, #0
 8005756:	d034      	beq.n	80057c2 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005760:	b29b      	uxth	r3, r3
 8005762:	461a      	mov	r2, r3
 8005764:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005766:	781b      	ldrb	r3, [r3, #0]
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	4413      	add	r3, r2
 800576c:	3306      	adds	r3, #6
 800576e:	005b      	lsls	r3, r3, #1
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	6812      	ldr	r2, [r2, #0]
 8005774:	4413      	add	r3, r2
 8005776:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800577a:	881b      	ldrh	r3, [r3, #0]
 800577c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005780:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005782:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800578e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005790:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005792:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005794:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005796:	b29b      	uxth	r3, r3
 8005798:	f004 fc49 	bl	800a02e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	881b      	ldrh	r3, [r3, #0]
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80057a8:	4013      	ands	r3, r2
 80057aa:	823b      	strh	r3, [r7, #16]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	8a3a      	ldrh	r2, [r7, #16]
 80057b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80057b6:	b292      	uxth	r2, r2
 80057b8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f7fd f906 	bl	80029cc <HAL_PCD_SetupStageCallback>
 80057c0:	e310      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80057c2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f280 830c 	bge.w	8005de4 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	881b      	ldrh	r3, [r3, #0]
 80057d2:	b29a      	uxth	r2, r3
 80057d4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80057d8:	4013      	ands	r3, r2
 80057da:	83fb      	strh	r3, [r7, #30]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	8bfa      	ldrh	r2, [r7, #30]
 80057e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80057e6:	b292      	uxth	r2, r2
 80057e8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	461a      	mov	r2, r3
 80057f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057f8:	781b      	ldrb	r3, [r3, #0]
 80057fa:	00db      	lsls	r3, r3, #3
 80057fc:	4413      	add	r3, r2
 80057fe:	3306      	adds	r3, #6
 8005800:	005b      	lsls	r3, r3, #1
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	6812      	ldr	r2, [r2, #0]
 8005806:	4413      	add	r3, r2
 8005808:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800580c:	881b      	ldrh	r3, [r3, #0]
 800580e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005812:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005814:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005816:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005818:	69db      	ldr	r3, [r3, #28]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d019      	beq.n	8005852 <PCD_EP_ISR_Handler+0x1f0>
 800581e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d015      	beq.n	8005852 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
 800582a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800582c:	6959      	ldr	r1, [r3, #20]
 800582e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005830:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005832:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005834:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005836:	b29b      	uxth	r3, r3
 8005838:	f004 fbf9 	bl	800a02e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800583c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800583e:	695a      	ldr	r2, [r3, #20]
 8005840:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005842:	69db      	ldr	r3, [r3, #28]
 8005844:	441a      	add	r2, r3
 8005846:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005848:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800584a:	2100      	movs	r1, #0
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f7fd f8cf 	bl	80029f0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	881b      	ldrh	r3, [r3, #0]
 8005858:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800585c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005860:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005864:	2b00      	cmp	r3, #0
 8005866:	f040 82bd 	bne.w	8005de4 <PCD_EP_ISR_Handler+0x782>
 800586a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800586e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005872:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005876:	f000 82b5 	beq.w	8005de4 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	61bb      	str	r3, [r7, #24]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005888:	b29b      	uxth	r3, r3
 800588a:	461a      	mov	r2, r3
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	4413      	add	r3, r2
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005898:	617b      	str	r3, [r7, #20]
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	881b      	ldrh	r3, [r3, #0]
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	801a      	strh	r2, [r3, #0]
 80058aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058ac:	691b      	ldr	r3, [r3, #16]
 80058ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80058b0:	d91d      	bls.n	80058ee <PCD_EP_ISR_Handler+0x28c>
 80058b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	095b      	lsrs	r3, r3, #5
 80058b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80058ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	f003 031f 	and.w	r3, r3, #31
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d102      	bne.n	80058cc <PCD_EP_ISR_Handler+0x26a>
 80058c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058c8:	3b01      	subs	r3, #1
 80058ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	881b      	ldrh	r3, [r3, #0]
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	029b      	lsls	r3, r3, #10
 80058d8:	b29b      	uxth	r3, r3
 80058da:	4313      	orrs	r3, r2
 80058dc:	b29b      	uxth	r3, r3
 80058de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	801a      	strh	r2, [r3, #0]
 80058ec:	e026      	b.n	800593c <PCD_EP_ISR_Handler+0x2da>
 80058ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d10a      	bne.n	800590c <PCD_EP_ISR_Handler+0x2aa>
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005900:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005904:	b29a      	uxth	r2, r3
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	801a      	strh	r2, [r3, #0]
 800590a:	e017      	b.n	800593c <PCD_EP_ISR_Handler+0x2da>
 800590c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800590e:	691b      	ldr	r3, [r3, #16]
 8005910:	085b      	lsrs	r3, r3, #1
 8005912:	647b      	str	r3, [r7, #68]	@ 0x44
 8005914:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	f003 0301 	and.w	r3, r3, #1
 800591c:	2b00      	cmp	r3, #0
 800591e:	d002      	beq.n	8005926 <PCD_EP_ISR_Handler+0x2c4>
 8005920:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005922:	3301      	adds	r3, #1
 8005924:	647b      	str	r3, [r7, #68]	@ 0x44
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	881b      	ldrh	r3, [r3, #0]
 800592a:	b29a      	uxth	r2, r3
 800592c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800592e:	b29b      	uxth	r3, r3
 8005930:	029b      	lsls	r3, r3, #10
 8005932:	b29b      	uxth	r3, r3
 8005934:	4313      	orrs	r3, r2
 8005936:	b29a      	uxth	r2, r3
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	881b      	ldrh	r3, [r3, #0]
 8005942:	b29b      	uxth	r3, r3
 8005944:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800594c:	827b      	strh	r3, [r7, #18]
 800594e:	8a7b      	ldrh	r3, [r7, #18]
 8005950:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005954:	827b      	strh	r3, [r7, #18]
 8005956:	8a7b      	ldrh	r3, [r7, #18]
 8005958:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800595c:	827b      	strh	r3, [r7, #18]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	8a7b      	ldrh	r3, [r7, #18]
 8005964:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005968:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800596c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005970:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005974:	b29b      	uxth	r3, r3
 8005976:	8013      	strh	r3, [r2, #0]
 8005978:	e234      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4413      	add	r3, r2
 8005988:	881b      	ldrh	r3, [r3, #0]
 800598a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800598e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8005992:	2b00      	cmp	r3, #0
 8005994:	f280 80fc 	bge.w	8005b90 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	461a      	mov	r2, r3
 800599e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	881b      	ldrh	r3, [r3, #0]
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80059ae:	4013      	ands	r3, r2
 80059b0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	461a      	mov	r2, r3
 80059ba:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4413      	add	r3, r2
 80059c2:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80059c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059ca:	b292      	uxth	r2, r2
 80059cc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80059ce:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80059d2:	4613      	mov	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4413      	add	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	4413      	add	r3, r2
 80059e2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80059e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059e6:	7b1b      	ldrb	r3, [r3, #12]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d125      	bne.n	8005a38 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	461a      	mov	r2, r3
 80059f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4413      	add	r3, r2
 8005a00:	3306      	adds	r3, #6
 8005a02:	005b      	lsls	r3, r3, #1
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	6812      	ldr	r2, [r2, #0]
 8005a08:	4413      	add	r3, r2
 8005a0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a0e:	881b      	ldrh	r3, [r3, #0]
 8005a10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a14:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8005a18:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	f000 8092 	beq.w	8005b46 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6818      	ldr	r0, [r3, #0]
 8005a26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a28:	6959      	ldr	r1, [r3, #20]
 8005a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a2c:	88da      	ldrh	r2, [r3, #6]
 8005a2e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005a32:	f004 fafc 	bl	800a02e <USB_ReadPMA>
 8005a36:	e086      	b.n	8005b46 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005a38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a3a:	78db      	ldrb	r3, [r3, #3]
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d10a      	bne.n	8005a56 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005a40:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005a44:	461a      	mov	r2, r3
 8005a46:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 f9d9 	bl	8005e00 <HAL_PCD_EP_DB_Receive>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8005a54:	e077      	b.n	8005b46 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	4413      	add	r3, r2
 8005a64:	881b      	ldrh	r3, [r3, #0]
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a70:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	441a      	add	r2, r3
 8005a82:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8005a86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005a8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005a8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a92:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005aa2:	781b      	ldrb	r3, [r3, #0]
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d024      	beq.n	8005afe <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	461a      	mov	r2, r3
 8005ac0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	4413      	add	r3, r2
 8005ac8:	3302      	adds	r3, #2
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	687a      	ldr	r2, [r7, #4]
 8005ace:	6812      	ldr	r2, [r2, #0]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ad6:	881b      	ldrh	r3, [r3, #0]
 8005ad8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005adc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8005ae0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d02e      	beq.n	8005b46 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6818      	ldr	r0, [r3, #0]
 8005aec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005aee:	6959      	ldr	r1, [r3, #20]
 8005af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005af2:	891a      	ldrh	r2, [r3, #8]
 8005af4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005af8:	f004 fa99 	bl	800a02e <USB_ReadPMA>
 8005afc:	e023      	b.n	8005b46 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	461a      	mov	r2, r3
 8005b0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	00db      	lsls	r3, r3, #3
 8005b10:	4413      	add	r3, r2
 8005b12:	3306      	adds	r3, #6
 8005b14:	005b      	lsls	r3, r3, #1
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005b20:	881b      	ldrh	r3, [r3, #0]
 8005b22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b26:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8005b2a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d009      	beq.n	8005b46 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6818      	ldr	r0, [r3, #0]
 8005b36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b38:	6959      	ldr	r1, [r3, #20]
 8005b3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b3c:	895a      	ldrh	r2, [r3, #10]
 8005b3e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005b42:	f004 fa74 	bl	800a02e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b48:	69da      	ldr	r2, [r3, #28]
 8005b4a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005b4e:	441a      	add	r2, r3
 8005b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b52:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005b54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b56:	695a      	ldr	r2, [r3, #20]
 8005b58:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8005b5c:	441a      	add	r2, r3
 8005b5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b60:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b64:	699b      	ldr	r3, [r3, #24]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <PCD_EP_ISR_Handler+0x514>
 8005b6a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8005b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d206      	bcs.n	8005b84 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b78:	781b      	ldrb	r3, [r3, #0]
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f7fc ff37 	bl	80029f0 <HAL_PCD_DataOutStageCallback>
 8005b82:	e005      	b.n	8005b90 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f002 fd1a 	bl	80085c4 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005b90:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	f000 8123 	beq.w	8005de4 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 8005b9e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	009b      	lsls	r3, r3, #2
 8005ba6:	4413      	add	r3, r2
 8005ba8:	00db      	lsls	r3, r3, #3
 8005baa:	3310      	adds	r3, #16
 8005bac:	687a      	ldr	r2, [r7, #4]
 8005bae:	4413      	add	r3, r2
 8005bb0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	881b      	ldrh	r3, [r3, #0]
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8005bc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bcc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	441a      	add	r2, r3
 8005bde:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8005be2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005be6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8005bee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bf0:	78db      	ldrb	r3, [r3, #3]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	f040 80a2 	bne.w	8005d3c <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8005bf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8005bfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c00:	7b1b      	ldrb	r3, [r3, #12]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 8093 	beq.w	8005d2e <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005c08:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d046      	beq.n	8005ca2 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005c14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c16:	785b      	ldrb	r3, [r3, #1]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d126      	bne.n	8005c6a <PCD_EP_ISR_Handler+0x608>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c30:	4413      	add	r3, r2
 8005c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c36:	781b      	ldrb	r3, [r3, #0]
 8005c38:	011a      	lsls	r2, r3, #4
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c42:	623b      	str	r3, [r7, #32]
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	881b      	ldrh	r3, [r3, #0]
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c4e:	b29a      	uxth	r2, r3
 8005c50:	6a3b      	ldr	r3, [r7, #32]
 8005c52:	801a      	strh	r2, [r3, #0]
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	881b      	ldrh	r3, [r3, #0]
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	801a      	strh	r2, [r3, #0]
 8005c68:	e061      	b.n	8005d2e <PCD_EP_ISR_Handler+0x6cc>
 8005c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c6c:	785b      	ldrb	r3, [r3, #1]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d15d      	bne.n	8005d2e <PCD_EP_ISR_Handler+0x6cc>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	461a      	mov	r2, r3
 8005c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c86:	4413      	add	r3, r2
 8005c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	011a      	lsls	r2, r3, #4
 8005c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c92:	4413      	add	r3, r2
 8005c94:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	801a      	strh	r2, [r3, #0]
 8005ca0:	e045      	b.n	8005d2e <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005caa:	785b      	ldrb	r3, [r3, #1]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d126      	bne.n	8005cfe <PCD_EP_ISR_Handler+0x69c>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc4:	4413      	add	r3, r2
 8005cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cca:	781b      	ldrb	r3, [r3, #0]
 8005ccc:	011a      	lsls	r2, r3, #4
 8005cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd0:	4413      	add	r3, r2
 8005cd2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ce2:	b29a      	uxth	r2, r3
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce6:	801a      	strh	r2, [r3, #0]
 8005ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cea:	881b      	ldrh	r3, [r3, #0]
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005cf2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfa:	801a      	strh	r2, [r3, #0]
 8005cfc:	e017      	b.n	8005d2e <PCD_EP_ISR_Handler+0x6cc>
 8005cfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d00:	785b      	ldrb	r3, [r3, #1]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d113      	bne.n	8005d2e <PCD_EP_ISR_Handler+0x6cc>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	461a      	mov	r2, r3
 8005d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d14:	4413      	add	r3, r2
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005d18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	011a      	lsls	r2, r3, #4
 8005d1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d20:	4413      	add	r3, r2
 8005d22:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005d2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d30:	781b      	ldrb	r3, [r3, #0]
 8005d32:	4619      	mov	r1, r3
 8005d34:	6878      	ldr	r0, [r7, #4]
 8005d36:	f7fc fe76 	bl	8002a26 <HAL_PCD_DataInStageCallback>
 8005d3a:	e053      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005d3c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d146      	bne.n	8005dd6 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d50:	b29b      	uxth	r3, r3
 8005d52:	461a      	mov	r2, r3
 8005d54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	4413      	add	r3, r2
 8005d5c:	3302      	adds	r3, #2
 8005d5e:	005b      	lsls	r3, r3, #1
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6812      	ldr	r2, [r2, #0]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005d6a:	881b      	ldrh	r3, [r3, #0]
 8005d6c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d70:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8005d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d76:	699a      	ldr	r2, [r3, #24]
 8005d78:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d907      	bls.n	8005d90 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8005d80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d82:	699a      	ldr	r2, [r3, #24]
 8005d84:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005d88:	1ad2      	subs	r2, r2, r3
 8005d8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d8c:	619a      	str	r2, [r3, #24]
 8005d8e:	e002      	b.n	8005d96 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8005d90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d92:	2200      	movs	r2, #0
 8005d94:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005d96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d106      	bne.n	8005dac <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005d9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	4619      	mov	r1, r3
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f7fc fe3e 	bl	8002a26 <HAL_PCD_DataInStageCallback>
 8005daa:	e01b      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8005dac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005db4:	441a      	add	r2, r3
 8005db6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005db8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8005dba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dbc:	69da      	ldr	r2, [r3, #28]
 8005dbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8005dc2:	441a      	add	r2, r3
 8005dc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005dc6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f002 fbf8 	bl	80085c4 <USB_EPStartXfer>
 8005dd4:	e006      	b.n	8005de4 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005dd6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8005dda:	461a      	mov	r2, r3
 8005ddc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f91b 	bl	800601a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	b21b      	sxth	r3, r3
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f6ff ac3b 	blt.w	800566c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3758      	adds	r7, #88	@ 0x58
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b088      	sub	sp, #32
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005e0e:	88fb      	ldrh	r3, [r7, #6]
 8005e10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d07e      	beq.n	8005f16 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	461a      	mov	r2, r3
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	00db      	lsls	r3, r3, #3
 8005e2a:	4413      	add	r3, r2
 8005e2c:	3302      	adds	r3, #2
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	68fa      	ldr	r2, [r7, #12]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005e3a:	881b      	ldrh	r3, [r3, #0]
 8005e3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e40:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	8b7b      	ldrh	r3, [r7, #26]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d306      	bcc.n	8005e5a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	699a      	ldr	r2, [r3, #24]
 8005e50:	8b7b      	ldrh	r3, [r7, #26]
 8005e52:	1ad2      	subs	r2, r2, r3
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	619a      	str	r2, [r3, #24]
 8005e58:	e002      	b.n	8005e60 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d123      	bne.n	8005eb0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	461a      	mov	r2, r3
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	781b      	ldrb	r3, [r3, #0]
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4413      	add	r3, r2
 8005e76:	881b      	ldrh	r3, [r3, #0]
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e82:	833b      	strh	r3, [r7, #24]
 8005e84:	8b3b      	ldrh	r3, [r7, #24]
 8005e86:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005e8a:	833b      	strh	r3, [r7, #24]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	461a      	mov	r2, r3
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	441a      	add	r2, r3
 8005e9a:	8b3b      	ldrh	r3, [r7, #24]
 8005e9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005ea0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ea4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005eb0:	88fb      	ldrh	r3, [r7, #6]
 8005eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d01f      	beq.n	8005efa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	4413      	add	r3, r2
 8005ec8:	881b      	ldrh	r3, [r3, #0]
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ed0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ed4:	82fb      	strh	r3, [r7, #22]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	441a      	add	r2, r3
 8005ee4:	8afb      	ldrh	r3, [r7, #22]
 8005ee6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005eee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ef2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005efa:	8b7b      	ldrh	r3, [r7, #26]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f000 8087 	beq.w	8006010 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6818      	ldr	r0, [r3, #0]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	6959      	ldr	r1, [r3, #20]
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	891a      	ldrh	r2, [r3, #8]
 8005f0e:	8b7b      	ldrh	r3, [r7, #26]
 8005f10:	f004 f88d 	bl	800a02e <USB_ReadPMA>
 8005f14:	e07c      	b.n	8006010 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	461a      	mov	r2, r3
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	4413      	add	r3, r2
 8005f2a:	3306      	adds	r3, #6
 8005f2c:	005b      	lsls	r3, r3, #1
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	6812      	ldr	r2, [r2, #0]
 8005f32:	4413      	add	r3, r2
 8005f34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f3e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	699a      	ldr	r2, [r3, #24]
 8005f44:	8b7b      	ldrh	r3, [r7, #26]
 8005f46:	429a      	cmp	r2, r3
 8005f48:	d306      	bcc.n	8005f58 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	699a      	ldr	r2, [r3, #24]
 8005f4e:	8b7b      	ldrh	r3, [r7, #26]
 8005f50:	1ad2      	subs	r2, r2, r3
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	619a      	str	r2, [r3, #24]
 8005f56:	e002      	b.n	8005f5e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	699b      	ldr	r3, [r3, #24]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d123      	bne.n	8005fae <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	881b      	ldrh	r3, [r3, #0]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f80:	83fb      	strh	r3, [r7, #30]
 8005f82:	8bfb      	ldrh	r3, [r7, #30]
 8005f84:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f88:	83fb      	strh	r3, [r7, #30]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	009b      	lsls	r3, r3, #2
 8005f96:	441a      	add	r2, r3
 8005f98:	8bfb      	ldrh	r3, [r7, #30]
 8005f9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fa2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005faa:	b29b      	uxth	r3, r3
 8005fac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005fae:	88fb      	ldrh	r3, [r7, #6]
 8005fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d11f      	bne.n	8005ff8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	781b      	ldrb	r3, [r3, #0]
 8005fc2:	009b      	lsls	r3, r3, #2
 8005fc4:	4413      	add	r3, r2
 8005fc6:	881b      	ldrh	r3, [r3, #0]
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fd2:	83bb      	strh	r3, [r7, #28]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	461a      	mov	r2, r3
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	781b      	ldrb	r3, [r3, #0]
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	441a      	add	r2, r3
 8005fe2:	8bbb      	ldrh	r3, [r7, #28]
 8005fe4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fe8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ff0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005ff8:	8b7b      	ldrh	r3, [r7, #26]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d008      	beq.n	8006010 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	6818      	ldr	r0, [r3, #0]
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	6959      	ldr	r1, [r3, #20]
 8006006:	68bb      	ldr	r3, [r7, #8]
 8006008:	895a      	ldrh	r2, [r3, #10]
 800600a:	8b7b      	ldrh	r3, [r7, #26]
 800600c:	f004 f80f 	bl	800a02e <USB_ReadPMA>
    }
  }

  return count;
 8006010:	8b7b      	ldrh	r3, [r7, #26]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3720      	adds	r7, #32
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800601a:	b580      	push	{r7, lr}
 800601c:	b0a4      	sub	sp, #144	@ 0x90
 800601e:	af00      	add	r7, sp, #0
 8006020:	60f8      	str	r0, [r7, #12]
 8006022:	60b9      	str	r1, [r7, #8]
 8006024:	4613      	mov	r3, r2
 8006026:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006028:	88fb      	ldrh	r3, [r7, #6]
 800602a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602e:	2b00      	cmp	r3, #0
 8006030:	f000 81dd 	beq.w	80063ee <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800603c:	b29b      	uxth	r3, r3
 800603e:	461a      	mov	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	00db      	lsls	r3, r3, #3
 8006046:	4413      	add	r3, r2
 8006048:	3302      	adds	r3, #2
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	6812      	ldr	r2, [r2, #0]
 8006050:	4413      	add	r3, r2
 8006052:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006056:	881b      	ldrh	r3, [r3, #0]
 8006058:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800605c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	699a      	ldr	r2, [r3, #24]
 8006064:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006068:	429a      	cmp	r2, r3
 800606a:	d907      	bls.n	800607c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	699a      	ldr	r2, [r3, #24]
 8006070:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006074:	1ad2      	subs	r2, r2, r3
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	619a      	str	r2, [r3, #24]
 800607a:	e002      	b.n	8006082 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	2200      	movs	r2, #0
 8006080:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	699b      	ldr	r3, [r3, #24]
 8006086:	2b00      	cmp	r3, #0
 8006088:	f040 80b9 	bne.w	80061fe <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	785b      	ldrb	r3, [r3, #1]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d126      	bne.n	80060e2 <HAL_PCD_EP_DB_Transmit+0xc8>
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a8:	4413      	add	r3, r2
 80060aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	011a      	lsls	r2, r3, #4
 80060b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b4:	4413      	add	r3, r2
 80060b6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80060ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060be:	881b      	ldrh	r3, [r3, #0]
 80060c0:	b29b      	uxth	r3, r3
 80060c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ca:	801a      	strh	r2, [r3, #0]
 80060cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ce:	881b      	ldrh	r3, [r3, #0]
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060da:	b29a      	uxth	r2, r3
 80060dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060de:	801a      	strh	r2, [r3, #0]
 80060e0:	e01a      	b.n	8006118 <HAL_PCD_EP_DB_Transmit+0xfe>
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	785b      	ldrb	r3, [r3, #1]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	d116      	bne.n	8006118 <HAL_PCD_EP_DB_Transmit+0xfe>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	461a      	mov	r2, r3
 80060fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fe:	4413      	add	r3, r2
 8006100:	637b      	str	r3, [r7, #52]	@ 0x34
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	781b      	ldrb	r3, [r3, #0]
 8006106:	011a      	lsls	r2, r3, #4
 8006108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800610a:	4413      	add	r3, r2
 800610c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006110:	633b      	str	r3, [r7, #48]	@ 0x30
 8006112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006114:	2200      	movs	r2, #0
 8006116:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	627b      	str	r3, [r7, #36]	@ 0x24
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	785b      	ldrb	r3, [r3, #1]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d126      	bne.n	8006174 <HAL_PCD_EP_DB_Transmit+0x15a>
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	61fb      	str	r3, [r7, #28]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006134:	b29b      	uxth	r3, r3
 8006136:	461a      	mov	r2, r3
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	4413      	add	r3, r2
 800613c:	61fb      	str	r3, [r7, #28]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	011a      	lsls	r2, r3, #4
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	4413      	add	r3, r2
 8006148:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800614c:	61bb      	str	r3, [r7, #24]
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	881b      	ldrh	r3, [r3, #0]
 8006152:	b29b      	uxth	r3, r3
 8006154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006158:	b29a      	uxth	r2, r3
 800615a:	69bb      	ldr	r3, [r7, #24]
 800615c:	801a      	strh	r2, [r3, #0]
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800616c:	b29a      	uxth	r2, r3
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	801a      	strh	r2, [r3, #0]
 8006172:	e017      	b.n	80061a4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	785b      	ldrb	r3, [r3, #1]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d113      	bne.n	80061a4 <HAL_PCD_EP_DB_Transmit+0x18a>
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006184:	b29b      	uxth	r3, r3
 8006186:	461a      	mov	r2, r3
 8006188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800618a:	4413      	add	r3, r2
 800618c:	627b      	str	r3, [r7, #36]	@ 0x24
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	011a      	lsls	r2, r3, #4
 8006194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006196:	4413      	add	r3, r2
 8006198:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800619c:	623b      	str	r3, [r7, #32]
 800619e:	6a3b      	ldr	r3, [r7, #32]
 80061a0:	2200      	movs	r2, #0
 80061a2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	4619      	mov	r1, r3
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f7fc fc3b 	bl	8002a26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80061b0:	88fb      	ldrh	r3, [r7, #6]
 80061b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 82fc 	beq.w	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	461a      	mov	r2, r3
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	881b      	ldrh	r3, [r3, #0]
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061d6:	82fb      	strh	r3, [r7, #22]
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	461a      	mov	r2, r3
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	8afb      	ldrh	r3, [r7, #22]
 80061e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80061f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	8013      	strh	r3, [r2, #0]
 80061fc:	e2da      	b.n	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80061fe:	88fb      	ldrh	r3, [r7, #6]
 8006200:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d021      	beq.n	800624c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	461a      	mov	r2, r3
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	009b      	lsls	r3, r3, #2
 8006214:	4413      	add	r3, r2
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	b29b      	uxth	r3, r3
 800621a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800621e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006222:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	461a      	mov	r2, r3
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	441a      	add	r2, r3
 8006234:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006238:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800623c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006240:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006248:	b29b      	uxth	r3, r3
 800624a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006252:	2b01      	cmp	r3, #1
 8006254:	f040 82ae 	bne.w	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	695a      	ldr	r2, [r3, #20]
 800625c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006260:	441a      	add	r2, r3
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	69da      	ldr	r2, [r3, #28]
 800626a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800626e:	441a      	add	r2, r3
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	6a1a      	ldr	r2, [r3, #32]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	429a      	cmp	r2, r3
 800627e:	d30b      	bcc.n	8006298 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	6a1a      	ldr	r2, [r3, #32]
 800628c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006290:	1ad2      	subs	r2, r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	621a      	str	r2, [r3, #32]
 8006296:	e017      	b.n	80062c8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8006298:	68bb      	ldr	r3, [r7, #8]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d108      	bne.n	80062b2 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80062a0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80062a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80062b0:	e00a      	b.n	80062c8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	6a1b      	ldr	r3, [r3, #32]
 80062be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	2200      	movs	r2, #0
 80062c6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	785b      	ldrb	r3, [r3, #1]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d165      	bne.n	800639c <HAL_PCD_EP_DB_Transmit+0x382>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062de:	b29b      	uxth	r3, r3
 80062e0:	461a      	mov	r2, r3
 80062e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062e4:	4413      	add	r3, r2
 80062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	011a      	lsls	r2, r3, #4
 80062ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062f0:	4413      	add	r3, r2
 80062f2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80062f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fa:	881b      	ldrh	r3, [r3, #0]
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006302:	b29a      	uxth	r2, r3
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	801a      	strh	r2, [r3, #0]
 8006308:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800630c:	2b3e      	cmp	r3, #62	@ 0x3e
 800630e:	d91d      	bls.n	800634c <HAL_PCD_EP_DB_Transmit+0x332>
 8006310:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006314:	095b      	lsrs	r3, r3, #5
 8006316:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006318:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800631c:	f003 031f 	and.w	r3, r3, #31
 8006320:	2b00      	cmp	r3, #0
 8006322:	d102      	bne.n	800632a <HAL_PCD_EP_DB_Transmit+0x310>
 8006324:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006326:	3b01      	subs	r3, #1
 8006328:	64bb      	str	r3, [r7, #72]	@ 0x48
 800632a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800632c:	881b      	ldrh	r3, [r3, #0]
 800632e:	b29a      	uxth	r2, r3
 8006330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006332:	b29b      	uxth	r3, r3
 8006334:	029b      	lsls	r3, r3, #10
 8006336:	b29b      	uxth	r3, r3
 8006338:	4313      	orrs	r3, r2
 800633a:	b29b      	uxth	r3, r3
 800633c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006340:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006344:	b29a      	uxth	r2, r3
 8006346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006348:	801a      	strh	r2, [r3, #0]
 800634a:	e044      	b.n	80063d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800634c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <HAL_PCD_EP_DB_Transmit+0x350>
 8006354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006356:	881b      	ldrh	r3, [r3, #0]
 8006358:	b29b      	uxth	r3, r3
 800635a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800635e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006362:	b29a      	uxth	r2, r3
 8006364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006366:	801a      	strh	r2, [r3, #0]
 8006368:	e035      	b.n	80063d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800636a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800636e:	085b      	lsrs	r3, r3, #1
 8006370:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006372:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006376:	f003 0301 	and.w	r3, r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	d002      	beq.n	8006384 <HAL_PCD_EP_DB_Transmit+0x36a>
 800637e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006380:	3301      	adds	r3, #1
 8006382:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006386:	881b      	ldrh	r3, [r3, #0]
 8006388:	b29a      	uxth	r2, r3
 800638a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800638c:	b29b      	uxth	r3, r3
 800638e:	029b      	lsls	r3, r3, #10
 8006390:	b29b      	uxth	r3, r3
 8006392:	4313      	orrs	r3, r2
 8006394:	b29a      	uxth	r2, r3
 8006396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006398:	801a      	strh	r2, [r3, #0]
 800639a:	e01c      	b.n	80063d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	785b      	ldrb	r3, [r3, #1]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d118      	bne.n	80063d6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	461a      	mov	r2, r3
 80063b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063b8:	4413      	add	r3, r2
 80063ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	011a      	lsls	r2, r3, #4
 80063c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80063c4:	4413      	add	r3, r2
 80063c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80063ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80063cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063d0:	b29a      	uxth	r2, r3
 80063d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80063d4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6818      	ldr	r0, [r3, #0]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	6959      	ldr	r1, [r3, #20]
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	891a      	ldrh	r2, [r3, #8]
 80063e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063e6:	b29b      	uxth	r3, r3
 80063e8:	f003 fddb 	bl	8009fa2 <USB_WritePMA>
 80063ec:	e1e2      	b.n	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	461a      	mov	r2, r3
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	781b      	ldrb	r3, [r3, #0]
 80063fe:	00db      	lsls	r3, r3, #3
 8006400:	4413      	add	r3, r2
 8006402:	3306      	adds	r3, #6
 8006404:	005b      	lsls	r3, r3, #1
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	6812      	ldr	r2, [r2, #0]
 800640a:	4413      	add	r3, r2
 800640c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006410:	881b      	ldrh	r3, [r3, #0]
 8006412:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006416:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 800641a:	68bb      	ldr	r3, [r7, #8]
 800641c:	699a      	ldr	r2, [r3, #24]
 800641e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006422:	429a      	cmp	r2, r3
 8006424:	d307      	bcc.n	8006436 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800642e:	1ad2      	subs	r2, r2, r3
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	619a      	str	r2, [r3, #24]
 8006434:	e002      	b.n	800643c <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	2200      	movs	r2, #0
 800643a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	699b      	ldr	r3, [r3, #24]
 8006440:	2b00      	cmp	r3, #0
 8006442:	f040 80c0 	bne.w	80065c6 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	785b      	ldrb	r3, [r3, #1]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d126      	bne.n	800649c <HAL_PCD_EP_DB_Transmit+0x482>
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800645c:	b29b      	uxth	r3, r3
 800645e:	461a      	mov	r2, r3
 8006460:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006462:	4413      	add	r3, r2
 8006464:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	781b      	ldrb	r3, [r3, #0]
 800646a:	011a      	lsls	r2, r3, #4
 800646c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800646e:	4413      	add	r3, r2
 8006470:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006474:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006476:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	b29b      	uxth	r3, r3
 800647c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006480:	b29a      	uxth	r2, r3
 8006482:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006484:	801a      	strh	r2, [r3, #0]
 8006486:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006488:	881b      	ldrh	r3, [r3, #0]
 800648a:	b29b      	uxth	r3, r3
 800648c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006494:	b29a      	uxth	r2, r3
 8006496:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006498:	801a      	strh	r2, [r3, #0]
 800649a:	e01a      	b.n	80064d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	785b      	ldrb	r3, [r3, #1]
 80064a0:	2b01      	cmp	r3, #1
 80064a2:	d116      	bne.n	80064d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	461a      	mov	r2, r3
 80064b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064b8:	4413      	add	r3, r2
 80064ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	781b      	ldrb	r3, [r3, #0]
 80064c0:	011a      	lsls	r2, r3, #4
 80064c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80064c4:	4413      	add	r3, r2
 80064c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80064ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80064cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80064ce:	2200      	movs	r2, #0
 80064d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d12b      	bne.n	8006538 <HAL_PCD_EP_DB_Transmit+0x51e>
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	461a      	mov	r2, r3
 80064f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80064f4:	4413      	add	r3, r2
 80064f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	011a      	lsls	r2, r3, #4
 80064fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006500:	4413      	add	r3, r2
 8006502:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006506:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800650a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	b29b      	uxth	r3, r3
 8006512:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006516:	b29a      	uxth	r2, r3
 8006518:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800651c:	801a      	strh	r2, [r3, #0]
 800651e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006522:	881b      	ldrh	r3, [r3, #0]
 8006524:	b29b      	uxth	r3, r3
 8006526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800652a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800652e:	b29a      	uxth	r2, r3
 8006530:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006534:	801a      	strh	r2, [r3, #0]
 8006536:	e017      	b.n	8006568 <HAL_PCD_EP_DB_Transmit+0x54e>
 8006538:	68bb      	ldr	r3, [r7, #8]
 800653a:	785b      	ldrb	r3, [r3, #1]
 800653c:	2b01      	cmp	r3, #1
 800653e:	d113      	bne.n	8006568 <HAL_PCD_EP_DB_Transmit+0x54e>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006548:	b29b      	uxth	r3, r3
 800654a:	461a      	mov	r2, r3
 800654c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800654e:	4413      	add	r3, r2
 8006550:	677b      	str	r3, [r7, #116]	@ 0x74
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	781b      	ldrb	r3, [r3, #0]
 8006556:	011a      	lsls	r2, r3, #4
 8006558:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800655a:	4413      	add	r3, r2
 800655c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006560:	673b      	str	r3, [r7, #112]	@ 0x70
 8006562:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006564:	2200      	movs	r2, #0
 8006566:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	4619      	mov	r1, r3
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f7fc fa59 	bl	8002a26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006574:	88fb      	ldrh	r3, [r7, #6]
 8006576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800657a:	2b00      	cmp	r3, #0
 800657c:	f040 811a 	bne.w	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	461a      	mov	r2, r3
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	4413      	add	r3, r2
 800658e:	881b      	ldrh	r3, [r3, #0]
 8006590:	b29b      	uxth	r3, r3
 8006592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006596:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800659a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	441a      	add	r2, r3
 80065ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80065b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80065bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	8013      	strh	r3, [r2, #0]
 80065c4:	e0f6      	b.n	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80065c6:	88fb      	ldrh	r3, [r7, #6]
 80065c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d121      	bne.n	8006614 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	461a      	mov	r2, r3
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	009b      	lsls	r3, r3, #2
 80065dc:	4413      	add	r3, r2
 80065de:	881b      	ldrh	r3, [r3, #0]
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	461a      	mov	r2, r3
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	441a      	add	r2, r3
 80065fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006600:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006604:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006608:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800660c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006610:	b29b      	uxth	r3, r3
 8006612:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800661a:	2b01      	cmp	r3, #1
 800661c:	f040 80ca 	bne.w	80067b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	695a      	ldr	r2, [r3, #20]
 8006624:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006628:	441a      	add	r2, r3
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	69da      	ldr	r2, [r3, #28]
 8006632:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8006636:	441a      	add	r2, r3
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	6a1a      	ldr	r2, [r3, #32]
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	691b      	ldr	r3, [r3, #16]
 8006644:	429a      	cmp	r2, r3
 8006646:	d30b      	bcc.n	8006660 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	691b      	ldr	r3, [r3, #16]
 800664c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	6a1a      	ldr	r2, [r3, #32]
 8006654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006658:	1ad2      	subs	r2, r2, r3
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	621a      	str	r2, [r3, #32]
 800665e:	e017      	b.n	8006690 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d108      	bne.n	800667a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8006668:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800666c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006678:	e00a      	b.n	8006690 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	6a1b      	ldr	r3, [r3, #32]
 800667e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2200      	movs	r2, #0
 8006686:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	657b      	str	r3, [r7, #84]	@ 0x54
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	785b      	ldrb	r3, [r3, #1]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d165      	bne.n	800676a <HAL_PCD_EP_DB_Transmit+0x750>
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	461a      	mov	r2, r3
 80066b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066b2:	4413      	add	r3, r2
 80066b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	011a      	lsls	r2, r3, #4
 80066bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066be:	4413      	add	r3, r2
 80066c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80066c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066c8:	881b      	ldrh	r3, [r3, #0]
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066d4:	801a      	strh	r2, [r3, #0]
 80066d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066da:	2b3e      	cmp	r3, #62	@ 0x3e
 80066dc:	d91d      	bls.n	800671a <HAL_PCD_EP_DB_Transmit+0x700>
 80066de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066e2:	095b      	lsrs	r3, r3, #5
 80066e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066ea:	f003 031f 	and.w	r3, r3, #31
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d102      	bne.n	80066f8 <HAL_PCD_EP_DB_Transmit+0x6de>
 80066f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066f4:	3b01      	subs	r3, #1
 80066f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80066f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80066fa:	881b      	ldrh	r3, [r3, #0]
 80066fc:	b29a      	uxth	r2, r3
 80066fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006700:	b29b      	uxth	r3, r3
 8006702:	029b      	lsls	r3, r3, #10
 8006704:	b29b      	uxth	r3, r3
 8006706:	4313      	orrs	r3, r2
 8006708:	b29b      	uxth	r3, r3
 800670a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800670e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006712:	b29a      	uxth	r2, r3
 8006714:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006716:	801a      	strh	r2, [r3, #0]
 8006718:	e041      	b.n	800679e <HAL_PCD_EP_DB_Transmit+0x784>
 800671a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10a      	bne.n	8006738 <HAL_PCD_EP_DB_Transmit+0x71e>
 8006722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	b29b      	uxth	r3, r3
 8006728:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800672c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006730:	b29a      	uxth	r2, r3
 8006732:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006734:	801a      	strh	r2, [r3, #0]
 8006736:	e032      	b.n	800679e <HAL_PCD_EP_DB_Transmit+0x784>
 8006738:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800673c:	085b      	lsrs	r3, r3, #1
 800673e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006740:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <HAL_PCD_EP_DB_Transmit+0x738>
 800674c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800674e:	3301      	adds	r3, #1
 8006750:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006752:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006754:	881b      	ldrh	r3, [r3, #0]
 8006756:	b29a      	uxth	r2, r3
 8006758:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800675a:	b29b      	uxth	r3, r3
 800675c:	029b      	lsls	r3, r3, #10
 800675e:	b29b      	uxth	r3, r3
 8006760:	4313      	orrs	r3, r2
 8006762:	b29a      	uxth	r2, r3
 8006764:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006766:	801a      	strh	r2, [r3, #0]
 8006768:	e019      	b.n	800679e <HAL_PCD_EP_DB_Transmit+0x784>
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	785b      	ldrb	r3, [r3, #1]
 800676e:	2b01      	cmp	r3, #1
 8006770:	d115      	bne.n	800679e <HAL_PCD_EP_DB_Transmit+0x784>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800677a:	b29b      	uxth	r3, r3
 800677c:	461a      	mov	r2, r3
 800677e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006780:	4413      	add	r3, r2
 8006782:	657b      	str	r3, [r7, #84]	@ 0x54
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	011a      	lsls	r2, r3, #4
 800678a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800678c:	4413      	add	r3, r2
 800678e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006792:	653b      	str	r3, [r7, #80]	@ 0x50
 8006794:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006798:	b29a      	uxth	r2, r3
 800679a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800679c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	6959      	ldr	r1, [r3, #20]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	895a      	ldrh	r2, [r3, #10]
 80067aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	f003 fbf7 	bl	8009fa2 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	461a      	mov	r2, r3
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	881b      	ldrh	r3, [r3, #0]
 80067c4:	b29b      	uxth	r3, r3
 80067c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067ce:	82bb      	strh	r3, [r7, #20]
 80067d0:	8abb      	ldrh	r3, [r7, #20]
 80067d2:	f083 0310 	eor.w	r3, r3, #16
 80067d6:	82bb      	strh	r3, [r7, #20]
 80067d8:	8abb      	ldrh	r3, [r7, #20]
 80067da:	f083 0320 	eor.w	r3, r3, #32
 80067de:	82bb      	strh	r3, [r7, #20]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	461a      	mov	r2, r3
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	441a      	add	r2, r3
 80067ee:	8abb      	ldrh	r3, [r7, #20]
 80067f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006800:	b29b      	uxth	r3, r3
 8006802:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3790      	adds	r7, #144	@ 0x90
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800680e:	b480      	push	{r7}
 8006810:	b087      	sub	sp, #28
 8006812:	af00      	add	r7, sp, #0
 8006814:	60f8      	str	r0, [r7, #12]
 8006816:	607b      	str	r3, [r7, #4]
 8006818:	460b      	mov	r3, r1
 800681a:	817b      	strh	r3, [r7, #10]
 800681c:	4613      	mov	r3, r2
 800681e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006820:	897b      	ldrh	r3, [r7, #10]
 8006822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006826:	b29b      	uxth	r3, r3
 8006828:	2b00      	cmp	r3, #0
 800682a:	d00b      	beq.n	8006844 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800682c:	897b      	ldrh	r3, [r7, #10]
 800682e:	f003 0207 	and.w	r2, r3, #7
 8006832:	4613      	mov	r3, r2
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	4413      	add	r3, r2
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	3310      	adds	r3, #16
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	4413      	add	r3, r2
 8006840:	617b      	str	r3, [r7, #20]
 8006842:	e009      	b.n	8006858 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006844:	897a      	ldrh	r2, [r7, #10]
 8006846:	4613      	mov	r3, r2
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	4413      	add	r3, r2
 800684c:	00db      	lsls	r3, r3, #3
 800684e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006852:	68fa      	ldr	r2, [r7, #12]
 8006854:	4413      	add	r3, r2
 8006856:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006858:	893b      	ldrh	r3, [r7, #8]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d107      	bne.n	800686e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	2200      	movs	r2, #0
 8006862:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	b29a      	uxth	r2, r3
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	80da      	strh	r2, [r3, #6]
 800686c:	e00b      	b.n	8006886 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	2201      	movs	r2, #1
 8006872:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	b29a      	uxth	r2, r3
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	0c1b      	lsrs	r3, r3, #16
 8006880:	b29a      	uxth	r2, r3
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	371c      	adds	r7, #28
 800688c:	46bd      	mov	sp, r7
 800688e:	bc80      	pop	{r7}
 8006890:	4770      	bx	lr
	...

08006894 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e272      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f000 8087 	beq.w	80069c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80068b4:	4b92      	ldr	r3, [pc, #584]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	f003 030c 	and.w	r3, r3, #12
 80068bc:	2b04      	cmp	r3, #4
 80068be:	d00c      	beq.n	80068da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80068c0:	4b8f      	ldr	r3, [pc, #572]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f003 030c 	and.w	r3, r3, #12
 80068c8:	2b08      	cmp	r3, #8
 80068ca:	d112      	bne.n	80068f2 <HAL_RCC_OscConfig+0x5e>
 80068cc:	4b8c      	ldr	r3, [pc, #560]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80068d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068d8:	d10b      	bne.n	80068f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068da:	4b89      	ldr	r3, [pc, #548]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d06c      	beq.n	80069c0 <HAL_RCC_OscConfig+0x12c>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d168      	bne.n	80069c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e24c      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068fa:	d106      	bne.n	800690a <HAL_RCC_OscConfig+0x76>
 80068fc:	4b80      	ldr	r3, [pc, #512]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a7f      	ldr	r2, [pc, #508]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006902:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006906:	6013      	str	r3, [r2, #0]
 8006908:	e02e      	b.n	8006968 <HAL_RCC_OscConfig+0xd4>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0x98>
 8006912:	4b7b      	ldr	r3, [pc, #492]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a7a      	ldr	r2, [pc, #488]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006918:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4b78      	ldr	r3, [pc, #480]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	4a77      	ldr	r2, [pc, #476]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006924:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	e01d      	b.n	8006968 <HAL_RCC_OscConfig+0xd4>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006934:	d10c      	bne.n	8006950 <HAL_RCC_OscConfig+0xbc>
 8006936:	4b72      	ldr	r3, [pc, #456]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a71      	ldr	r2, [pc, #452]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 800693c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006940:	6013      	str	r3, [r2, #0]
 8006942:	4b6f      	ldr	r3, [pc, #444]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a6e      	ldr	r2, [pc, #440]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	e00b      	b.n	8006968 <HAL_RCC_OscConfig+0xd4>
 8006950:	4b6b      	ldr	r3, [pc, #428]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a6a      	ldr	r2, [pc, #424]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006956:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800695a:	6013      	str	r3, [r2, #0]
 800695c:	4b68      	ldr	r3, [pc, #416]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a67      	ldr	r2, [pc, #412]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006962:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006966:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d013      	beq.n	8006998 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006970:	f7fd f82c 	bl	80039cc <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006978:	f7fd f828 	bl	80039cc <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b64      	cmp	r3, #100	@ 0x64
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e200      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800698a:	4b5d      	ldr	r3, [pc, #372]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006992:	2b00      	cmp	r3, #0
 8006994:	d0f0      	beq.n	8006978 <HAL_RCC_OscConfig+0xe4>
 8006996:	e014      	b.n	80069c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006998:	f7fd f818 	bl	80039cc <HAL_GetTick>
 800699c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069a0:	f7fd f814 	bl	80039cc <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b64      	cmp	r3, #100	@ 0x64
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e1ec      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069b2:	4b53      	ldr	r3, [pc, #332]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f0      	bne.n	80069a0 <HAL_RCC_OscConfig+0x10c>
 80069be:	e000      	b.n	80069c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 0302 	and.w	r3, r3, #2
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d063      	beq.n	8006a96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069ce:	4b4c      	ldr	r3, [pc, #304]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	f003 030c 	and.w	r3, r3, #12
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00b      	beq.n	80069f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80069da:	4b49      	ldr	r3, [pc, #292]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	f003 030c 	and.w	r3, r3, #12
 80069e2:	2b08      	cmp	r3, #8
 80069e4:	d11c      	bne.n	8006a20 <HAL_RCC_OscConfig+0x18c>
 80069e6:	4b46      	ldr	r3, [pc, #280]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d116      	bne.n	8006a20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069f2:	4b43      	ldr	r3, [pc, #268]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 0302 	and.w	r3, r3, #2
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d005      	beq.n	8006a0a <HAL_RCC_OscConfig+0x176>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	2b01      	cmp	r3, #1
 8006a04:	d001      	beq.n	8006a0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e1c0      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	00db      	lsls	r3, r3, #3
 8006a18:	4939      	ldr	r1, [pc, #228]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a1e:	e03a      	b.n	8006a96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	691b      	ldr	r3, [r3, #16]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d020      	beq.n	8006a6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a28:	4b36      	ldr	r3, [pc, #216]	@ (8006b04 <HAL_RCC_OscConfig+0x270>)
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a2e:	f7fc ffcd 	bl	80039cc <HAL_GetTick>
 8006a32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a34:	e008      	b.n	8006a48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a36:	f7fc ffc9 	bl	80039cc <HAL_GetTick>
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	1ad3      	subs	r3, r2, r3
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e1a1      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a48:	4b2d      	ldr	r3, [pc, #180]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d0f0      	beq.n	8006a36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a54:	4b2a      	ldr	r3, [pc, #168]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	695b      	ldr	r3, [r3, #20]
 8006a60:	00db      	lsls	r3, r3, #3
 8006a62:	4927      	ldr	r1, [pc, #156]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	600b      	str	r3, [r1, #0]
 8006a68:	e015      	b.n	8006a96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a6a:	4b26      	ldr	r3, [pc, #152]	@ (8006b04 <HAL_RCC_OscConfig+0x270>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a70:	f7fc ffac 	bl	80039cc <HAL_GetTick>
 8006a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a76:	e008      	b.n	8006a8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a78:	f7fc ffa8 	bl	80039cc <HAL_GetTick>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	1ad3      	subs	r3, r2, r3
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d901      	bls.n	8006a8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e180      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0302 	and.w	r3, r3, #2
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d1f0      	bne.n	8006a78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0308 	and.w	r3, r3, #8
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d03a      	beq.n	8006b18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d019      	beq.n	8006ade <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aaa:	4b17      	ldr	r3, [pc, #92]	@ (8006b08 <HAL_RCC_OscConfig+0x274>)
 8006aac:	2201      	movs	r2, #1
 8006aae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ab0:	f7fc ff8c 	bl	80039cc <HAL_GetTick>
 8006ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ab6:	e008      	b.n	8006aca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ab8:	f7fc ff88 	bl	80039cc <HAL_GetTick>
 8006abc:	4602      	mov	r2, r0
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	1ad3      	subs	r3, r2, r3
 8006ac2:	2b02      	cmp	r3, #2
 8006ac4:	d901      	bls.n	8006aca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006ac6:	2303      	movs	r3, #3
 8006ac8:	e160      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aca:	4b0d      	ldr	r3, [pc, #52]	@ (8006b00 <HAL_RCC_OscConfig+0x26c>)
 8006acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d0f0      	beq.n	8006ab8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	f000 fa9c 	bl	8007014 <RCC_Delay>
 8006adc:	e01c      	b.n	8006b18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ade:	4b0a      	ldr	r3, [pc, #40]	@ (8006b08 <HAL_RCC_OscConfig+0x274>)
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ae4:	f7fc ff72 	bl	80039cc <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006aea:	e00f      	b.n	8006b0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006aec:	f7fc ff6e 	bl	80039cc <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d908      	bls.n	8006b0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e146      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
 8006afe:	bf00      	nop
 8006b00:	40021000 	.word	0x40021000
 8006b04:	42420000 	.word	0x42420000
 8006b08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b0c:	4b92      	ldr	r3, [pc, #584]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b10:	f003 0302 	and.w	r3, r3, #2
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1e9      	bne.n	8006aec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f000 80a6 	beq.w	8006c72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b26:	2300      	movs	r3, #0
 8006b28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b2a:	4b8b      	ldr	r3, [pc, #556]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b2c:	69db      	ldr	r3, [r3, #28]
 8006b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d10d      	bne.n	8006b52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b36:	4b88      	ldr	r3, [pc, #544]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	4a87      	ldr	r2, [pc, #540]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b40:	61d3      	str	r3, [r2, #28]
 8006b42:	4b85      	ldr	r3, [pc, #532]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b44:	69db      	ldr	r3, [r3, #28]
 8006b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b4a:	60bb      	str	r3, [r7, #8]
 8006b4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b52:	4b82      	ldr	r3, [pc, #520]	@ (8006d5c <HAL_RCC_OscConfig+0x4c8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d118      	bne.n	8006b90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b5e:	4b7f      	ldr	r3, [pc, #508]	@ (8006d5c <HAL_RCC_OscConfig+0x4c8>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a7e      	ldr	r2, [pc, #504]	@ (8006d5c <HAL_RCC_OscConfig+0x4c8>)
 8006b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b6a:	f7fc ff2f 	bl	80039cc <HAL_GetTick>
 8006b6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b70:	e008      	b.n	8006b84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b72:	f7fc ff2b 	bl	80039cc <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	2b64      	cmp	r3, #100	@ 0x64
 8006b7e:	d901      	bls.n	8006b84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	e103      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b84:	4b75      	ldr	r3, [pc, #468]	@ (8006d5c <HAL_RCC_OscConfig+0x4c8>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d0f0      	beq.n	8006b72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	d106      	bne.n	8006ba6 <HAL_RCC_OscConfig+0x312>
 8006b98:	4b6f      	ldr	r3, [pc, #444]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b9a:	6a1b      	ldr	r3, [r3, #32]
 8006b9c:	4a6e      	ldr	r2, [pc, #440]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006b9e:	f043 0301 	orr.w	r3, r3, #1
 8006ba2:	6213      	str	r3, [r2, #32]
 8006ba4:	e02d      	b.n	8006c02 <HAL_RCC_OscConfig+0x36e>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	68db      	ldr	r3, [r3, #12]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10c      	bne.n	8006bc8 <HAL_RCC_OscConfig+0x334>
 8006bae:	4b6a      	ldr	r3, [pc, #424]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bb0:	6a1b      	ldr	r3, [r3, #32]
 8006bb2:	4a69      	ldr	r2, [pc, #420]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bb4:	f023 0301 	bic.w	r3, r3, #1
 8006bb8:	6213      	str	r3, [r2, #32]
 8006bba:	4b67      	ldr	r3, [pc, #412]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	4a66      	ldr	r2, [pc, #408]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bc0:	f023 0304 	bic.w	r3, r3, #4
 8006bc4:	6213      	str	r3, [r2, #32]
 8006bc6:	e01c      	b.n	8006c02 <HAL_RCC_OscConfig+0x36e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	68db      	ldr	r3, [r3, #12]
 8006bcc:	2b05      	cmp	r3, #5
 8006bce:	d10c      	bne.n	8006bea <HAL_RCC_OscConfig+0x356>
 8006bd0:	4b61      	ldr	r3, [pc, #388]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	4a60      	ldr	r2, [pc, #384]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bd6:	f043 0304 	orr.w	r3, r3, #4
 8006bda:	6213      	str	r3, [r2, #32]
 8006bdc:	4b5e      	ldr	r3, [pc, #376]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bde:	6a1b      	ldr	r3, [r3, #32]
 8006be0:	4a5d      	ldr	r2, [pc, #372]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006be2:	f043 0301 	orr.w	r3, r3, #1
 8006be6:	6213      	str	r3, [r2, #32]
 8006be8:	e00b      	b.n	8006c02 <HAL_RCC_OscConfig+0x36e>
 8006bea:	4b5b      	ldr	r3, [pc, #364]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bec:	6a1b      	ldr	r3, [r3, #32]
 8006bee:	4a5a      	ldr	r2, [pc, #360]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bf0:	f023 0301 	bic.w	r3, r3, #1
 8006bf4:	6213      	str	r3, [r2, #32]
 8006bf6:	4b58      	ldr	r3, [pc, #352]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bf8:	6a1b      	ldr	r3, [r3, #32]
 8006bfa:	4a57      	ldr	r2, [pc, #348]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006bfc:	f023 0304 	bic.w	r3, r3, #4
 8006c00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d015      	beq.n	8006c36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c0a:	f7fc fedf 	bl	80039cc <HAL_GetTick>
 8006c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c10:	e00a      	b.n	8006c28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c12:	f7fc fedb 	bl	80039cc <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d901      	bls.n	8006c28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006c24:	2303      	movs	r3, #3
 8006c26:	e0b1      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c28:	4b4b      	ldr	r3, [pc, #300]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006c2a:	6a1b      	ldr	r3, [r3, #32]
 8006c2c:	f003 0302 	and.w	r3, r3, #2
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0ee      	beq.n	8006c12 <HAL_RCC_OscConfig+0x37e>
 8006c34:	e014      	b.n	8006c60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c36:	f7fc fec9 	bl	80039cc <HAL_GetTick>
 8006c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c3c:	e00a      	b.n	8006c54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c3e:	f7fc fec5 	bl	80039cc <HAL_GetTick>
 8006c42:	4602      	mov	r2, r0
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	1ad3      	subs	r3, r2, r3
 8006c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d901      	bls.n	8006c54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006c50:	2303      	movs	r3, #3
 8006c52:	e09b      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c54:	4b40      	ldr	r3, [pc, #256]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	f003 0302 	and.w	r3, r3, #2
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1ee      	bne.n	8006c3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006c60:	7dfb      	ldrb	r3, [r7, #23]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d105      	bne.n	8006c72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c66:	4b3c      	ldr	r3, [pc, #240]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006c68:	69db      	ldr	r3, [r3, #28]
 8006c6a:	4a3b      	ldr	r2, [pc, #236]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006c6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 8087 	beq.w	8006d8a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c7c:	4b36      	ldr	r3, [pc, #216]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f003 030c 	and.w	r3, r3, #12
 8006c84:	2b08      	cmp	r3, #8
 8006c86:	d061      	beq.n	8006d4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	69db      	ldr	r3, [r3, #28]
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d146      	bne.n	8006d1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c90:	4b33      	ldr	r3, [pc, #204]	@ (8006d60 <HAL_RCC_OscConfig+0x4cc>)
 8006c92:	2200      	movs	r2, #0
 8006c94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c96:	f7fc fe99 	bl	80039cc <HAL_GetTick>
 8006c9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c9e:	f7fc fe95 	bl	80039cc <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e06d      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006cb0:	4b29      	ldr	r3, [pc, #164]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1f0      	bne.n	8006c9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cc4:	d108      	bne.n	8006cd8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006cc6:	4b24      	ldr	r3, [pc, #144]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	4921      	ldr	r1, [pc, #132]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a19      	ldr	r1, [r3, #32]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ce8:	430b      	orrs	r3, r1
 8006cea:	491b      	ldr	r1, [pc, #108]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cf0:	4b1b      	ldr	r3, [pc, #108]	@ (8006d60 <HAL_RCC_OscConfig+0x4cc>)
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cf6:	f7fc fe69 	bl	80039cc <HAL_GetTick>
 8006cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006cfc:	e008      	b.n	8006d10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cfe:	f7fc fe65 	bl	80039cc <HAL_GetTick>
 8006d02:	4602      	mov	r2, r0
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	1ad3      	subs	r3, r2, r3
 8006d08:	2b02      	cmp	r3, #2
 8006d0a:	d901      	bls.n	8006d10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	e03d      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006d10:	4b11      	ldr	r3, [pc, #68]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d0f0      	beq.n	8006cfe <HAL_RCC_OscConfig+0x46a>
 8006d1c:	e035      	b.n	8006d8a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d1e:	4b10      	ldr	r3, [pc, #64]	@ (8006d60 <HAL_RCC_OscConfig+0x4cc>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d24:	f7fc fe52 	bl	80039cc <HAL_GetTick>
 8006d28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d2a:	e008      	b.n	8006d3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d2c:	f7fc fe4e 	bl	80039cc <HAL_GetTick>
 8006d30:	4602      	mov	r2, r0
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	1ad3      	subs	r3, r2, r3
 8006d36:	2b02      	cmp	r3, #2
 8006d38:	d901      	bls.n	8006d3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e026      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006d3e:	4b06      	ldr	r3, [pc, #24]	@ (8006d58 <HAL_RCC_OscConfig+0x4c4>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1f0      	bne.n	8006d2c <HAL_RCC_OscConfig+0x498>
 8006d4a:	e01e      	b.n	8006d8a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	69db      	ldr	r3, [r3, #28]
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d107      	bne.n	8006d64 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	e019      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	40007000 	.word	0x40007000
 8006d60:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006d64:	4b0b      	ldr	r3, [pc, #44]	@ (8006d94 <HAL_RCC_OscConfig+0x500>)
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6a1b      	ldr	r3, [r3, #32]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d106      	bne.n	8006d86 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d001      	beq.n	8006d8a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e000      	b.n	8006d8c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3718      	adds	r7, #24
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40021000 	.word	0x40021000

08006d98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b084      	sub	sp, #16
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d101      	bne.n	8006dac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e0d0      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006dac:	4b6a      	ldr	r3, [pc, #424]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0307 	and.w	r3, r3, #7
 8006db4:	683a      	ldr	r2, [r7, #0]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d910      	bls.n	8006ddc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dba:	4b67      	ldr	r3, [pc, #412]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f023 0207 	bic.w	r2, r3, #7
 8006dc2:	4965      	ldr	r1, [pc, #404]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dca:	4b63      	ldr	r3, [pc, #396]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 0307 	and.w	r3, r3, #7
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	429a      	cmp	r2, r3
 8006dd6:	d001      	beq.n	8006ddc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e0b8      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0302 	and.w	r3, r3, #2
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d020      	beq.n	8006e2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d005      	beq.n	8006e00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006df4:	4b59      	ldr	r3, [pc, #356]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	4a58      	ldr	r2, [pc, #352]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006dfa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006dfe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d005      	beq.n	8006e18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e0c:	4b53      	ldr	r3, [pc, #332]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	4a52      	ldr	r2, [pc, #328]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e12:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006e16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e18:	4b50      	ldr	r3, [pc, #320]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	494d      	ldr	r1, [pc, #308]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e26:	4313      	orrs	r3, r2
 8006e28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d040      	beq.n	8006eb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d107      	bne.n	8006e4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e3e:	4b47      	ldr	r3, [pc, #284]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d115      	bne.n	8006e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e07f      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	685b      	ldr	r3, [r3, #4]
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d107      	bne.n	8006e66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e56:	4b41      	ldr	r3, [pc, #260]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d109      	bne.n	8006e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e62:	2301      	movs	r3, #1
 8006e64:	e073      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e66:	4b3d      	ldr	r3, [pc, #244]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f003 0302 	and.w	r3, r3, #2
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e06b      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e76:	4b39      	ldr	r3, [pc, #228]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f023 0203 	bic.w	r2, r3, #3
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	4936      	ldr	r1, [pc, #216]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006e88:	f7fc fda0 	bl	80039cc <HAL_GetTick>
 8006e8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e8e:	e00a      	b.n	8006ea6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e90:	f7fc fd9c 	bl	80039cc <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d901      	bls.n	8006ea6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e053      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ea6:	4b2d      	ldr	r3, [pc, #180]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	f003 020c 	and.w	r2, r3, #12
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	685b      	ldr	r3, [r3, #4]
 8006eb2:	009b      	lsls	r3, r3, #2
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	d1eb      	bne.n	8006e90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006eb8:	4b27      	ldr	r3, [pc, #156]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	429a      	cmp	r2, r3
 8006ec4:	d210      	bcs.n	8006ee8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ec6:	4b24      	ldr	r3, [pc, #144]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f023 0207 	bic.w	r2, r3, #7
 8006ece:	4922      	ldr	r1, [pc, #136]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ed6:	4b20      	ldr	r3, [pc, #128]	@ (8006f58 <HAL_RCC_ClockConfig+0x1c0>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 0307 	and.w	r3, r3, #7
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d001      	beq.n	8006ee8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	e032      	b.n	8006f4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0304 	and.w	r3, r3, #4
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d008      	beq.n	8006f06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ef4:	4b19      	ldr	r3, [pc, #100]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	4916      	ldr	r1, [pc, #88]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006f02:	4313      	orrs	r3, r2
 8006f04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0308 	and.w	r3, r3, #8
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d009      	beq.n	8006f26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006f12:	4b12      	ldr	r3, [pc, #72]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	691b      	ldr	r3, [r3, #16]
 8006f1e:	00db      	lsls	r3, r3, #3
 8006f20:	490e      	ldr	r1, [pc, #56]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006f22:	4313      	orrs	r3, r2
 8006f24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f26:	f000 f821 	bl	8006f6c <HAL_RCC_GetSysClockFreq>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f5c <HAL_RCC_ClockConfig+0x1c4>)
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	091b      	lsrs	r3, r3, #4
 8006f32:	f003 030f 	and.w	r3, r3, #15
 8006f36:	490a      	ldr	r1, [pc, #40]	@ (8006f60 <HAL_RCC_ClockConfig+0x1c8>)
 8006f38:	5ccb      	ldrb	r3, [r1, r3]
 8006f3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f3e:	4a09      	ldr	r2, [pc, #36]	@ (8006f64 <HAL_RCC_ClockConfig+0x1cc>)
 8006f40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006f42:	4b09      	ldr	r3, [pc, #36]	@ (8006f68 <HAL_RCC_ClockConfig+0x1d0>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f7fc fcfe 	bl	8003948 <HAL_InitTick>

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	40022000 	.word	0x40022000
 8006f5c:	40021000 	.word	0x40021000
 8006f60:	0800b41c 	.word	0x0800b41c
 8006f64:	20000000 	.word	0x20000000
 8006f68:	20000060 	.word	0x20000060

08006f6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	b087      	sub	sp, #28
 8006f70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006f72:	2300      	movs	r3, #0
 8006f74:	60fb      	str	r3, [r7, #12]
 8006f76:	2300      	movs	r3, #0
 8006f78:	60bb      	str	r3, [r7, #8]
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	2300      	movs	r3, #0
 8006f80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006f82:	2300      	movs	r3, #0
 8006f84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006f86:	4b1e      	ldr	r3, [pc, #120]	@ (8007000 <HAL_RCC_GetSysClockFreq+0x94>)
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f003 030c 	and.w	r3, r3, #12
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d002      	beq.n	8006f9c <HAL_RCC_GetSysClockFreq+0x30>
 8006f96:	2b08      	cmp	r3, #8
 8006f98:	d003      	beq.n	8006fa2 <HAL_RCC_GetSysClockFreq+0x36>
 8006f9a:	e027      	b.n	8006fec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006f9c:	4b19      	ldr	r3, [pc, #100]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f9e:	613b      	str	r3, [r7, #16]
      break;
 8006fa0:	e027      	b.n	8006ff2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	0c9b      	lsrs	r3, r3, #18
 8006fa6:	f003 030f 	and.w	r3, r3, #15
 8006faa:	4a17      	ldr	r2, [pc, #92]	@ (8007008 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006fac:	5cd3      	ldrb	r3, [r2, r3]
 8006fae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d010      	beq.n	8006fdc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006fba:	4b11      	ldr	r3, [pc, #68]	@ (8007000 <HAL_RCC_GetSysClockFreq+0x94>)
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	0c5b      	lsrs	r3, r3, #17
 8006fc0:	f003 0301 	and.w	r3, r3, #1
 8006fc4:	4a11      	ldr	r2, [pc, #68]	@ (800700c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006fc6:	5cd3      	ldrb	r3, [r2, r3]
 8006fc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a0d      	ldr	r2, [pc, #52]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x98>)
 8006fce:	fb03 f202 	mul.w	r2, r3, r2
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	e004      	b.n	8006fe6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	4a0c      	ldr	r2, [pc, #48]	@ (8007010 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006fe0:	fb02 f303 	mul.w	r3, r2, r3
 8006fe4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	613b      	str	r3, [r7, #16]
      break;
 8006fea:	e002      	b.n	8006ff2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006fec:	4b05      	ldr	r3, [pc, #20]	@ (8007004 <HAL_RCC_GetSysClockFreq+0x98>)
 8006fee:	613b      	str	r3, [r7, #16]
      break;
 8006ff0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ff2:	693b      	ldr	r3, [r7, #16]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	371c      	adds	r7, #28
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bc80      	pop	{r7}
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	40021000 	.word	0x40021000
 8007004:	007a1200 	.word	0x007a1200
 8007008:	0800b42c 	.word	0x0800b42c
 800700c:	0800b43c 	.word	0x0800b43c
 8007010:	003d0900 	.word	0x003d0900

08007014 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800701c:	4b0a      	ldr	r3, [pc, #40]	@ (8007048 <RCC_Delay+0x34>)
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a0a      	ldr	r2, [pc, #40]	@ (800704c <RCC_Delay+0x38>)
 8007022:	fba2 2303 	umull	r2, r3, r2, r3
 8007026:	0a5b      	lsrs	r3, r3, #9
 8007028:	687a      	ldr	r2, [r7, #4]
 800702a:	fb02 f303 	mul.w	r3, r2, r3
 800702e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007030:	bf00      	nop
  }
  while (Delay --);
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	1e5a      	subs	r2, r3, #1
 8007036:	60fa      	str	r2, [r7, #12]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d1f9      	bne.n	8007030 <RCC_Delay+0x1c>
}
 800703c:	bf00      	nop
 800703e:	bf00      	nop
 8007040:	3714      	adds	r7, #20
 8007042:	46bd      	mov	sp, r7
 8007044:	bc80      	pop	{r7}
 8007046:	4770      	bx	lr
 8007048:	20000000 	.word	0x20000000
 800704c:	10624dd3 	.word	0x10624dd3

08007050 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007058:	2300      	movs	r3, #0
 800705a:	613b      	str	r3, [r7, #16]
 800705c:	2300      	movs	r3, #0
 800705e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	2b00      	cmp	r3, #0
 800706a:	d07d      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800706c:	2300      	movs	r3, #0
 800706e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007070:	4b4f      	ldr	r3, [pc, #316]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007072:	69db      	ldr	r3, [r3, #28]
 8007074:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007078:	2b00      	cmp	r3, #0
 800707a:	d10d      	bne.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800707c:	4b4c      	ldr	r3, [pc, #304]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800707e:	69db      	ldr	r3, [r3, #28]
 8007080:	4a4b      	ldr	r2, [pc, #300]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007086:	61d3      	str	r3, [r2, #28]
 8007088:	4b49      	ldr	r3, [pc, #292]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800708a:	69db      	ldr	r3, [r3, #28]
 800708c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007090:	60bb      	str	r3, [r7, #8]
 8007092:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007094:	2301      	movs	r3, #1
 8007096:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007098:	4b46      	ldr	r3, [pc, #280]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d118      	bne.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070a4:	4b43      	ldr	r3, [pc, #268]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4a42      	ldr	r2, [pc, #264]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80070aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070b0:	f7fc fc8c 	bl	80039cc <HAL_GetTick>
 80070b4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070b6:	e008      	b.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070b8:	f7fc fc88 	bl	80039cc <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	2b64      	cmp	r3, #100	@ 0x64
 80070c4:	d901      	bls.n	80070ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80070c6:	2303      	movs	r3, #3
 80070c8:	e06d      	b.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070ca:	4b3a      	ldr	r3, [pc, #232]	@ (80071b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d0f0      	beq.n	80070b8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80070d6:	4b36      	ldr	r3, [pc, #216]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070de:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d02e      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d027      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070f4:	4b2e      	ldr	r3, [pc, #184]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070fe:	4b2e      	ldr	r3, [pc, #184]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007100:	2201      	movs	r2, #1
 8007102:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007104:	4b2c      	ldr	r3, [pc, #176]	@ (80071b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007106:	2200      	movs	r2, #0
 8007108:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800710a:	4a29      	ldr	r2, [pc, #164]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	2b00      	cmp	r3, #0
 8007118:	d014      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800711a:	f7fc fc57 	bl	80039cc <HAL_GetTick>
 800711e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007120:	e00a      	b.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007122:	f7fc fc53 	bl	80039cc <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007130:	4293      	cmp	r3, r2
 8007132:	d901      	bls.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e036      	b.n	80071a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007138:	4b1d      	ldr	r3, [pc, #116]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0ee      	beq.n	8007122 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007144:	4b1a      	ldr	r3, [pc, #104]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007146:	6a1b      	ldr	r3, [r3, #32]
 8007148:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	4917      	ldr	r1, [pc, #92]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007152:	4313      	orrs	r3, r2
 8007154:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007156:	7dfb      	ldrb	r3, [r7, #23]
 8007158:	2b01      	cmp	r3, #1
 800715a:	d105      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800715c:	4b14      	ldr	r3, [pc, #80]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800715e:	69db      	ldr	r3, [r3, #28]
 8007160:	4a13      	ldr	r2, [pc, #76]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007162:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007166:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 0302 	and.w	r3, r3, #2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d008      	beq.n	8007186 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007174:	4b0e      	ldr	r3, [pc, #56]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	490b      	ldr	r1, [pc, #44]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007182:	4313      	orrs	r3, r2
 8007184:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f003 0310 	and.w	r3, r3, #16
 800718e:	2b00      	cmp	r3, #0
 8007190:	d008      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007192:	4b07      	ldr	r3, [pc, #28]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007194:	685b      	ldr	r3, [r3, #4]
 8007196:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	4904      	ldr	r1, [pc, #16]	@ (80071b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	3718      	adds	r7, #24
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	40021000 	.word	0x40021000
 80071b4:	40007000 	.word	0x40007000
 80071b8:	42420440 	.word	0x42420440

080071bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e041      	b.n	8007252 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d106      	bne.n	80071e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fb fb20 	bl	8002828 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	3304      	adds	r3, #4
 80071f8:	4619      	mov	r1, r3
 80071fa:	4610      	mov	r0, r2
 80071fc:	f000 fa5c 	bl	80076b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2201      	movs	r2, #1
 8007204:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3708      	adds	r7, #8
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
	...

0800725c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800725c:	b480      	push	{r7}
 800725e:	b085      	sub	sp, #20
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800726a:	b2db      	uxtb	r3, r3
 800726c:	2b01      	cmp	r3, #1
 800726e:	d001      	beq.n	8007274 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	e03a      	b.n	80072ea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2202      	movs	r2, #2
 8007278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68da      	ldr	r2, [r3, #12]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0201 	orr.w	r2, r2, #1
 800728a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a18      	ldr	r2, [pc, #96]	@ (80072f4 <HAL_TIM_Base_Start_IT+0x98>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d00e      	beq.n	80072b4 <HAL_TIM_Base_Start_IT+0x58>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800729e:	d009      	beq.n	80072b4 <HAL_TIM_Base_Start_IT+0x58>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a14      	ldr	r2, [pc, #80]	@ (80072f8 <HAL_TIM_Base_Start_IT+0x9c>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d004      	beq.n	80072b4 <HAL_TIM_Base_Start_IT+0x58>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a13      	ldr	r2, [pc, #76]	@ (80072fc <HAL_TIM_Base_Start_IT+0xa0>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d111      	bne.n	80072d8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f003 0307 	and.w	r3, r3, #7
 80072be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2b06      	cmp	r3, #6
 80072c4:	d010      	beq.n	80072e8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f042 0201 	orr.w	r2, r2, #1
 80072d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d6:	e007      	b.n	80072e8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f042 0201 	orr.w	r2, r2, #1
 80072e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80072e8:	2300      	movs	r3, #0
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	3714      	adds	r7, #20
 80072ee:	46bd      	mov	sp, r7
 80072f0:	bc80      	pop	{r7}
 80072f2:	4770      	bx	lr
 80072f4:	40012c00 	.word	0x40012c00
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800

08007300 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	68db      	ldr	r3, [r3, #12]
 800730e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	691b      	ldr	r3, [r3, #16]
 8007316:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	f003 0302 	and.w	r3, r3, #2
 800731e:	2b00      	cmp	r3, #0
 8007320:	d020      	beq.n	8007364 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f003 0302 	and.w	r3, r3, #2
 8007328:	2b00      	cmp	r3, #0
 800732a:	d01b      	beq.n	8007364 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f06f 0202 	mvn.w	r2, #2
 8007334:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2201      	movs	r2, #1
 800733a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	f003 0303 	and.w	r3, r3, #3
 8007346:	2b00      	cmp	r3, #0
 8007348:	d003      	beq.n	8007352 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 f998 	bl	8007680 <HAL_TIM_IC_CaptureCallback>
 8007350:	e005      	b.n	800735e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f98b 	bl	800766e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 f99a 	bl	8007692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	2b00      	cmp	r3, #0
 800736c:	d020      	beq.n	80073b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	f003 0304 	and.w	r3, r3, #4
 8007374:	2b00      	cmp	r3, #0
 8007376:	d01b      	beq.n	80073b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f06f 0204 	mvn.w	r2, #4
 8007380:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2202      	movs	r2, #2
 8007386:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	699b      	ldr	r3, [r3, #24]
 800738e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007392:	2b00      	cmp	r3, #0
 8007394:	d003      	beq.n	800739e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 f972 	bl	8007680 <HAL_TIM_IC_CaptureCallback>
 800739c:	e005      	b.n	80073aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 f965 	bl	800766e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f974 	bl	8007692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2200      	movs	r2, #0
 80073ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	f003 0308 	and.w	r3, r3, #8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d020      	beq.n	80073fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	f003 0308 	and.w	r3, r3, #8
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d01b      	beq.n	80073fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f06f 0208 	mvn.w	r2, #8
 80073cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2204      	movs	r2, #4
 80073d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	69db      	ldr	r3, [r3, #28]
 80073da:	f003 0303 	and.w	r3, r3, #3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 f94c 	bl	8007680 <HAL_TIM_IC_CaptureCallback>
 80073e8:	e005      	b.n	80073f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f93f 	bl	800766e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f94e 	bl	8007692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	f003 0310 	and.w	r3, r3, #16
 8007402:	2b00      	cmp	r3, #0
 8007404:	d020      	beq.n	8007448 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f003 0310 	and.w	r3, r3, #16
 800740c:	2b00      	cmp	r3, #0
 800740e:	d01b      	beq.n	8007448 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f06f 0210 	mvn.w	r2, #16
 8007418:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	2208      	movs	r2, #8
 800741e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	69db      	ldr	r3, [r3, #28]
 8007426:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f926 	bl	8007680 <HAL_TIM_IC_CaptureCallback>
 8007434:	e005      	b.n	8007442 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f919 	bl	800766e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f928 	bl	8007692 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00c      	beq.n	800746c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f003 0301 	and.w	r3, r3, #1
 8007458:	2b00      	cmp	r3, #0
 800745a:	d007      	beq.n	800746c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f06f 0201 	mvn.w	r2, #1
 8007464:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f7fa fffc 	bl	8002464 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00c      	beq.n	8007490 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800747c:	2b00      	cmp	r3, #0
 800747e:	d007      	beq.n	8007490 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fa7f 	bl	800798e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00c      	beq.n	80074b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d007      	beq.n	80074b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80074ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 f8f8 	bl	80076a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	f003 0320 	and.w	r3, r3, #32
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00c      	beq.n	80074d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f003 0320 	and.w	r3, r3, #32
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d007      	beq.n	80074d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f06f 0220 	mvn.w	r2, #32
 80074d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fa52 	bl	800797c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074d8:	bf00      	nop
 80074da:	3710      	adds	r7, #16
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}

080074e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b084      	sub	sp, #16
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
 80074e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d101      	bne.n	80074fc <HAL_TIM_ConfigClockSource+0x1c>
 80074f8:	2302      	movs	r3, #2
 80074fa:	e0b4      	b.n	8007666 <HAL_TIM_ConfigClockSource+0x186>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2202      	movs	r2, #2
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800751a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68ba      	ldr	r2, [r7, #8]
 800752a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007534:	d03e      	beq.n	80075b4 <HAL_TIM_ConfigClockSource+0xd4>
 8007536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800753a:	f200 8087 	bhi.w	800764c <HAL_TIM_ConfigClockSource+0x16c>
 800753e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007542:	f000 8086 	beq.w	8007652 <HAL_TIM_ConfigClockSource+0x172>
 8007546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800754a:	d87f      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 800754c:	2b70      	cmp	r3, #112	@ 0x70
 800754e:	d01a      	beq.n	8007586 <HAL_TIM_ConfigClockSource+0xa6>
 8007550:	2b70      	cmp	r3, #112	@ 0x70
 8007552:	d87b      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 8007554:	2b60      	cmp	r3, #96	@ 0x60
 8007556:	d050      	beq.n	80075fa <HAL_TIM_ConfigClockSource+0x11a>
 8007558:	2b60      	cmp	r3, #96	@ 0x60
 800755a:	d877      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 800755c:	2b50      	cmp	r3, #80	@ 0x50
 800755e:	d03c      	beq.n	80075da <HAL_TIM_ConfigClockSource+0xfa>
 8007560:	2b50      	cmp	r3, #80	@ 0x50
 8007562:	d873      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 8007564:	2b40      	cmp	r3, #64	@ 0x40
 8007566:	d058      	beq.n	800761a <HAL_TIM_ConfigClockSource+0x13a>
 8007568:	2b40      	cmp	r3, #64	@ 0x40
 800756a:	d86f      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 800756c:	2b30      	cmp	r3, #48	@ 0x30
 800756e:	d064      	beq.n	800763a <HAL_TIM_ConfigClockSource+0x15a>
 8007570:	2b30      	cmp	r3, #48	@ 0x30
 8007572:	d86b      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 8007574:	2b20      	cmp	r3, #32
 8007576:	d060      	beq.n	800763a <HAL_TIM_ConfigClockSource+0x15a>
 8007578:	2b20      	cmp	r3, #32
 800757a:	d867      	bhi.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
 800757c:	2b00      	cmp	r3, #0
 800757e:	d05c      	beq.n	800763a <HAL_TIM_ConfigClockSource+0x15a>
 8007580:	2b10      	cmp	r3, #16
 8007582:	d05a      	beq.n	800763a <HAL_TIM_ConfigClockSource+0x15a>
 8007584:	e062      	b.n	800764c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007596:	f000 f974 	bl	8007882 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80075a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68ba      	ldr	r2, [r7, #8]
 80075b0:	609a      	str	r2, [r3, #8]
      break;
 80075b2:	e04f      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075bc:	683b      	ldr	r3, [r7, #0]
 80075be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075c4:	f000 f95d 	bl	8007882 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689a      	ldr	r2, [r3, #8]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075d6:	609a      	str	r2, [r3, #8]
      break;
 80075d8:	e03c      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075e6:	461a      	mov	r2, r3
 80075e8:	f000 f8d4 	bl	8007794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2150      	movs	r1, #80	@ 0x50
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 f92b 	bl	800784e <TIM_ITRx_SetConfig>
      break;
 80075f8:	e02c      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007606:	461a      	mov	r2, r3
 8007608:	f000 f8f2 	bl	80077f0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2160      	movs	r1, #96	@ 0x60
 8007612:	4618      	mov	r0, r3
 8007614:	f000 f91b 	bl	800784e <TIM_ITRx_SetConfig>
      break;
 8007618:	e01c      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007626:	461a      	mov	r2, r3
 8007628:	f000 f8b4 	bl	8007794 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2140      	movs	r1, #64	@ 0x40
 8007632:	4618      	mov	r0, r3
 8007634:	f000 f90b 	bl	800784e <TIM_ITRx_SetConfig>
      break;
 8007638:	e00c      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4619      	mov	r1, r3
 8007644:	4610      	mov	r0, r2
 8007646:	f000 f902 	bl	800784e <TIM_ITRx_SetConfig>
      break;
 800764a:	e003      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800764c:	2301      	movs	r3, #1
 800764e:	73fb      	strb	r3, [r7, #15]
      break;
 8007650:	e000      	b.n	8007654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2201      	movs	r2, #1
 8007658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007664:	7bfb      	ldrb	r3, [r7, #15]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007676:	bf00      	nop
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	bc80      	pop	{r7}
 800767e:	4770      	bx	lr

08007680 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007680:	b480      	push	{r7}
 8007682:	b083      	sub	sp, #12
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007688:	bf00      	nop
 800768a:	370c      	adds	r7, #12
 800768c:	46bd      	mov	sp, r7
 800768e:	bc80      	pop	{r7}
 8007690:	4770      	bx	lr

08007692 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007692:	b480      	push	{r7}
 8007694:	b083      	sub	sp, #12
 8007696:	af00      	add	r7, sp, #0
 8007698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800769a:	bf00      	nop
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	bc80      	pop	{r7}
 80076a2:	4770      	bx	lr

080076a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076ac:	bf00      	nop
 80076ae:	370c      	adds	r7, #12
 80076b0:	46bd      	mov	sp, r7
 80076b2:	bc80      	pop	{r7}
 80076b4:	4770      	bx	lr
	...

080076b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a2f      	ldr	r2, [pc, #188]	@ (8007788 <TIM_Base_SetConfig+0xd0>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d00b      	beq.n	80076e8 <TIM_Base_SetConfig+0x30>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076d6:	d007      	beq.n	80076e8 <TIM_Base_SetConfig+0x30>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a2c      	ldr	r2, [pc, #176]	@ (800778c <TIM_Base_SetConfig+0xd4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d003      	beq.n	80076e8 <TIM_Base_SetConfig+0x30>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	4a2b      	ldr	r2, [pc, #172]	@ (8007790 <TIM_Base_SetConfig+0xd8>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d108      	bne.n	80076fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	685b      	ldr	r3, [r3, #4]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	4313      	orrs	r3, r2
 80076f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a22      	ldr	r2, [pc, #136]	@ (8007788 <TIM_Base_SetConfig+0xd0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d00b      	beq.n	800771a <TIM_Base_SetConfig+0x62>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007708:	d007      	beq.n	800771a <TIM_Base_SetConfig+0x62>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a1f      	ldr	r2, [pc, #124]	@ (800778c <TIM_Base_SetConfig+0xd4>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d003      	beq.n	800771a <TIM_Base_SetConfig+0x62>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a1e      	ldr	r2, [pc, #120]	@ (8007790 <TIM_Base_SetConfig+0xd8>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d108      	bne.n	800772c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	689a      	ldr	r2, [r3, #8]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a0d      	ldr	r2, [pc, #52]	@ (8007788 <TIM_Base_SetConfig+0xd0>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d103      	bne.n	8007760 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	691a      	ldr	r2, [r3, #16]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	f003 0301 	and.w	r3, r3, #1
 800776e:	2b00      	cmp	r3, #0
 8007770:	d005      	beq.n	800777e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f023 0201 	bic.w	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	611a      	str	r2, [r3, #16]
  }
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	bc80      	pop	{r7}
 8007786:	4770      	bx	lr
 8007788:	40012c00 	.word	0x40012c00
 800778c:	40000400 	.word	0x40000400
 8007790:	40000800 	.word	0x40000800

08007794 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007794:	b480      	push	{r7}
 8007796:	b087      	sub	sp, #28
 8007798:	af00      	add	r7, sp, #0
 800779a:	60f8      	str	r0, [r7, #12]
 800779c:	60b9      	str	r1, [r7, #8]
 800779e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6a1b      	ldr	r3, [r3, #32]
 80077a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	6a1b      	ldr	r3, [r3, #32]
 80077aa:	f023 0201 	bic.w	r2, r3, #1
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80077be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	011b      	lsls	r3, r3, #4
 80077c4:	693a      	ldr	r2, [r7, #16]
 80077c6:	4313      	orrs	r3, r2
 80077c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077ca:	697b      	ldr	r3, [r7, #20]
 80077cc:	f023 030a 	bic.w	r3, r3, #10
 80077d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	693a      	ldr	r2, [r7, #16]
 80077de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	621a      	str	r2, [r3, #32]
}
 80077e6:	bf00      	nop
 80077e8:	371c      	adds	r7, #28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bc80      	pop	{r7}
 80077ee:	4770      	bx	lr

080077f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	f023 0210 	bic.w	r2, r3, #16
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800781a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	031b      	lsls	r3, r3, #12
 8007820:	693a      	ldr	r2, [r7, #16]
 8007822:	4313      	orrs	r3, r2
 8007824:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800782c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	011b      	lsls	r3, r3, #4
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	4313      	orrs	r3, r2
 8007836:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	693a      	ldr	r2, [r7, #16]
 800783c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	621a      	str	r2, [r3, #32]
}
 8007844:	bf00      	nop
 8007846:	371c      	adds	r7, #28
 8007848:	46bd      	mov	sp, r7
 800784a:	bc80      	pop	{r7}
 800784c:	4770      	bx	lr

0800784e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800784e:	b480      	push	{r7}
 8007850:	b085      	sub	sp, #20
 8007852:	af00      	add	r7, sp, #0
 8007854:	6078      	str	r0, [r7, #4]
 8007856:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	689b      	ldr	r3, [r3, #8]
 800785c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007864:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	4313      	orrs	r3, r2
 800786c:	f043 0307 	orr.w	r3, r3, #7
 8007870:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	609a      	str	r2, [r3, #8]
}
 8007878:	bf00      	nop
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	bc80      	pop	{r7}
 8007880:	4770      	bx	lr

08007882 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007882:	b480      	push	{r7}
 8007884:	b087      	sub	sp, #28
 8007886:	af00      	add	r7, sp, #0
 8007888:	60f8      	str	r0, [r7, #12]
 800788a:	60b9      	str	r1, [r7, #8]
 800788c:	607a      	str	r2, [r7, #4]
 800788e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800789c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	021a      	lsls	r2, r3, #8
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	431a      	orrs	r2, r3
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	4313      	orrs	r3, r2
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	609a      	str	r2, [r3, #8]
}
 80078b6:	bf00      	nop
 80078b8:	371c      	adds	r7, #28
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bc80      	pop	{r7}
 80078be:	4770      	bx	lr

080078c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078d0:	2b01      	cmp	r3, #1
 80078d2:	d101      	bne.n	80078d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078d4:	2302      	movs	r3, #2
 80078d6:	e046      	b.n	8007966 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2202      	movs	r2, #2
 80078e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	68fa      	ldr	r2, [r7, #12]
 8007906:	4313      	orrs	r3, r2
 8007908:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a16      	ldr	r2, [pc, #88]	@ (8007970 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d00e      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007924:	d009      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a12      	ldr	r2, [pc, #72]	@ (8007974 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d004      	beq.n	800793a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a10      	ldr	r2, [pc, #64]	@ (8007978 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d10c      	bne.n	8007954 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007940:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	68ba      	ldr	r2, [r7, #8]
 8007948:	4313      	orrs	r3, r2
 800794a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68ba      	ldr	r2, [r7, #8]
 8007952:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3714      	adds	r7, #20
 800796a:	46bd      	mov	sp, r7
 800796c:	bc80      	pop	{r7}
 800796e:	4770      	bx	lr
 8007970:	40012c00 	.word	0x40012c00
 8007974:	40000400 	.word	0x40000400
 8007978:	40000800 	.word	0x40000800

0800797c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	bc80      	pop	{r7}
 800798c:	4770      	bx	lr

0800798e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	bc80      	pop	{r7}
 800799e:	4770      	bx	lr

080079a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	60f8      	str	r0, [r7, #12]
 80079a8:	4638      	mov	r0, r7
 80079aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3714      	adds	r7, #20
 80079b4:	46bd      	mov	sp, r7
 80079b6:	bc80      	pop	{r7}
 80079b8:	4770      	bx	lr

080079ba <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80079ba:	b480      	push	{r7}
 80079bc:	b085      	sub	sp, #20
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80079ca:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80079ce:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	b29a      	uxth	r2, r3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3714      	adds	r7, #20
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bc80      	pop	{r7}
 80079e4:	4770      	bx	lr

080079e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80079ee:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80079f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80079fa:	b29a      	uxth	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	43db      	mvns	r3, r3
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	4013      	ands	r3, r2
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007a0e:	2300      	movs	r3, #0
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3714      	adds	r7, #20
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bc80      	pop	{r7}
 8007a18:	4770      	bx	lr

08007a1a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007a1a:	b480      	push	{r7}
 8007a1c:	b083      	sub	sp, #12
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
 8007a22:	460b      	mov	r3, r1
 8007a24:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bc80      	pop	{r7}
 8007a30:	4770      	bx	lr

08007a32 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007a32:	b480      	push	{r7}
 8007a34:	b085      	sub	sp, #20
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	60f8      	str	r0, [r7, #12]
 8007a3a:	4638      	mov	r0, r7
 8007a3c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8007a60:	2300      	movs	r3, #0
}
 8007a62:	4618      	mov	r0, r3
 8007a64:	3714      	adds	r7, #20
 8007a66:	46bd      	mov	sp, r7
 8007a68:	bc80      	pop	{r7}
 8007a6a:	4770      	bx	lr

08007a6c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b09d      	sub	sp, #116	@ 0x74
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a76:	2300      	movs	r3, #0
 8007a78:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007a7c:	687a      	ldr	r2, [r7, #4]
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	009b      	lsls	r3, r3, #2
 8007a84:	4413      	add	r3, r2
 8007a86:	881b      	ldrh	r3, [r3, #0]
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8007a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a92:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	78db      	ldrb	r3, [r3, #3]
 8007a9a:	2b03      	cmp	r3, #3
 8007a9c:	d81f      	bhi.n	8007ade <USB_ActivateEndpoint+0x72>
 8007a9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa4 <USB_ActivateEndpoint+0x38>)
 8007aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa4:	08007ab5 	.word	0x08007ab5
 8007aa8:	08007ad1 	.word	0x08007ad1
 8007aac:	08007ae7 	.word	0x08007ae7
 8007ab0:	08007ac3 	.word	0x08007ac3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007ab4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007ab8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007abc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007ac0:	e012      	b.n	8007ae8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007ac2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007ac6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8007aca:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007ace:	e00b      	b.n	8007ae8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007ad0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007ad4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007ad8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8007adc:	e004      	b.n	8007ae8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8007ae4:	e000      	b.n	8007ae8 <USB_ActivateEndpoint+0x7c>
      break;
 8007ae6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	441a      	add	r2, r3
 8007af2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007af6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007afa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007afe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	009b      	lsls	r3, r3, #2
 8007b12:	4413      	add	r3, r2
 8007b14:	881b      	ldrh	r3, [r3, #0]
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b20:	b29b      	uxth	r3, r3
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	7812      	ldrb	r2, [r2, #0]
 8007b26:	4313      	orrs	r3, r2
 8007b28:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	009b      	lsls	r3, r3, #2
 8007b34:	441a      	add	r2, r3
 8007b36:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8007b3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007b3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007b42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b4a:	b29b      	uxth	r3, r3
 8007b4c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	7b1b      	ldrb	r3, [r3, #12]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 8178 	bne.w	8007e48 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	785b      	ldrb	r3, [r3, #1]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f000 8084 	beq.w	8007c6a <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	61bb      	str	r3, [r7, #24]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b6c:	b29b      	uxth	r3, r3
 8007b6e:	461a      	mov	r2, r3
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	4413      	add	r3, r2
 8007b74:	61bb      	str	r3, [r7, #24]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	011a      	lsls	r2, r3, #4
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	4413      	add	r3, r2
 8007b80:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007b84:	617b      	str	r3, [r7, #20]
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	88db      	ldrh	r3, [r3, #6]
 8007b8a:	085b      	lsrs	r3, r3, #1
 8007b8c:	b29b      	uxth	r3, r3
 8007b8e:	005b      	lsls	r3, r3, #1
 8007b90:	b29a      	uxth	r2, r3
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	683b      	ldr	r3, [r7, #0]
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4413      	add	r3, r2
 8007ba0:	881b      	ldrh	r3, [r3, #0]
 8007ba2:	827b      	strh	r3, [r7, #18]
 8007ba4:	8a7b      	ldrh	r3, [r7, #18]
 8007ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d01b      	beq.n	8007be6 <USB_ActivateEndpoint+0x17a>
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	4413      	add	r3, r2
 8007bb8:	881b      	ldrh	r3, [r3, #0]
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bc4:	823b      	strh	r3, [r7, #16]
 8007bc6:	687a      	ldr	r2, [r7, #4]
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	781b      	ldrb	r3, [r3, #0]
 8007bcc:	009b      	lsls	r3, r3, #2
 8007bce:	441a      	add	r2, r3
 8007bd0:	8a3b      	ldrh	r3, [r7, #16]
 8007bd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bda:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bde:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	78db      	ldrb	r3, [r3, #3]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d020      	beq.n	8007c30 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007bee:	687a      	ldr	r2, [r7, #4]
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	781b      	ldrb	r3, [r3, #0]
 8007bf4:	009b      	lsls	r3, r3, #2
 8007bf6:	4413      	add	r3, r2
 8007bf8:	881b      	ldrh	r3, [r3, #0]
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c04:	81bb      	strh	r3, [r7, #12]
 8007c06:	89bb      	ldrh	r3, [r7, #12]
 8007c08:	f083 0320 	eor.w	r3, r3, #32
 8007c0c:	81bb      	strh	r3, [r7, #12]
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	441a      	add	r2, r3
 8007c18:	89bb      	ldrh	r3, [r7, #12]
 8007c1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	8013      	strh	r3, [r2, #0]
 8007c2e:	e2d5      	b.n	80081dc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	781b      	ldrb	r3, [r3, #0]
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4413      	add	r3, r2
 8007c3a:	881b      	ldrh	r3, [r3, #0]
 8007c3c:	b29b      	uxth	r3, r3
 8007c3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c46:	81fb      	strh	r3, [r7, #14]
 8007c48:	687a      	ldr	r2, [r7, #4]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	781b      	ldrb	r3, [r3, #0]
 8007c4e:	009b      	lsls	r3, r3, #2
 8007c50:	441a      	add	r2, r3
 8007c52:	89fb      	ldrh	r3, [r7, #14]
 8007c54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c64:	b29b      	uxth	r3, r3
 8007c66:	8013      	strh	r3, [r2, #0]
 8007c68:	e2b8      	b.n	80081dc <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	461a      	mov	r2, r3
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	4413      	add	r3, r2
 8007c7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	011a      	lsls	r2, r3, #4
 8007c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	88db      	ldrh	r3, [r3, #6]
 8007c92:	085b      	lsrs	r3, r3, #1
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	005b      	lsls	r3, r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c9c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	461a      	mov	r2, r3
 8007cac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cae:	4413      	add	r3, r2
 8007cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	011a      	lsls	r2, r3, #4
 8007cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cba:	4413      	add	r3, r2
 8007cbc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007cc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc4:	881b      	ldrh	r3, [r3, #0]
 8007cc6:	b29b      	uxth	r3, r3
 8007cc8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ccc:	b29a      	uxth	r2, r3
 8007cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cd0:	801a      	strh	r2, [r3, #0]
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	2b3e      	cmp	r3, #62	@ 0x3e
 8007cd8:	d91d      	bls.n	8007d16 <USB_ActivateEndpoint+0x2aa>
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	095b      	lsrs	r3, r3, #5
 8007ce0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	691b      	ldr	r3, [r3, #16]
 8007ce6:	f003 031f 	and.w	r3, r3, #31
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d102      	bne.n	8007cf4 <USB_ActivateEndpoint+0x288>
 8007cee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf6:	881b      	ldrh	r3, [r3, #0]
 8007cf8:	b29a      	uxth	r2, r3
 8007cfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	029b      	lsls	r3, r3, #10
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	4313      	orrs	r3, r2
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d0e:	b29a      	uxth	r2, r3
 8007d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d12:	801a      	strh	r2, [r3, #0]
 8007d14:	e026      	b.n	8007d64 <USB_ActivateEndpoint+0x2f8>
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d10a      	bne.n	8007d34 <USB_ActivateEndpoint+0x2c8>
 8007d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d20:	881b      	ldrh	r3, [r3, #0]
 8007d22:	b29b      	uxth	r3, r3
 8007d24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d30:	801a      	strh	r2, [r3, #0]
 8007d32:	e017      	b.n	8007d64 <USB_ActivateEndpoint+0x2f8>
 8007d34:	683b      	ldr	r3, [r7, #0]
 8007d36:	691b      	ldr	r3, [r3, #16]
 8007d38:	085b      	lsrs	r3, r3, #1
 8007d3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	691b      	ldr	r3, [r3, #16]
 8007d40:	f003 0301 	and.w	r3, r3, #1
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <USB_ActivateEndpoint+0x2e2>
 8007d48:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d50:	881b      	ldrh	r3, [r3, #0]
 8007d52:	b29a      	uxth	r2, r3
 8007d54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	029b      	lsls	r3, r3, #10
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d62:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	4413      	add	r3, r2
 8007d6e:	881b      	ldrh	r3, [r3, #0]
 8007d70:	847b      	strh	r3, [r7, #34]	@ 0x22
 8007d72:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007d74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01b      	beq.n	8007db4 <USB_ActivateEndpoint+0x348>
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	4413      	add	r3, r2
 8007d86:	881b      	ldrh	r3, [r3, #0]
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d92:	843b      	strh	r3, [r7, #32]
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	781b      	ldrb	r3, [r3, #0]
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	441a      	add	r2, r3
 8007d9e:	8c3b      	ldrh	r3, [r7, #32]
 8007da0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007da4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007da8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db0:	b29b      	uxth	r3, r3
 8007db2:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	781b      	ldrb	r3, [r3, #0]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d124      	bne.n	8007e06 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	009b      	lsls	r3, r3, #2
 8007dc4:	4413      	add	r3, r2
 8007dc6:	881b      	ldrh	r3, [r3, #0]
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007dce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dd2:	83bb      	strh	r3, [r7, #28]
 8007dd4:	8bbb      	ldrh	r3, [r7, #28]
 8007dd6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007dda:	83bb      	strh	r3, [r7, #28]
 8007ddc:	8bbb      	ldrh	r3, [r7, #28]
 8007dde:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007de2:	83bb      	strh	r3, [r7, #28]
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	441a      	add	r2, r3
 8007dee:	8bbb      	ldrh	r3, [r7, #28]
 8007df0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007df4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007df8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	8013      	strh	r3, [r2, #0]
 8007e04:	e1ea      	b.n	80081dc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	781b      	ldrb	r3, [r3, #0]
 8007e0c:	009b      	lsls	r3, r3, #2
 8007e0e:	4413      	add	r3, r2
 8007e10:	881b      	ldrh	r3, [r3, #0]
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e1c:	83fb      	strh	r3, [r7, #30]
 8007e1e:	8bfb      	ldrh	r3, [r7, #30]
 8007e20:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007e24:	83fb      	strh	r3, [r7, #30]
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	441a      	add	r2, r3
 8007e30:	8bfb      	ldrh	r3, [r7, #30]
 8007e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	8013      	strh	r3, [r2, #0]
 8007e46:	e1c9      	b.n	80081dc <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	78db      	ldrb	r3, [r3, #3]
 8007e4c:	2b02      	cmp	r3, #2
 8007e4e:	d11e      	bne.n	8007e8e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	781b      	ldrb	r3, [r3, #0]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	4413      	add	r3, r2
 8007e5a:	881b      	ldrh	r3, [r3, #0]
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e66:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	009b      	lsls	r3, r3, #2
 8007e72:	441a      	add	r2, r3
 8007e74:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007e78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e80:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8007e84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	8013      	strh	r3, [r2, #0]
 8007e8c:	e01d      	b.n	8007eca <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	4413      	add	r3, r2
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007ea0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ea4:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	441a      	add	r2, r3
 8007eb2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8007eb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007eba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007ebe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec6:	b29b      	uxth	r3, r3
 8007ec8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ed4:	b29b      	uxth	r3, r3
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007eda:	4413      	add	r3, r2
 8007edc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	011a      	lsls	r2, r3, #4
 8007ee4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007eec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	891b      	ldrh	r3, [r3, #8]
 8007ef2:	085b      	lsrs	r3, r3, #1
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	005b      	lsls	r3, r3, #1
 8007ef8:	b29a      	uxth	r2, r3
 8007efa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007efc:	801a      	strh	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f08:	b29b      	uxth	r3, r3
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f0e:	4413      	add	r3, r2
 8007f10:	657b      	str	r3, [r7, #84]	@ 0x54
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	011a      	lsls	r2, r3, #4
 8007f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f1a:	4413      	add	r3, r2
 8007f1c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8007f20:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	895b      	ldrh	r3, [r3, #10]
 8007f26:	085b      	lsrs	r3, r3, #1
 8007f28:	b29b      	uxth	r3, r3
 8007f2a:	005b      	lsls	r3, r3, #1
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f30:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	785b      	ldrb	r3, [r3, #1]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	f040 8093 	bne.w	8008062 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8007f4c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8007f50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d01b      	beq.n	8007f90 <USB_ActivateEndpoint+0x524>
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	009b      	lsls	r3, r3, #2
 8007f60:	4413      	add	r3, r2
 8007f62:	881b      	ldrh	r3, [r3, #0]
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f6e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	441a      	add	r2, r3
 8007f7a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007f7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	881b      	ldrh	r3, [r3, #0]
 8007f9c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8007f9e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8007fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d01b      	beq.n	8007fe0 <USB_ActivateEndpoint+0x574>
 8007fa8:	687a      	ldr	r2, [r7, #4]
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	4413      	add	r3, r2
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fbe:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	009b      	lsls	r3, r3, #2
 8007fc8:	441a      	add	r2, r3
 8007fca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007fcc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007fd0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007fd4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007fd8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	4413      	add	r3, r2
 8007fea:	881b      	ldrh	r3, [r3, #0]
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ff6:	873b      	strh	r3, [r7, #56]	@ 0x38
 8007ff8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8007ffa:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007ffe:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008000:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008002:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008006:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	441a      	add	r2, r3
 8008012:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800801c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008024:	b29b      	uxth	r3, r3
 8008026:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	781b      	ldrb	r3, [r3, #0]
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	4413      	add	r3, r2
 8008032:	881b      	ldrh	r3, [r3, #0]
 8008034:	b29b      	uxth	r3, r3
 8008036:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800803a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800803e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008040:	687a      	ldr	r2, [r7, #4]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	781b      	ldrb	r3, [r3, #0]
 8008046:	009b      	lsls	r3, r3, #2
 8008048:	441a      	add	r2, r3
 800804a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800804c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008050:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008054:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800805c:	b29b      	uxth	r3, r3
 800805e:	8013      	strh	r3, [r2, #0]
 8008060:	e0bc      	b.n	80081dc <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	781b      	ldrb	r3, [r3, #0]
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	881b      	ldrh	r3, [r3, #0]
 800806e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008072:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008076:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d01d      	beq.n	80080ba <USB_ActivateEndpoint+0x64e>
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	781b      	ldrb	r3, [r3, #0]
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	4413      	add	r3, r2
 8008088:	881b      	ldrh	r3, [r3, #0]
 800808a:	b29b      	uxth	r3, r3
 800808c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008090:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008094:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	781b      	ldrb	r3, [r3, #0]
 800809e:	009b      	lsls	r3, r3, #2
 80080a0:	441a      	add	r2, r3
 80080a2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80080a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80080aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80080ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80080b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080b6:	b29b      	uxth	r3, r3
 80080b8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4413      	add	r3, r2
 80080c4:	881b      	ldrh	r3, [r3, #0]
 80080c6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80080ca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80080ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d01d      	beq.n	8008112 <USB_ActivateEndpoint+0x6a6>
 80080d6:	687a      	ldr	r2, [r7, #4]
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	4413      	add	r3, r2
 80080e0:	881b      	ldrh	r3, [r3, #0]
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ec:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	441a      	add	r2, r3
 80080fa:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80080fe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008102:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008106:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800810a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800810e:	b29b      	uxth	r3, r3
 8008110:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	78db      	ldrb	r3, [r3, #3]
 8008116:	2b01      	cmp	r3, #1
 8008118:	d024      	beq.n	8008164 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	683b      	ldr	r3, [r7, #0]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	009b      	lsls	r3, r3, #2
 8008122:	4413      	add	r3, r2
 8008124:	881b      	ldrh	r3, [r3, #0]
 8008126:	b29b      	uxth	r3, r3
 8008128:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800812c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008130:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008134:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008138:	f083 0320 	eor.w	r3, r3, #32
 800813c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	441a      	add	r2, r3
 800814a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800814e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008152:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008156:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800815a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800815e:	b29b      	uxth	r3, r3
 8008160:	8013      	strh	r3, [r2, #0]
 8008162:	e01d      	b.n	80081a0 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008164:	687a      	ldr	r2, [r7, #4]
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	4413      	add	r3, r2
 800816e:	881b      	ldrh	r3, [r3, #0]
 8008170:	b29b      	uxth	r3, r3
 8008172:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008176:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800817a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	009b      	lsls	r3, r3, #2
 8008186:	441a      	add	r2, r3
 8008188:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800818c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008190:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008194:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800819c:	b29b      	uxth	r3, r3
 800819e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80081a0:	687a      	ldr	r2, [r7, #4]
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	4413      	add	r3, r2
 80081aa:	881b      	ldrh	r3, [r3, #0]
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80081b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081b6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80081ba:	687a      	ldr	r2, [r7, #4]
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	441a      	add	r2, r3
 80081c4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80081c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80081cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80081d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081d8:	b29b      	uxth	r3, r3
 80081da:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80081dc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80081e0:	4618      	mov	r0, r3
 80081e2:	3774      	adds	r7, #116	@ 0x74
 80081e4:	46bd      	mov	sp, r7
 80081e6:	bc80      	pop	{r7}
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop

080081ec <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b08d      	sub	sp, #52	@ 0x34
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	7b1b      	ldrb	r3, [r3, #12]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	f040 808e 	bne.w	800831c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	785b      	ldrb	r3, [r3, #1]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d044      	beq.n	8008292 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	4413      	add	r3, r2
 8008212:	881b      	ldrh	r3, [r3, #0]
 8008214:	81bb      	strh	r3, [r7, #12]
 8008216:	89bb      	ldrh	r3, [r7, #12]
 8008218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800821c:	2b00      	cmp	r3, #0
 800821e:	d01b      	beq.n	8008258 <USB_DeactivateEndpoint+0x6c>
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	683b      	ldr	r3, [r7, #0]
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4413      	add	r3, r2
 800822a:	881b      	ldrh	r3, [r3, #0]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008232:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008236:	817b      	strh	r3, [r7, #10]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	009b      	lsls	r3, r3, #2
 8008240:	441a      	add	r2, r3
 8008242:	897b      	ldrh	r3, [r7, #10]
 8008244:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008248:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800824c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008250:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008254:	b29b      	uxth	r3, r3
 8008256:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008258:	687a      	ldr	r2, [r7, #4]
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4413      	add	r3, r2
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	b29b      	uxth	r3, r3
 8008266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800826a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800826e:	813b      	strh	r3, [r7, #8]
 8008270:	687a      	ldr	r2, [r7, #4]
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	781b      	ldrb	r3, [r3, #0]
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	441a      	add	r2, r3
 800827a:	893b      	ldrh	r3, [r7, #8]
 800827c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008280:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008284:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008288:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800828c:	b29b      	uxth	r3, r3
 800828e:	8013      	strh	r3, [r2, #0]
 8008290:	e192      	b.n	80085b8 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	781b      	ldrb	r3, [r3, #0]
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	881b      	ldrh	r3, [r3, #0]
 800829e:	827b      	strh	r3, [r7, #18]
 80082a0:	8a7b      	ldrh	r3, [r7, #18]
 80082a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d01b      	beq.n	80082e2 <USB_DeactivateEndpoint+0xf6>
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082c0:	823b      	strh	r3, [r7, #16]
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	009b      	lsls	r3, r3, #2
 80082ca:	441a      	add	r2, r3
 80082cc:	8a3b      	ldrh	r3, [r7, #16]
 80082ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80082d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80082d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80082da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082de:	b29b      	uxth	r3, r3
 80082e0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80082f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082f8:	81fb      	strh	r3, [r7, #14]
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	441a      	add	r2, r3
 8008304:	89fb      	ldrh	r3, [r7, #14]
 8008306:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800830a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800830e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008316:	b29b      	uxth	r3, r3
 8008318:	8013      	strh	r3, [r2, #0]
 800831a:	e14d      	b.n	80085b8 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	785b      	ldrb	r3, [r3, #1]
 8008320:	2b00      	cmp	r3, #0
 8008322:	f040 80a5 	bne.w	8008470 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	009b      	lsls	r3, r3, #2
 800832e:	4413      	add	r3, r2
 8008330:	881b      	ldrh	r3, [r3, #0]
 8008332:	843b      	strh	r3, [r7, #32]
 8008334:	8c3b      	ldrh	r3, [r7, #32]
 8008336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d01b      	beq.n	8008376 <USB_DeactivateEndpoint+0x18a>
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	683b      	ldr	r3, [r7, #0]
 8008342:	781b      	ldrb	r3, [r3, #0]
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	4413      	add	r3, r2
 8008348:	881b      	ldrh	r3, [r3, #0]
 800834a:	b29b      	uxth	r3, r3
 800834c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008350:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008354:	83fb      	strh	r3, [r7, #30]
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	009b      	lsls	r3, r3, #2
 800835e:	441a      	add	r2, r3
 8008360:	8bfb      	ldrh	r3, [r7, #30]
 8008362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800836a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800836e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008372:	b29b      	uxth	r3, r3
 8008374:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008376:	687a      	ldr	r2, [r7, #4]
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	009b      	lsls	r3, r3, #2
 800837e:	4413      	add	r3, r2
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	83bb      	strh	r3, [r7, #28]
 8008384:	8bbb      	ldrh	r3, [r7, #28]
 8008386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800838a:	2b00      	cmp	r3, #0
 800838c:	d01b      	beq.n	80083c6 <USB_DeactivateEndpoint+0x1da>
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	781b      	ldrb	r3, [r3, #0]
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	4413      	add	r3, r2
 8008398:	881b      	ldrh	r3, [r3, #0]
 800839a:	b29b      	uxth	r3, r3
 800839c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083a4:	837b      	strh	r3, [r7, #26]
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	009b      	lsls	r3, r3, #2
 80083ae:	441a      	add	r2, r3
 80083b0:	8b7b      	ldrh	r3, [r7, #26]
 80083b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4413      	add	r3, r2
 80083d0:	881b      	ldrh	r3, [r3, #0]
 80083d2:	b29b      	uxth	r3, r3
 80083d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083dc:	833b      	strh	r3, [r7, #24]
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	441a      	add	r2, r3
 80083e8:	8b3b      	ldrh	r3, [r7, #24]
 80083ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80083f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083f6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80083fe:	687a      	ldr	r2, [r7, #4]
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	4413      	add	r3, r2
 8008408:	881b      	ldrh	r3, [r3, #0]
 800840a:	b29b      	uxth	r3, r3
 800840c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008410:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008414:	82fb      	strh	r3, [r7, #22]
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	441a      	add	r2, r3
 8008420:	8afb      	ldrh	r3, [r7, #22]
 8008422:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008426:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800842a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800842e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008432:	b29b      	uxth	r3, r3
 8008434:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	009b      	lsls	r3, r3, #2
 800843e:	4413      	add	r3, r2
 8008440:	881b      	ldrh	r3, [r3, #0]
 8008442:	b29b      	uxth	r3, r3
 8008444:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008448:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800844c:	82bb      	strh	r3, [r7, #20]
 800844e:	687a      	ldr	r2, [r7, #4]
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	441a      	add	r2, r3
 8008458:	8abb      	ldrh	r3, [r7, #20]
 800845a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800845e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800846a:	b29b      	uxth	r3, r3
 800846c:	8013      	strh	r3, [r2, #0]
 800846e:	e0a3      	b.n	80085b8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008470:	687a      	ldr	r2, [r7, #4]
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	009b      	lsls	r3, r3, #2
 8008478:	4413      	add	r3, r2
 800847a:	881b      	ldrh	r3, [r3, #0]
 800847c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800847e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008480:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008484:	2b00      	cmp	r3, #0
 8008486:	d01b      	beq.n	80084c0 <USB_DeactivateEndpoint+0x2d4>
 8008488:	687a      	ldr	r2, [r7, #4]
 800848a:	683b      	ldr	r3, [r7, #0]
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	4413      	add	r3, r2
 8008492:	881b      	ldrh	r3, [r3, #0]
 8008494:	b29b      	uxth	r3, r3
 8008496:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800849a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	441a      	add	r2, r3
 80084aa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80084ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80084b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80084b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084bc:	b29b      	uxth	r3, r3
 80084be:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	781b      	ldrb	r3, [r3, #0]
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	881b      	ldrh	r3, [r3, #0]
 80084cc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80084ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80084d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d01b      	beq.n	8008510 <USB_DeactivateEndpoint+0x324>
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4413      	add	r3, r2
 80084e2:	881b      	ldrh	r3, [r3, #0]
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80084ee:	853b      	strh	r3, [r7, #40]	@ 0x28
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	441a      	add	r2, r3
 80084fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80084fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008508:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800850c:	b29b      	uxth	r3, r3
 800850e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	881b      	ldrh	r3, [r3, #0]
 800851c:	b29b      	uxth	r3, r3
 800851e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008526:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008528:	687a      	ldr	r2, [r7, #4]
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	009b      	lsls	r3, r3, #2
 8008530:	441a      	add	r2, r3
 8008532:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008534:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008538:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800853c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008544:	b29b      	uxth	r3, r3
 8008546:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	009b      	lsls	r3, r3, #2
 8008550:	4413      	add	r3, r2
 8008552:	881b      	ldrh	r3, [r3, #0]
 8008554:	b29b      	uxth	r3, r3
 8008556:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800855a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800855e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008560:	687a      	ldr	r2, [r7, #4]
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	781b      	ldrb	r3, [r3, #0]
 8008566:	009b      	lsls	r3, r3, #2
 8008568:	441a      	add	r2, r3
 800856a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800856c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008570:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008574:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800857c:	b29b      	uxth	r3, r3
 800857e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008580:	687a      	ldr	r2, [r7, #4]
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	009b      	lsls	r3, r3, #2
 8008588:	4413      	add	r3, r2
 800858a:	881b      	ldrh	r3, [r3, #0]
 800858c:	b29b      	uxth	r3, r3
 800858e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008592:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008596:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008598:	687a      	ldr	r2, [r7, #4]
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	781b      	ldrb	r3, [r3, #0]
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	441a      	add	r2, r3
 80085a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80085a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80085b8:	2300      	movs	r3, #0
}
 80085ba:	4618      	mov	r0, r3
 80085bc:	3734      	adds	r7, #52	@ 0x34
 80085be:	46bd      	mov	sp, r7
 80085c0:	bc80      	pop	{r7}
 80085c2:	4770      	bx	lr

080085c4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b0c2      	sub	sp, #264	@ 0x108
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085d2:	6018      	str	r0, [r3, #0]
 80085d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085dc:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	785b      	ldrb	r3, [r3, #1]
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	f040 86b7 	bne.w	800935e <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80085f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	699a      	ldr	r2, [r3, #24]
 80085fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008600:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	429a      	cmp	r2, r3
 800860a:	d908      	bls.n	800861e <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800860c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008610:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800861c:	e007      	b.n	800862e <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800861e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008622:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800862e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008632:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	7b1b      	ldrb	r3, [r3, #12]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d13a      	bne.n	80086b4 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800863e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008642:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6959      	ldr	r1, [r3, #20]
 800864a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800864e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	88da      	ldrh	r2, [r3, #6]
 8008656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800865a:	b29b      	uxth	r3, r3
 800865c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008660:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008664:	6800      	ldr	r0, [r0, #0]
 8008666:	f001 fc9c 	bl	8009fa2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800866a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800866e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	613b      	str	r3, [r7, #16]
 8008676:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800867a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008684:	b29b      	uxth	r3, r3
 8008686:	461a      	mov	r2, r3
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	4413      	add	r3, r2
 800868c:	613b      	str	r3, [r7, #16]
 800868e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008692:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	781b      	ldrb	r3, [r3, #0]
 800869a:	011a      	lsls	r2, r3, #4
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	4413      	add	r3, r2
 80086a0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80086a4:	60fb      	str	r3, [r7, #12]
 80086a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	801a      	strh	r2, [r3, #0]
 80086b0:	f000 be1f 	b.w	80092f2 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80086b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	78db      	ldrb	r3, [r3, #3]
 80086c0:	2b02      	cmp	r3, #2
 80086c2:	f040 8462 	bne.w	8008f8a <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80086c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6a1a      	ldr	r2, [r3, #32]
 80086d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	429a      	cmp	r2, r3
 80086e0:	f240 83df 	bls.w	8008ea2 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80086e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	781b      	ldrb	r3, [r3, #0]
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	4413      	add	r3, r2
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	b29b      	uxth	r3, r3
 8008702:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800870a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800870e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008712:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800871c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	441a      	add	r2, r3
 8008728:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800872c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008730:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008734:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8008738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800873c:	b29b      	uxth	r3, r3
 800873e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008740:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008744:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	6a1a      	ldr	r2, [r3, #32]
 800874c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008750:	1ad2      	subs	r2, r2, r3
 8008752:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008756:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800875e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008762:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800876c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	4413      	add	r3, r2
 8008778:	881b      	ldrh	r3, [r3, #0]
 800877a:	b29b      	uxth	r3, r3
 800877c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008780:	2b00      	cmp	r3, #0
 8008782:	f000 81c7 	beq.w	8008b14 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008786:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800878a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	633b      	str	r3, [r7, #48]	@ 0x30
 8008792:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008796:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	785b      	ldrb	r3, [r3, #1]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d177      	bne.n	8008892 <USB_EPStartXfer+0x2ce>
 80087a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087bc:	b29b      	uxth	r3, r3
 80087be:	461a      	mov	r2, r3
 80087c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c2:	4413      	add	r3, r2
 80087c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80087ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	011a      	lsls	r2, r3, #4
 80087d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087d6:	4413      	add	r3, r2
 80087d8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	881b      	ldrh	r3, [r3, #0]
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ec:	801a      	strh	r2, [r3, #0]
 80087ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087f2:	2b3e      	cmp	r3, #62	@ 0x3e
 80087f4:	d921      	bls.n	800883a <USB_EPStartXfer+0x276>
 80087f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087fa:	095b      	lsrs	r3, r3, #5
 80087fc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008800:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008804:	f003 031f 	and.w	r3, r3, #31
 8008808:	2b00      	cmp	r3, #0
 800880a:	d104      	bne.n	8008816 <USB_EPStartXfer+0x252>
 800880c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008810:	3b01      	subs	r3, #1
 8008812:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008818:	881b      	ldrh	r3, [r3, #0]
 800881a:	b29a      	uxth	r2, r3
 800881c:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008820:	b29b      	uxth	r3, r3
 8008822:	029b      	lsls	r3, r3, #10
 8008824:	b29b      	uxth	r3, r3
 8008826:	4313      	orrs	r3, r2
 8008828:	b29b      	uxth	r3, r3
 800882a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800882e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008832:	b29a      	uxth	r2, r3
 8008834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008836:	801a      	strh	r2, [r3, #0]
 8008838:	e050      	b.n	80088dc <USB_EPStartXfer+0x318>
 800883a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800883e:	2b00      	cmp	r3, #0
 8008840:	d10a      	bne.n	8008858 <USB_EPStartXfer+0x294>
 8008842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	b29b      	uxth	r3, r3
 8008848:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800884c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008850:	b29a      	uxth	r2, r3
 8008852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008854:	801a      	strh	r2, [r3, #0]
 8008856:	e041      	b.n	80088dc <USB_EPStartXfer+0x318>
 8008858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800885c:	085b      	lsrs	r3, r3, #1
 800885e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008866:	f003 0301 	and.w	r3, r3, #1
 800886a:	2b00      	cmp	r3, #0
 800886c:	d004      	beq.n	8008878 <USB_EPStartXfer+0x2b4>
 800886e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008872:	3301      	adds	r3, #1
 8008874:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8008878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887a:	881b      	ldrh	r3, [r3, #0]
 800887c:	b29a      	uxth	r2, r3
 800887e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8008882:	b29b      	uxth	r3, r3
 8008884:	029b      	lsls	r3, r3, #10
 8008886:	b29b      	uxth	r3, r3
 8008888:	4313      	orrs	r3, r2
 800888a:	b29a      	uxth	r2, r3
 800888c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888e:	801a      	strh	r2, [r3, #0]
 8008890:	e024      	b.n	80088dc <USB_EPStartXfer+0x318>
 8008892:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008896:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	785b      	ldrb	r3, [r3, #1]
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d11c      	bne.n	80088dc <USB_EPStartXfer+0x318>
 80088a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	461a      	mov	r2, r3
 80088b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b6:	4413      	add	r3, r2
 80088b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80088ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	781b      	ldrb	r3, [r3, #0]
 80088c6:	011a      	lsls	r2, r3, #4
 80088c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ca:	4413      	add	r3, r2
 80088cc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80088d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d6:	b29a      	uxth	r2, r3
 80088d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80088dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	895b      	ldrh	r3, [r3, #10]
 80088e8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80088ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80088f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6959      	ldr	r1, [r3, #20]
 80088f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088fc:	b29b      	uxth	r3, r3
 80088fe:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008902:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008906:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800890a:	6800      	ldr	r0, [r0, #0]
 800890c:	f001 fb49 	bl	8009fa2 <USB_WritePMA>
            ep->xfer_buff += len;
 8008910:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008914:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	695a      	ldr	r2, [r3, #20]
 800891c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008920:	441a      	add	r2, r3
 8008922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800892e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008932:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	6a1a      	ldr	r2, [r3, #32]
 800893a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800893e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	691b      	ldr	r3, [r3, #16]
 8008946:	429a      	cmp	r2, r3
 8008948:	d90f      	bls.n	800896a <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800894a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800894e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	6a1a      	ldr	r2, [r3, #32]
 8008956:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800895a:	1ad2      	subs	r2, r2, r3
 800895c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008960:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	621a      	str	r2, [r3, #32]
 8008968:	e00e      	b.n	8008988 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800896a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800896e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800897a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800897e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	2200      	movs	r2, #0
 8008986:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008988:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800898c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	785b      	ldrb	r3, [r3, #1]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d177      	bne.n	8008a88 <USB_EPStartXfer+0x4c4>
 8008998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800899c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	61bb      	str	r3, [r7, #24]
 80089a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089b2:	b29b      	uxth	r3, r3
 80089b4:	461a      	mov	r2, r3
 80089b6:	69bb      	ldr	r3, [r7, #24]
 80089b8:	4413      	add	r3, r2
 80089ba:	61bb      	str	r3, [r7, #24]
 80089bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80089c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	011a      	lsls	r2, r3, #4
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	4413      	add	r3, r2
 80089ce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80089d2:	617b      	str	r3, [r7, #20]
 80089d4:	697b      	ldr	r3, [r7, #20]
 80089d6:	881b      	ldrh	r3, [r3, #0]
 80089d8:	b29b      	uxth	r3, r3
 80089da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089de:	b29a      	uxth	r2, r3
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	801a      	strh	r2, [r3, #0]
 80089e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80089ea:	d921      	bls.n	8008a30 <USB_EPStartXfer+0x46c>
 80089ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089f0:	095b      	lsrs	r3, r3, #5
 80089f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80089f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089fa:	f003 031f 	and.w	r3, r3, #31
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d104      	bne.n	8008a0c <USB_EPStartXfer+0x448>
 8008a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a06:	3b01      	subs	r3, #1
 8008a08:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	881b      	ldrh	r3, [r3, #0]
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	029b      	lsls	r3, r3, #10
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a28:	b29a      	uxth	r2, r3
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	801a      	strh	r2, [r3, #0]
 8008a2e:	e056      	b.n	8008ade <USB_EPStartXfer+0x51a>
 8008a30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d10a      	bne.n	8008a4e <USB_EPStartXfer+0x48a>
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	881b      	ldrh	r3, [r3, #0]
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a46:	b29a      	uxth	r2, r3
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	801a      	strh	r2, [r3, #0]
 8008a4c:	e047      	b.n	8008ade <USB_EPStartXfer+0x51a>
 8008a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a52:	085b      	lsrs	r3, r3, #1
 8008a54:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a5c:	f003 0301 	and.w	r3, r3, #1
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d004      	beq.n	8008a6e <USB_EPStartXfer+0x4aa>
 8008a64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a68:	3301      	adds	r3, #1
 8008a6a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	881b      	ldrh	r3, [r3, #0]
 8008a72:	b29a      	uxth	r2, r3
 8008a74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	029b      	lsls	r3, r3, #10
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	b29a      	uxth	r2, r3
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	801a      	strh	r2, [r3, #0]
 8008a86:	e02a      	b.n	8008ade <USB_EPStartXfer+0x51a>
 8008a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	785b      	ldrb	r3, [r3, #1]
 8008a94:	2b01      	cmp	r3, #1
 8008a96:	d122      	bne.n	8008ade <USB_EPStartXfer+0x51a>
 8008a98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008a9c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	623b      	str	r3, [r7, #32]
 8008aa4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008aa8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ab2:	b29b      	uxth	r3, r3
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	6a3b      	ldr	r3, [r7, #32]
 8008ab8:	4413      	add	r3, r2
 8008aba:	623b      	str	r3, [r7, #32]
 8008abc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ac0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	781b      	ldrb	r3, [r3, #0]
 8008ac8:	011a      	lsls	r2, r3, #4
 8008aca:	6a3b      	ldr	r3, [r7, #32]
 8008acc:	4413      	add	r3, r2
 8008ace:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008ad2:	61fb      	str	r3, [r7, #28]
 8008ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ad8:	b29a      	uxth	r2, r3
 8008ada:	69fb      	ldr	r3, [r7, #28]
 8008adc:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	891b      	ldrh	r3, [r3, #8]
 8008aea:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008af2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	6959      	ldr	r1, [r3, #20]
 8008afa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008b04:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008b08:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008b0c:	6800      	ldr	r0, [r0, #0]
 8008b0e:	f001 fa48 	bl	8009fa2 <USB_WritePMA>
 8008b12:	e3ee      	b.n	80092f2 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008b14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	785b      	ldrb	r3, [r3, #1]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d177      	bne.n	8008c14 <USB_EPStartXfer+0x650>
 8008b24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b3e:	b29b      	uxth	r3, r3
 8008b40:	461a      	mov	r2, r3
 8008b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b44:	4413      	add	r3, r2
 8008b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008b4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	781b      	ldrb	r3, [r3, #0]
 8008b54:	011a      	lsls	r2, r3, #4
 8008b56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b58:	4413      	add	r3, r2
 8008b5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008b5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b62:	881b      	ldrh	r3, [r3, #0]
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b6a:	b29a      	uxth	r2, r3
 8008b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b6e:	801a      	strh	r2, [r3, #0]
 8008b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b74:	2b3e      	cmp	r3, #62	@ 0x3e
 8008b76:	d921      	bls.n	8008bbc <USB_EPStartXfer+0x5f8>
 8008b78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b7c:	095b      	lsrs	r3, r3, #5
 8008b7e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b86:	f003 031f 	and.w	r3, r3, #31
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d104      	bne.n	8008b98 <USB_EPStartXfer+0x5d4>
 8008b8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b92:	3b01      	subs	r3, #1
 8008b94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008b98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b9a:	881b      	ldrh	r3, [r3, #0]
 8008b9c:	b29a      	uxth	r2, r3
 8008b9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	029b      	lsls	r3, r3, #10
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bb4:	b29a      	uxth	r2, r3
 8008bb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bb8:	801a      	strh	r2, [r3, #0]
 8008bba:	e056      	b.n	8008c6a <USB_EPStartXfer+0x6a6>
 8008bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d10a      	bne.n	8008bda <USB_EPStartXfer+0x616>
 8008bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bc6:	881b      	ldrh	r3, [r3, #0]
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bd6:	801a      	strh	r2, [r3, #0]
 8008bd8:	e047      	b.n	8008c6a <USB_EPStartXfer+0x6a6>
 8008bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bde:	085b      	lsrs	r3, r3, #1
 8008be0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008be4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be8:	f003 0301 	and.w	r3, r3, #1
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d004      	beq.n	8008bfa <USB_EPStartXfer+0x636>
 8008bf0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8008bfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008bfc:	881b      	ldrh	r3, [r3, #0]
 8008bfe:	b29a      	uxth	r2, r3
 8008c00:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	029b      	lsls	r3, r3, #10
 8008c08:	b29b      	uxth	r3, r3
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	b29a      	uxth	r2, r3
 8008c0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c10:	801a      	strh	r2, [r3, #0]
 8008c12:	e02a      	b.n	8008c6a <USB_EPStartXfer+0x6a6>
 8008c14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	785b      	ldrb	r3, [r3, #1]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d122      	bne.n	8008c6a <USB_EPStartXfer+0x6a6>
 8008c24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c28:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c34:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	461a      	mov	r2, r3
 8008c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c44:	4413      	add	r3, r2
 8008c46:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	011a      	lsls	r2, r3, #4
 8008c56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c58:	4413      	add	r3, r2
 8008c5a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c64:	b29a      	uxth	r2, r3
 8008c66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c68:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008c6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	891b      	ldrh	r3, [r3, #8]
 8008c76:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008c7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008c7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	6959      	ldr	r1, [r3, #20]
 8008c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008c90:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008c94:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008c98:	6800      	ldr	r0, [r0, #0]
 8008c9a:	f001 f982 	bl	8009fa2 <USB_WritePMA>
            ep->xfer_buff += len;
 8008c9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ca2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	695a      	ldr	r2, [r3, #20]
 8008caa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cae:	441a      	add	r2, r3
 8008cb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6a1a      	ldr	r2, [r3, #32]
 8008cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ccc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	691b      	ldr	r3, [r3, #16]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d90f      	bls.n	8008cf8 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8008cd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	6a1a      	ldr	r2, [r3, #32]
 8008ce4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ce8:	1ad2      	subs	r2, r2, r3
 8008cea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	621a      	str	r2, [r3, #32]
 8008cf6:	e00e      	b.n	8008d16 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8008cf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008cfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6a1b      	ldr	r3, [r3, #32]
 8008d04:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8008d08:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2200      	movs	r2, #0
 8008d14:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	785b      	ldrb	r3, [r3, #1]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d177      	bne.n	8008e22 <USB_EPStartXfer+0x85e>
 8008d32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d42:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	461a      	mov	r2, r3
 8008d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d52:	4413      	add	r3, r2
 8008d54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008d5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	781b      	ldrb	r3, [r3, #0]
 8008d62:	011a      	lsls	r2, r3, #4
 8008d64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d66:	4413      	add	r3, r2
 8008d68:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d70:	881b      	ldrh	r3, [r3, #0]
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d78:	b29a      	uxth	r2, r3
 8008d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d7c:	801a      	strh	r2, [r3, #0]
 8008d7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d82:	2b3e      	cmp	r3, #62	@ 0x3e
 8008d84:	d921      	bls.n	8008dca <USB_EPStartXfer+0x806>
 8008d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d8a:	095b      	lsrs	r3, r3, #5
 8008d8c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d94:	f003 031f 	and.w	r3, r3, #31
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d104      	bne.n	8008da6 <USB_EPStartXfer+0x7e2>
 8008d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008da0:	3b01      	subs	r3, #1
 8008da2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da8:	881b      	ldrh	r3, [r3, #0]
 8008daa:	b29a      	uxth	r2, r3
 8008dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	029b      	lsls	r3, r3, #10
 8008db4:	b29b      	uxth	r3, r3
 8008db6:	4313      	orrs	r3, r2
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc6:	801a      	strh	r2, [r3, #0]
 8008dc8:	e050      	b.n	8008e6c <USB_EPStartXfer+0x8a8>
 8008dca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d10a      	bne.n	8008de8 <USB_EPStartXfer+0x824>
 8008dd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dd4:	881b      	ldrh	r3, [r3, #0]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ddc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008de0:	b29a      	uxth	r2, r3
 8008de2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008de4:	801a      	strh	r2, [r3, #0]
 8008de6:	e041      	b.n	8008e6c <USB_EPStartXfer+0x8a8>
 8008de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dec:	085b      	lsrs	r3, r3, #1
 8008dee:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008df2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008df6:	f003 0301 	and.w	r3, r3, #1
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d004      	beq.n	8008e08 <USB_EPStartXfer+0x844>
 8008dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e02:	3301      	adds	r3, #1
 8008e04:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e0a:	881b      	ldrh	r3, [r3, #0]
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	029b      	lsls	r3, r3, #10
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	4313      	orrs	r3, r2
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e1e:	801a      	strh	r2, [r3, #0]
 8008e20:	e024      	b.n	8008e6c <USB_EPStartXfer+0x8a8>
 8008e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	785b      	ldrb	r3, [r3, #1]
 8008e2e:	2b01      	cmp	r3, #1
 8008e30:	d11c      	bne.n	8008e6c <USB_EPStartXfer+0x8a8>
 8008e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	461a      	mov	r2, r3
 8008e44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e46:	4413      	add	r3, r2
 8008e48:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	011a      	lsls	r2, r3, #4
 8008e58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008e62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e66:	b29a      	uxth	r2, r3
 8008e68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e6a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	895b      	ldrh	r3, [r3, #10]
 8008e78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008e80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	6959      	ldr	r1, [r3, #20]
 8008e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008e92:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008e96:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008e9a:	6800      	ldr	r0, [r0, #0]
 8008e9c:	f001 f881 	bl	8009fa2 <USB_WritePMA>
 8008ea0:	e227      	b.n	80092f2 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8008ea2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ea6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6a1b      	ldr	r3, [r3, #32]
 8008eae:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008eb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eb6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ec0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4413      	add	r3, r2
 8008ecc:	881b      	ldrh	r3, [r3, #0]
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8008ed4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ed8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8008edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ee0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ee4:	681a      	ldr	r2, [r3, #0]
 8008ee6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008eea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	781b      	ldrb	r3, [r3, #0]
 8008ef2:	009b      	lsls	r3, r3, #2
 8008ef4:	441a      	add	r2, r3
 8008ef6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8008efa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008efe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f1a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f1e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f2e:	4413      	add	r3, r2
 8008f30:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	011a      	lsls	r2, r3, #4
 8008f40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f42:	4413      	add	r3, r2
 8008f44:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008f48:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f4e:	b29a      	uxth	r2, r3
 8008f50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008f52:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8008f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	891b      	ldrh	r3, [r3, #8]
 8008f60:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	6959      	ldr	r1, [r3, #20]
 8008f70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f74:	b29b      	uxth	r3, r3
 8008f76:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8008f7a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8008f7e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8008f82:	6800      	ldr	r0, [r0, #0]
 8008f84:	f001 f80d 	bl	8009fa2 <USB_WritePMA>
 8008f88:	e1b3      	b.n	80092f2 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8008f8a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008f8e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	6a1a      	ldr	r2, [r3, #32]
 8008f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008f9a:	1ad2      	subs	r2, r2, r3
 8008f9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008fa8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fac:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fb0:	681a      	ldr	r2, [r3, #0]
 8008fb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	4413      	add	r3, r2
 8008fc2:	881b      	ldrh	r3, [r3, #0]
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	f000 80c6 	beq.w	800915c <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008fd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	673b      	str	r3, [r7, #112]	@ 0x70
 8008fdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008fe0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	785b      	ldrb	r3, [r3, #1]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d177      	bne.n	80090dc <USB_EPStartXfer+0xb18>
 8008fec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ff0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ff8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008ffc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009006:	b29b      	uxth	r3, r3
 8009008:	461a      	mov	r2, r3
 800900a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800900c:	4413      	add	r3, r2
 800900e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009010:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009014:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	781b      	ldrb	r3, [r3, #0]
 800901c:	011a      	lsls	r2, r3, #4
 800901e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009020:	4413      	add	r3, r2
 8009022:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009026:	667b      	str	r3, [r7, #100]	@ 0x64
 8009028:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800902a:	881b      	ldrh	r3, [r3, #0]
 800902c:	b29b      	uxth	r3, r3
 800902e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009032:	b29a      	uxth	r2, r3
 8009034:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009036:	801a      	strh	r2, [r3, #0]
 8009038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800903c:	2b3e      	cmp	r3, #62	@ 0x3e
 800903e:	d921      	bls.n	8009084 <USB_EPStartXfer+0xac0>
 8009040:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009044:	095b      	lsrs	r3, r3, #5
 8009046:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800904a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800904e:	f003 031f 	and.w	r3, r3, #31
 8009052:	2b00      	cmp	r3, #0
 8009054:	d104      	bne.n	8009060 <USB_EPStartXfer+0xa9c>
 8009056:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800905a:	3b01      	subs	r3, #1
 800905c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009060:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009062:	881b      	ldrh	r3, [r3, #0]
 8009064:	b29a      	uxth	r2, r3
 8009066:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800906a:	b29b      	uxth	r3, r3
 800906c:	029b      	lsls	r3, r3, #10
 800906e:	b29b      	uxth	r3, r3
 8009070:	4313      	orrs	r3, r2
 8009072:	b29b      	uxth	r3, r3
 8009074:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009078:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800907c:	b29a      	uxth	r2, r3
 800907e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009080:	801a      	strh	r2, [r3, #0]
 8009082:	e050      	b.n	8009126 <USB_EPStartXfer+0xb62>
 8009084:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009088:	2b00      	cmp	r3, #0
 800908a:	d10a      	bne.n	80090a2 <USB_EPStartXfer+0xade>
 800908c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	b29b      	uxth	r3, r3
 8009092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800909a:	b29a      	uxth	r2, r3
 800909c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800909e:	801a      	strh	r2, [r3, #0]
 80090a0:	e041      	b.n	8009126 <USB_EPStartXfer+0xb62>
 80090a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090a6:	085b      	lsrs	r3, r3, #1
 80090a8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80090ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80090b0:	f003 0301 	and.w	r3, r3, #1
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d004      	beq.n	80090c2 <USB_EPStartXfer+0xafe>
 80090b8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80090bc:	3301      	adds	r3, #1
 80090be:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80090c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090c4:	881b      	ldrh	r3, [r3, #0]
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80090cc:	b29b      	uxth	r3, r3
 80090ce:	029b      	lsls	r3, r3, #10
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	4313      	orrs	r3, r2
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090d8:	801a      	strh	r2, [r3, #0]
 80090da:	e024      	b.n	8009126 <USB_EPStartXfer+0xb62>
 80090dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	785b      	ldrb	r3, [r3, #1]
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d11c      	bne.n	8009126 <USB_EPStartXfer+0xb62>
 80090ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80090f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	461a      	mov	r2, r3
 80090fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009100:	4413      	add	r3, r2
 8009102:	673b      	str	r3, [r7, #112]	@ 0x70
 8009104:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009108:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	011a      	lsls	r2, r3, #4
 8009112:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009114:	4413      	add	r3, r2
 8009116:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800911a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800911c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009120:	b29a      	uxth	r2, r3
 8009122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009124:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8009126:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800912a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	895b      	ldrh	r3, [r3, #10]
 8009132:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800913a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6959      	ldr	r1, [r3, #20]
 8009142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009146:	b29b      	uxth	r3, r3
 8009148:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800914c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8009150:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8009154:	6800      	ldr	r0, [r0, #0]
 8009156:	f000 ff24 	bl	8009fa2 <USB_WritePMA>
 800915a:	e0ca      	b.n	80092f2 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800915c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009160:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	785b      	ldrb	r3, [r3, #1]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d177      	bne.n	800925c <USB_EPStartXfer+0xc98>
 800916c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009170:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800917c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009186:	b29b      	uxth	r3, r3
 8009188:	461a      	mov	r2, r3
 800918a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800918c:	4413      	add	r3, r2
 800918e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009190:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009194:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	781b      	ldrb	r3, [r3, #0]
 800919c:	011a      	lsls	r2, r3, #4
 800919e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80091a0:	4413      	add	r3, r2
 80091a2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80091a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80091a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091aa:	881b      	ldrh	r3, [r3, #0]
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80091b2:	b29a      	uxth	r2, r3
 80091b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091b6:	801a      	strh	r2, [r3, #0]
 80091b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091bc:	2b3e      	cmp	r3, #62	@ 0x3e
 80091be:	d921      	bls.n	8009204 <USB_EPStartXfer+0xc40>
 80091c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091c4:	095b      	lsrs	r3, r3, #5
 80091c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80091ce:	f003 031f 	and.w	r3, r3, #31
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d104      	bne.n	80091e0 <USB_EPStartXfer+0xc1c>
 80091d6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80091da:	3b01      	subs	r3, #1
 80091dc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80091e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80091e2:	881b      	ldrh	r3, [r3, #0]
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80091ea:	b29b      	uxth	r3, r3
 80091ec:	029b      	lsls	r3, r3, #10
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	4313      	orrs	r3, r2
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009200:	801a      	strh	r2, [r3, #0]
 8009202:	e05c      	b.n	80092be <USB_EPStartXfer+0xcfa>
 8009204:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009208:	2b00      	cmp	r3, #0
 800920a:	d10a      	bne.n	8009222 <USB_EPStartXfer+0xc5e>
 800920c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800920e:	881b      	ldrh	r3, [r3, #0]
 8009210:	b29b      	uxth	r3, r3
 8009212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800921a:	b29a      	uxth	r2, r3
 800921c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800921e:	801a      	strh	r2, [r3, #0]
 8009220:	e04d      	b.n	80092be <USB_EPStartXfer+0xcfa>
 8009222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009226:	085b      	lsrs	r3, r3, #1
 8009228:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800922c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009230:	f003 0301 	and.w	r3, r3, #1
 8009234:	2b00      	cmp	r3, #0
 8009236:	d004      	beq.n	8009242 <USB_EPStartXfer+0xc7e>
 8009238:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800923c:	3301      	adds	r3, #1
 800923e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009242:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009244:	881b      	ldrh	r3, [r3, #0]
 8009246:	b29a      	uxth	r2, r3
 8009248:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800924c:	b29b      	uxth	r3, r3
 800924e:	029b      	lsls	r3, r3, #10
 8009250:	b29b      	uxth	r3, r3
 8009252:	4313      	orrs	r3, r2
 8009254:	b29a      	uxth	r2, r3
 8009256:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009258:	801a      	strh	r2, [r3, #0]
 800925a:	e030      	b.n	80092be <USB_EPStartXfer+0xcfa>
 800925c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009260:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	785b      	ldrb	r3, [r3, #1]
 8009268:	2b01      	cmp	r3, #1
 800926a:	d128      	bne.n	80092be <USB_EPStartXfer+0xcfa>
 800926c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009270:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800927a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800927e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009288:	b29b      	uxth	r3, r3
 800928a:	461a      	mov	r2, r3
 800928c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009290:	4413      	add	r3, r2
 8009292:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009296:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800929a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	011a      	lsls	r2, r3, #4
 80092a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80092a8:	4413      	add	r3, r2
 80092aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80092ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80092b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092b6:	b29a      	uxth	r2, r3
 80092b8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80092bc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80092be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	891b      	ldrh	r3, [r3, #8]
 80092ca:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80092ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	6959      	ldr	r1, [r3, #20]
 80092da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80092de:	b29b      	uxth	r3, r3
 80092e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80092e4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80092e8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80092ec:	6800      	ldr	r0, [r0, #0]
 80092ee:	f000 fe58 	bl	8009fa2 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80092f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80092f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009300:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	009b      	lsls	r3, r3, #2
 800930a:	4413      	add	r3, r2
 800930c:	881b      	ldrh	r3, [r3, #0]
 800930e:	b29b      	uxth	r3, r3
 8009310:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009314:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009318:	817b      	strh	r3, [r7, #10]
 800931a:	897b      	ldrh	r3, [r7, #10]
 800931c:	f083 0310 	eor.w	r3, r3, #16
 8009320:	817b      	strh	r3, [r7, #10]
 8009322:	897b      	ldrh	r3, [r7, #10]
 8009324:	f083 0320 	eor.w	r3, r3, #32
 8009328:	817b      	strh	r3, [r7, #10]
 800932a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800932e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009338:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	781b      	ldrb	r3, [r3, #0]
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	441a      	add	r2, r3
 8009344:	897b      	ldrh	r3, [r7, #10]
 8009346:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800934a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800934e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009352:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009356:	b29b      	uxth	r3, r3
 8009358:	8013      	strh	r3, [r2, #0]
 800935a:	f000 bcde 	b.w	8009d1a <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800935e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	7b1b      	ldrb	r3, [r3, #12]
 800936a:	2b00      	cmp	r3, #0
 800936c:	f040 80bb 	bne.w	80094e6 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8009370:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	699a      	ldr	r2, [r3, #24]
 800937c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009380:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	429a      	cmp	r2, r3
 800938a:	d917      	bls.n	80093bc <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800938c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009390:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	691b      	ldr	r3, [r3, #16]
 8009398:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800939c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	699a      	ldr	r2, [r3, #24]
 80093a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80093ac:	1ad2      	subs	r2, r2, r3
 80093ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	619a      	str	r2, [r3, #24]
 80093ba:	e00e      	b.n	80093da <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80093bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	699b      	ldr	r3, [r3, #24]
 80093c8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 80093cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	2200      	movs	r2, #0
 80093d8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80093da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80093e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80093ec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	461a      	mov	r2, r3
 80093fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80093fe:	4413      	add	r3, r2
 8009400:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009404:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009408:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	011a      	lsls	r2, r3, #4
 8009412:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009416:	4413      	add	r3, r2
 8009418:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800941c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009420:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009424:	881b      	ldrh	r3, [r3, #0]
 8009426:	b29b      	uxth	r3, r3
 8009428:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800942c:	b29a      	uxth	r2, r3
 800942e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009432:	801a      	strh	r2, [r3, #0]
 8009434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009438:	2b3e      	cmp	r3, #62	@ 0x3e
 800943a:	d924      	bls.n	8009486 <USB_EPStartXfer+0xec2>
 800943c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009440:	095b      	lsrs	r3, r3, #5
 8009442:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800944a:	f003 031f 	and.w	r3, r3, #31
 800944e:	2b00      	cmp	r3, #0
 8009450:	d104      	bne.n	800945c <USB_EPStartXfer+0xe98>
 8009452:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009456:	3b01      	subs	r3, #1
 8009458:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800945c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009460:	881b      	ldrh	r3, [r3, #0]
 8009462:	b29a      	uxth	r2, r3
 8009464:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8009468:	b29b      	uxth	r3, r3
 800946a:	029b      	lsls	r3, r3, #10
 800946c:	b29b      	uxth	r3, r3
 800946e:	4313      	orrs	r3, r2
 8009470:	b29b      	uxth	r3, r3
 8009472:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009476:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800947a:	b29a      	uxth	r2, r3
 800947c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009480:	801a      	strh	r2, [r3, #0]
 8009482:	f000 bc10 	b.w	8009ca6 <USB_EPStartXfer+0x16e2>
 8009486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800948a:	2b00      	cmp	r3, #0
 800948c:	d10c      	bne.n	80094a8 <USB_EPStartXfer+0xee4>
 800948e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009492:	881b      	ldrh	r3, [r3, #0]
 8009494:	b29b      	uxth	r3, r3
 8009496:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800949a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800949e:	b29a      	uxth	r2, r3
 80094a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80094a4:	801a      	strh	r2, [r3, #0]
 80094a6:	e3fe      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
 80094a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094ac:	085b      	lsrs	r3, r3, #1
 80094ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80094b6:	f003 0301 	and.w	r3, r3, #1
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d004      	beq.n	80094c8 <USB_EPStartXfer+0xf04>
 80094be:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80094c2:	3301      	adds	r3, #1
 80094c4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80094cc:	881b      	ldrh	r3, [r3, #0]
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80094d4:	b29b      	uxth	r3, r3
 80094d6:	029b      	lsls	r3, r3, #10
 80094d8:	b29b      	uxth	r3, r3
 80094da:	4313      	orrs	r3, r2
 80094dc:	b29a      	uxth	r2, r3
 80094de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80094e2:	801a      	strh	r2, [r3, #0]
 80094e4:	e3df      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80094e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	78db      	ldrb	r3, [r3, #3]
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	f040 8218 	bne.w	8009928 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80094f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80094fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	2b00      	cmp	r3, #0
 8009506:	f040 809d 	bne.w	8009644 <USB_EPStartXfer+0x1080>
 800950a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800950e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009518:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800951c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009526:	b29b      	uxth	r3, r3
 8009528:	461a      	mov	r2, r3
 800952a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800952e:	4413      	add	r3, r2
 8009530:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009534:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009538:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	011a      	lsls	r2, r3, #4
 8009542:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009546:	4413      	add	r3, r2
 8009548:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800954c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009550:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009554:	881b      	ldrh	r3, [r3, #0]
 8009556:	b29b      	uxth	r3, r3
 8009558:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800955c:	b29a      	uxth	r2, r3
 800955e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009562:	801a      	strh	r2, [r3, #0]
 8009564:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009568:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	691b      	ldr	r3, [r3, #16]
 8009570:	2b3e      	cmp	r3, #62	@ 0x3e
 8009572:	d92b      	bls.n	80095cc <USB_EPStartXfer+0x1008>
 8009574:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009578:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	691b      	ldr	r3, [r3, #16]
 8009580:	095b      	lsrs	r3, r3, #5
 8009582:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009586:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800958a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	f003 031f 	and.w	r3, r3, #31
 8009596:	2b00      	cmp	r3, #0
 8009598:	d104      	bne.n	80095a4 <USB_EPStartXfer+0xfe0>
 800959a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800959e:	3b01      	subs	r3, #1
 80095a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80095a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095a8:	881b      	ldrh	r3, [r3, #0]
 80095aa:	b29a      	uxth	r2, r3
 80095ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	029b      	lsls	r3, r3, #10
 80095b4:	b29b      	uxth	r3, r3
 80095b6:	4313      	orrs	r3, r2
 80095b8:	b29b      	uxth	r3, r3
 80095ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095c2:	b29a      	uxth	r2, r3
 80095c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095c8:	801a      	strh	r2, [r3, #0]
 80095ca:	e070      	b.n	80096ae <USB_EPStartXfer+0x10ea>
 80095cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d10c      	bne.n	80095f6 <USB_EPStartXfer+0x1032>
 80095dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095e0:	881b      	ldrh	r3, [r3, #0]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095ec:	b29a      	uxth	r2, r3
 80095ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095f2:	801a      	strh	r2, [r3, #0]
 80095f4:	e05b      	b.n	80096ae <USB_EPStartXfer+0x10ea>
 80095f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80095fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	691b      	ldr	r3, [r3, #16]
 8009602:	085b      	lsrs	r3, r3, #1
 8009604:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009608:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800960c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	f003 0301 	and.w	r3, r3, #1
 8009618:	2b00      	cmp	r3, #0
 800961a:	d004      	beq.n	8009626 <USB_EPStartXfer+0x1062>
 800961c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009620:	3301      	adds	r3, #1
 8009622:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009626:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800962a:	881b      	ldrh	r3, [r3, #0]
 800962c:	b29a      	uxth	r2, r3
 800962e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009632:	b29b      	uxth	r3, r3
 8009634:	029b      	lsls	r3, r3, #10
 8009636:	b29b      	uxth	r3, r3
 8009638:	4313      	orrs	r3, r2
 800963a:	b29a      	uxth	r2, r3
 800963c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009640:	801a      	strh	r2, [r3, #0]
 8009642:	e034      	b.n	80096ae <USB_EPStartXfer+0x10ea>
 8009644:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009648:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	785b      	ldrb	r3, [r3, #1]
 8009650:	2b01      	cmp	r3, #1
 8009652:	d12c      	bne.n	80096ae <USB_EPStartXfer+0x10ea>
 8009654:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009658:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009662:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009666:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009670:	b29b      	uxth	r3, r3
 8009672:	461a      	mov	r2, r3
 8009674:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009678:	4413      	add	r3, r2
 800967a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800967e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	011a      	lsls	r2, r3, #4
 800968c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009690:	4413      	add	r3, r2
 8009692:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009696:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800969a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800969e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	b29a      	uxth	r2, r3
 80096a8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80096ac:	801a      	strh	r2, [r3, #0]
 80096ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80096bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	785b      	ldrb	r3, [r3, #1]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	f040 809d 	bne.w	8009808 <USB_EPStartXfer+0x1244>
 80096ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	461a      	mov	r2, r3
 80096ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80096f2:	4413      	add	r3, r2
 80096f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80096f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80096fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	011a      	lsls	r2, r3, #4
 8009706:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800970a:	4413      	add	r3, r2
 800970c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009710:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009714:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009718:	881b      	ldrh	r3, [r3, #0]
 800971a:	b29b      	uxth	r3, r3
 800971c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009720:	b29a      	uxth	r2, r3
 8009722:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009726:	801a      	strh	r2, [r3, #0]
 8009728:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800972c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	691b      	ldr	r3, [r3, #16]
 8009734:	2b3e      	cmp	r3, #62	@ 0x3e
 8009736:	d92b      	bls.n	8009790 <USB_EPStartXfer+0x11cc>
 8009738:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800973c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	691b      	ldr	r3, [r3, #16]
 8009744:	095b      	lsrs	r3, r3, #5
 8009746:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800974a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800974e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	f003 031f 	and.w	r3, r3, #31
 800975a:	2b00      	cmp	r3, #0
 800975c:	d104      	bne.n	8009768 <USB_EPStartXfer+0x11a4>
 800975e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009762:	3b01      	subs	r3, #1
 8009764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009768:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800976c:	881b      	ldrh	r3, [r3, #0]
 800976e:	b29a      	uxth	r2, r3
 8009770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009774:	b29b      	uxth	r3, r3
 8009776:	029b      	lsls	r3, r3, #10
 8009778:	b29b      	uxth	r3, r3
 800977a:	4313      	orrs	r3, r2
 800977c:	b29b      	uxth	r3, r3
 800977e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009786:	b29a      	uxth	r2, r3
 8009788:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800978c:	801a      	strh	r2, [r3, #0]
 800978e:	e069      	b.n	8009864 <USB_EPStartXfer+0x12a0>
 8009790:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009794:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	691b      	ldr	r3, [r3, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d10c      	bne.n	80097ba <USB_EPStartXfer+0x11f6>
 80097a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80097a4:	881b      	ldrh	r3, [r3, #0]
 80097a6:	b29b      	uxth	r3, r3
 80097a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097b0:	b29a      	uxth	r2, r3
 80097b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80097b6:	801a      	strh	r2, [r3, #0]
 80097b8:	e054      	b.n	8009864 <USB_EPStartXfer+0x12a0>
 80097ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	691b      	ldr	r3, [r3, #16]
 80097c6:	085b      	lsrs	r3, r3, #1
 80097c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80097cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80097d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	691b      	ldr	r3, [r3, #16]
 80097d8:	f003 0301 	and.w	r3, r3, #1
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d004      	beq.n	80097ea <USB_EPStartXfer+0x1226>
 80097e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097e4:	3301      	adds	r3, #1
 80097e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80097ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80097ee:	881b      	ldrh	r3, [r3, #0]
 80097f0:	b29a      	uxth	r2, r3
 80097f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	029b      	lsls	r3, r3, #10
 80097fa:	b29b      	uxth	r3, r3
 80097fc:	4313      	orrs	r3, r2
 80097fe:	b29a      	uxth	r2, r3
 8009800:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009804:	801a      	strh	r2, [r3, #0]
 8009806:	e02d      	b.n	8009864 <USB_EPStartXfer+0x12a0>
 8009808:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800980c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	785b      	ldrb	r3, [r3, #1]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d125      	bne.n	8009864 <USB_EPStartXfer+0x12a0>
 8009818:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800981c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009826:	b29b      	uxth	r3, r3
 8009828:	461a      	mov	r2, r3
 800982a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800982e:	4413      	add	r3, r2
 8009830:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	011a      	lsls	r2, r3, #4
 8009842:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009846:	4413      	add	r3, r2
 8009848:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800984c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	b29a      	uxth	r2, r3
 800985e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009862:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009864:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009868:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	69db      	ldr	r3, [r3, #28]
 8009870:	2b00      	cmp	r3, #0
 8009872:	f000 8218 	beq.w	8009ca6 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009876:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800987a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009884:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	781b      	ldrb	r3, [r3, #0]
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	4413      	add	r3, r2
 8009890:	881b      	ldrh	r3, [r3, #0]
 8009892:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009896:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800989a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d005      	beq.n	80098ae <USB_EPStartXfer+0x12ea>
 80098a2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80098a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d10d      	bne.n	80098ca <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80098ae:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80098b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	f040 81f5 	bne.w	8009ca6 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80098bc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80098c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	f040 81ee 	bne.w	8009ca6 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80098ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80098d2:	681a      	ldr	r2, [r3, #0]
 80098d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	4413      	add	r3, r2
 80098e4:	881b      	ldrh	r3, [r3, #0]
 80098e6:	b29b      	uxth	r3, r3
 80098e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80098ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80098f0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80098f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80098f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80098fc:	681a      	ldr	r2, [r3, #0]
 80098fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009902:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	009b      	lsls	r3, r3, #2
 800990c:	441a      	add	r2, r3
 800990e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8009912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800991a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800991e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009922:	b29b      	uxth	r3, r3
 8009924:	8013      	strh	r3, [r2, #0]
 8009926:	e1be      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009928:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800992c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	78db      	ldrb	r3, [r3, #3]
 8009934:	2b01      	cmp	r3, #1
 8009936:	f040 81b4 	bne.w	8009ca2 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800993a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800993e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	699a      	ldr	r2, [r3, #24]
 8009946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800994a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	691b      	ldr	r3, [r3, #16]
 8009952:	429a      	cmp	r2, r3
 8009954:	d917      	bls.n	8009986 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8009956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800995a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	691b      	ldr	r3, [r3, #16]
 8009962:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8009966:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800996a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	699a      	ldr	r2, [r3, #24]
 8009972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009976:	1ad2      	subs	r2, r2, r3
 8009978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800997c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	619a      	str	r2, [r3, #24]
 8009984:	e00e      	b.n	80099a4 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8009986:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800998a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	699b      	ldr	r3, [r3, #24]
 8009992:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8009996:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800999a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	2200      	movs	r2, #0
 80099a2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80099a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	785b      	ldrb	r3, [r3, #1]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	f040 8085 	bne.w	8009ac0 <USB_EPStartXfer+0x14fc>
 80099b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80099c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	461a      	mov	r2, r3
 80099d6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80099da:	4413      	add	r3, r2
 80099dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80099e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80099e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	011a      	lsls	r2, r3, #4
 80099ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80099f2:	4413      	add	r3, r2
 80099f4:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80099f8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a00:	881b      	ldrh	r3, [r3, #0]
 8009a02:	b29b      	uxth	r3, r3
 8009a04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009a08:	b29a      	uxth	r2, r3
 8009a0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a0e:	801a      	strh	r2, [r3, #0]
 8009a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a14:	2b3e      	cmp	r3, #62	@ 0x3e
 8009a16:	d923      	bls.n	8009a60 <USB_EPStartXfer+0x149c>
 8009a18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a1c:	095b      	lsrs	r3, r3, #5
 8009a1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009a22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a26:	f003 031f 	and.w	r3, r3, #31
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d104      	bne.n	8009a38 <USB_EPStartXfer+0x1474>
 8009a2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a32:	3b01      	subs	r3, #1
 8009a34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009a38:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a3c:	881b      	ldrh	r3, [r3, #0]
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a44:	b29b      	uxth	r3, r3
 8009a46:	029b      	lsls	r3, r3, #10
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	b29b      	uxth	r3, r3
 8009a4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a56:	b29a      	uxth	r2, r3
 8009a58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a5c:	801a      	strh	r2, [r3, #0]
 8009a5e:	e060      	b.n	8009b22 <USB_EPStartXfer+0x155e>
 8009a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d10c      	bne.n	8009a82 <USB_EPStartXfer+0x14be>
 8009a68:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a6c:	881b      	ldrh	r3, [r3, #0]
 8009a6e:	b29b      	uxth	r3, r3
 8009a70:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009a74:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009a7e:	801a      	strh	r2, [r3, #0]
 8009a80:	e04f      	b.n	8009b22 <USB_EPStartXfer+0x155e>
 8009a82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a86:	085b      	lsrs	r3, r3, #1
 8009a88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a90:	f003 0301 	and.w	r3, r3, #1
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d004      	beq.n	8009aa2 <USB_EPStartXfer+0x14de>
 8009a98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009aa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009aa6:	881b      	ldrh	r3, [r3, #0]
 8009aa8:	b29a      	uxth	r2, r3
 8009aaa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	029b      	lsls	r3, r3, #10
 8009ab2:	b29b      	uxth	r3, r3
 8009ab4:	4313      	orrs	r3, r2
 8009ab6:	b29a      	uxth	r2, r3
 8009ab8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009abc:	801a      	strh	r2, [r3, #0]
 8009abe:	e030      	b.n	8009b22 <USB_EPStartXfer+0x155e>
 8009ac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ac4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	785b      	ldrb	r3, [r3, #1]
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d128      	bne.n	8009b22 <USB_EPStartXfer+0x155e>
 8009ad0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ad4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009ae2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	461a      	mov	r2, r3
 8009af0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009af4:	4413      	add	r3, r2
 8009af6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009afa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009afe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	781b      	ldrb	r3, [r3, #0]
 8009b06:	011a      	lsls	r2, r3, #4
 8009b08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009b0c:	4413      	add	r3, r2
 8009b0e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8009b12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b1a:	b29a      	uxth	r2, r3
 8009b1c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8009b20:	801a      	strh	r2, [r3, #0]
 8009b22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b26:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009b30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	785b      	ldrb	r3, [r3, #1]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f040 8085 	bne.w	8009c4c <USB_EPStartXfer+0x1688>
 8009b42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b46:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b54:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	461a      	mov	r2, r3
 8009b62:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b66:	4413      	add	r3, r2
 8009b68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009b70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	781b      	ldrb	r3, [r3, #0]
 8009b78:	011a      	lsls	r2, r3, #4
 8009b7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009b7e:	4413      	add	r3, r2
 8009b80:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009b84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009b88:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b8c:	881b      	ldrh	r3, [r3, #0]
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009b94:	b29a      	uxth	r2, r3
 8009b96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009b9a:	801a      	strh	r2, [r3, #0]
 8009b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ba0:	2b3e      	cmp	r3, #62	@ 0x3e
 8009ba2:	d923      	bls.n	8009bec <USB_EPStartXfer+0x1628>
 8009ba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ba8:	095b      	lsrs	r3, r3, #5
 8009baa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bb2:	f003 031f 	and.w	r3, r3, #31
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d104      	bne.n	8009bc4 <USB_EPStartXfer+0x1600>
 8009bba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bbe:	3b01      	subs	r3, #1
 8009bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009bc4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bc8:	881b      	ldrh	r3, [r3, #0]
 8009bca:	b29a      	uxth	r2, r3
 8009bcc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	029b      	lsls	r3, r3, #10
 8009bd4:	b29b      	uxth	r3, r3
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009bde:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009be2:	b29a      	uxth	r2, r3
 8009be4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009be8:	801a      	strh	r2, [r3, #0]
 8009bea:	e05c      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
 8009bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d10c      	bne.n	8009c0e <USB_EPStartXfer+0x164a>
 8009bf4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bf8:	881b      	ldrh	r3, [r3, #0]
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009c0a:	801a      	strh	r2, [r3, #0]
 8009c0c:	e04b      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
 8009c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c12:	085b      	lsrs	r3, r3, #1
 8009c14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c1c:	f003 0301 	and.w	r3, r3, #1
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d004      	beq.n	8009c2e <USB_EPStartXfer+0x166a>
 8009c24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c28:	3301      	adds	r3, #1
 8009c2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009c2e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009c32:	881b      	ldrh	r3, [r3, #0]
 8009c34:	b29a      	uxth	r2, r3
 8009c36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009c3a:	b29b      	uxth	r3, r3
 8009c3c:	029b      	lsls	r3, r3, #10
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	4313      	orrs	r3, r2
 8009c42:	b29a      	uxth	r2, r3
 8009c44:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009c48:	801a      	strh	r2, [r3, #0]
 8009c4a:	e02c      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
 8009c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	785b      	ldrb	r3, [r3, #1]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d124      	bne.n	8009ca6 <USB_EPStartXfer+0x16e2>
 8009c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c72:	4413      	add	r3, r2
 8009c74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009c78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009c7c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	011a      	lsls	r2, r3, #4
 8009c86:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8009c8a:	4413      	add	r3, r2
 8009c8c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8009c90:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c98:	b29a      	uxth	r2, r3
 8009c9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009c9e:	801a      	strh	r2, [r3, #0]
 8009ca0:	e001      	b.n	8009ca6 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e03a      	b.n	8009d1c <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009ca6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009caa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4413      	add	r3, r2
 8009cc0:	881b      	ldrh	r3, [r3, #0]
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009cc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ccc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009cd0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009cd4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009cd8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009cdc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009ce0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009ce4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8009ce8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8009cf0:	681a      	ldr	r2, [r3, #0]
 8009cf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8009cf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	781b      	ldrb	r3, [r3, #0]
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	441a      	add	r2, r3
 8009d02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009d06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009d1a:	2300      	movs	r3, #0
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}

08009d26 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009d26:	b480      	push	{r7}
 8009d28:	b085      	sub	sp, #20
 8009d2a:	af00      	add	r7, sp, #0
 8009d2c:	6078      	str	r0, [r7, #4]
 8009d2e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	785b      	ldrb	r3, [r3, #1]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d020      	beq.n	8009d7a <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009d38:	687a      	ldr	r2, [r7, #4]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	781b      	ldrb	r3, [r3, #0]
 8009d3e:	009b      	lsls	r3, r3, #2
 8009d40:	4413      	add	r3, r2
 8009d42:	881b      	ldrh	r3, [r3, #0]
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009d4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d4e:	81bb      	strh	r3, [r7, #12]
 8009d50:	89bb      	ldrh	r3, [r7, #12]
 8009d52:	f083 0310 	eor.w	r3, r3, #16
 8009d56:	81bb      	strh	r3, [r7, #12]
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	683b      	ldr	r3, [r7, #0]
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	441a      	add	r2, r3
 8009d62:	89bb      	ldrh	r3, [r7, #12]
 8009d64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009d68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009d6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009d70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	8013      	strh	r3, [r2, #0]
 8009d78:	e01f      	b.n	8009dba <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009d7a:	687a      	ldr	r2, [r7, #4]
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	781b      	ldrb	r3, [r3, #0]
 8009d80:	009b      	lsls	r3, r3, #2
 8009d82:	4413      	add	r3, r2
 8009d84:	881b      	ldrh	r3, [r3, #0]
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009d8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d90:	81fb      	strh	r3, [r7, #14]
 8009d92:	89fb      	ldrh	r3, [r7, #14]
 8009d94:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009d98:	81fb      	strh	r3, [r7, #14]
 8009d9a:	687a      	ldr	r2, [r7, #4]
 8009d9c:	683b      	ldr	r3, [r7, #0]
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	441a      	add	r2, r3
 8009da4:	89fb      	ldrh	r3, [r7, #14]
 8009da6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009daa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009dae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3714      	adds	r7, #20
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bc80      	pop	{r7}
 8009dc4:	4770      	bx	lr

08009dc6 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009dc6:	b480      	push	{r7}
 8009dc8:	b087      	sub	sp, #28
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	6078      	str	r0, [r7, #4]
 8009dce:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	7b1b      	ldrb	r3, [r3, #12]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	f040 809d 	bne.w	8009f14 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	785b      	ldrb	r3, [r3, #1]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d04c      	beq.n	8009e7c <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	781b      	ldrb	r3, [r3, #0]
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	4413      	add	r3, r2
 8009dec:	881b      	ldrh	r3, [r3, #0]
 8009dee:	823b      	strh	r3, [r7, #16]
 8009df0:	8a3b      	ldrh	r3, [r7, #16]
 8009df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d01b      	beq.n	8009e32 <USB_EPClearStall+0x6c>
 8009dfa:	687a      	ldr	r2, [r7, #4]
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	781b      	ldrb	r3, [r3, #0]
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	881b      	ldrh	r3, [r3, #0]
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e10:	81fb      	strh	r3, [r7, #14]
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	683b      	ldr	r3, [r7, #0]
 8009e16:	781b      	ldrb	r3, [r3, #0]
 8009e18:	009b      	lsls	r3, r3, #2
 8009e1a:	441a      	add	r2, r3
 8009e1c:	89fb      	ldrh	r3, [r7, #14]
 8009e1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e2a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	78db      	ldrb	r3, [r3, #3]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d06c      	beq.n	8009f14 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	4413      	add	r3, r2
 8009e44:	881b      	ldrh	r3, [r3, #0]
 8009e46:	b29b      	uxth	r3, r3
 8009e48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009e4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e50:	81bb      	strh	r3, [r7, #12]
 8009e52:	89bb      	ldrh	r3, [r7, #12]
 8009e54:	f083 0320 	eor.w	r3, r3, #32
 8009e58:	81bb      	strh	r3, [r7, #12]
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	781b      	ldrb	r3, [r3, #0]
 8009e60:	009b      	lsls	r3, r3, #2
 8009e62:	441a      	add	r2, r3
 8009e64:	89bb      	ldrh	r3, [r7, #12]
 8009e66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009e6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009e6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	8013      	strh	r3, [r2, #0]
 8009e7a:	e04b      	b.n	8009f14 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e7c:	687a      	ldr	r2, [r7, #4]
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	781b      	ldrb	r3, [r3, #0]
 8009e82:	009b      	lsls	r3, r3, #2
 8009e84:	4413      	add	r3, r2
 8009e86:	881b      	ldrh	r3, [r3, #0]
 8009e88:	82fb      	strh	r3, [r7, #22]
 8009e8a:	8afb      	ldrh	r3, [r7, #22]
 8009e8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d01b      	beq.n	8009ecc <USB_EPClearStall+0x106>
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	781b      	ldrb	r3, [r3, #0]
 8009e9a:	009b      	lsls	r3, r3, #2
 8009e9c:	4413      	add	r3, r2
 8009e9e:	881b      	ldrh	r3, [r3, #0]
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009ea6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009eaa:	82bb      	strh	r3, [r7, #20]
 8009eac:	687a      	ldr	r2, [r7, #4]
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	441a      	add	r2, r3
 8009eb6:	8abb      	ldrh	r3, [r7, #20]
 8009eb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009ebc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009ec0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009ec8:	b29b      	uxth	r3, r3
 8009eca:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	4413      	add	r3, r2
 8009ed6:	881b      	ldrh	r3, [r3, #0]
 8009ed8:	b29b      	uxth	r3, r3
 8009eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009ee2:	827b      	strh	r3, [r7, #18]
 8009ee4:	8a7b      	ldrh	r3, [r7, #18]
 8009ee6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8009eea:	827b      	strh	r3, [r7, #18]
 8009eec:	8a7b      	ldrh	r3, [r7, #18]
 8009eee:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8009ef2:	827b      	strh	r3, [r7, #18]
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	781b      	ldrb	r3, [r3, #0]
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	441a      	add	r2, r3
 8009efe:	8a7b      	ldrh	r3, [r7, #18]
 8009f00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009f04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009f08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8009f14:	2300      	movs	r3, #0
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	371c      	adds	r7, #28
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bc80      	pop	{r7}
 8009f1e:	4770      	bx	lr

08009f20 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	460b      	mov	r3, r1
 8009f2a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009f2c:	78fb      	ldrb	r3, [r7, #3]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d103      	bne.n	8009f3a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	2280      	movs	r2, #128	@ 0x80
 8009f36:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	370c      	adds	r7, #12
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bc80      	pop	{r7}
 8009f44:	4770      	bx	lr

08009f46 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8009f46:	b480      	push	{r7}
 8009f48:	b083      	sub	sp, #12
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009f4e:	2300      	movs	r3, #0
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	370c      	adds	r7, #12
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bc80      	pop	{r7}
 8009f58:	4770      	bx	lr

08009f5a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8009f5a:	b480      	push	{r7}
 8009f5c:	b083      	sub	sp, #12
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	370c      	adds	r7, #12
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bc80      	pop	{r7}
 8009f6c:	4770      	bx	lr

08009f6e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8009f6e:	b480      	push	{r7}
 8009f70:	b085      	sub	sp, #20
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009f80:	68fb      	ldr	r3, [r7, #12]
}
 8009f82:	4618      	mov	r0, r3
 8009f84:	3714      	adds	r7, #20
 8009f86:	46bd      	mov	sp, r7
 8009f88:	bc80      	pop	{r7}
 8009f8a:	4770      	bx	lr

08009f8c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b083      	sub	sp, #12
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	6078      	str	r0, [r7, #4]
 8009f94:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009f96:	2300      	movs	r3, #0
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	370c      	adds	r7, #12
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bc80      	pop	{r7}
 8009fa0:	4770      	bx	lr

08009fa2 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009fa2:	b480      	push	{r7}
 8009fa4:	b08b      	sub	sp, #44	@ 0x2c
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	60f8      	str	r0, [r7, #12]
 8009faa:	60b9      	str	r1, [r7, #8]
 8009fac:	4611      	mov	r1, r2
 8009fae:	461a      	mov	r2, r3
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	80fb      	strh	r3, [r7, #6]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009fb8:	88bb      	ldrh	r3, [r7, #4]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	085b      	lsrs	r3, r3, #1
 8009fbe:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009fc4:	68bb      	ldr	r3, [r7, #8]
 8009fc6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009fc8:	88fb      	ldrh	r3, [r7, #6]
 8009fca:	005a      	lsls	r2, r3, #1
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	4413      	add	r3, r2
 8009fd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009fd4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009fda:	e01f      	b.n	800a01c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8009fdc:	69fb      	ldr	r3, [r7, #28]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8009fe2:	69fb      	ldr	r3, [r7, #28]
 8009fe4:	3301      	adds	r3, #1
 8009fe6:	781b      	ldrb	r3, [r3, #0]
 8009fe8:	b21b      	sxth	r3, r3
 8009fea:	021b      	lsls	r3, r3, #8
 8009fec:	b21a      	sxth	r2, r3
 8009fee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	b21b      	sxth	r3, r3
 8009ff6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8009ff8:	6a3b      	ldr	r3, [r7, #32]
 8009ffa:	8a7a      	ldrh	r2, [r7, #18]
 8009ffc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009ffe:	6a3b      	ldr	r3, [r7, #32]
 800a000:	3302      	adds	r3, #2
 800a002:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a004:	6a3b      	ldr	r3, [r7, #32]
 800a006:	3302      	adds	r3, #2
 800a008:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800a00a:	69fb      	ldr	r3, [r7, #28]
 800a00c:	3301      	adds	r3, #1
 800a00e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	3301      	adds	r3, #1
 800a014:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	3b01      	subs	r3, #1
 800a01a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d1dc      	bne.n	8009fdc <USB_WritePMA+0x3a>
  }
}
 800a022:	bf00      	nop
 800a024:	bf00      	nop
 800a026:	372c      	adds	r7, #44	@ 0x2c
 800a028:	46bd      	mov	sp, r7
 800a02a:	bc80      	pop	{r7}
 800a02c:	4770      	bx	lr

0800a02e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a02e:	b480      	push	{r7}
 800a030:	b08b      	sub	sp, #44	@ 0x2c
 800a032:	af00      	add	r7, sp, #0
 800a034:	60f8      	str	r0, [r7, #12]
 800a036:	60b9      	str	r1, [r7, #8]
 800a038:	4611      	mov	r1, r2
 800a03a:	461a      	mov	r2, r3
 800a03c:	460b      	mov	r3, r1
 800a03e:	80fb      	strh	r3, [r7, #6]
 800a040:	4613      	mov	r3, r2
 800a042:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a044:	88bb      	ldrh	r3, [r7, #4]
 800a046:	085b      	lsrs	r3, r3, #1
 800a048:	b29b      	uxth	r3, r3
 800a04a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a054:	88fb      	ldrh	r3, [r7, #6]
 800a056:	005a      	lsls	r2, r3, #1
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	4413      	add	r3, r2
 800a05c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a060:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	627b      	str	r3, [r7, #36]	@ 0x24
 800a066:	e01b      	b.n	800a0a0 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800a068:	6a3b      	ldr	r3, [r7, #32]
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a070:	6a3b      	ldr	r3, [r7, #32]
 800a072:	3302      	adds	r3, #2
 800a074:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a076:	693b      	ldr	r3, [r7, #16]
 800a078:	b2da      	uxtb	r2, r3
 800a07a:	69fb      	ldr	r3, [r7, #28]
 800a07c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a07e:	69fb      	ldr	r3, [r7, #28]
 800a080:	3301      	adds	r3, #1
 800a082:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	0a1b      	lsrs	r3, r3, #8
 800a088:	b2da      	uxtb	r2, r3
 800a08a:	69fb      	ldr	r3, [r7, #28]
 800a08c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	3301      	adds	r3, #1
 800a092:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a094:	6a3b      	ldr	r3, [r7, #32]
 800a096:	3302      	adds	r3, #2
 800a098:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800a09a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a09c:	3b01      	subs	r3, #1
 800a09e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d1e0      	bne.n	800a068 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800a0a6:	88bb      	ldrh	r3, [r7, #4]
 800a0a8:	f003 0301 	and.w	r3, r3, #1
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d007      	beq.n	800a0c2 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800a0b2:	6a3b      	ldr	r3, [r7, #32]
 800a0b4:	881b      	ldrh	r3, [r3, #0]
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	b2da      	uxtb	r2, r3
 800a0be:	69fb      	ldr	r3, [r7, #28]
 800a0c0:	701a      	strb	r2, [r3, #0]
  }
}
 800a0c2:	bf00      	nop
 800a0c4:	372c      	adds	r7, #44	@ 0x2c
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bc80      	pop	{r7}
 800a0ca:	4770      	bx	lr

0800a0cc <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	460b      	mov	r3, r1
 800a0d6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800a0d8:	2300      	movs	r3, #0
 800a0da:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;
  
	
	// Open EP IN 
  USBD_LL_OpenEP(pdev,
 800a0dc:	2320      	movs	r3, #32
 800a0de:	2203      	movs	r2, #3
 800a0e0:	2181      	movs	r1, #129	@ 0x81
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f7f8 fda5 	bl	8002c32 <USBD_LL_OpenEP>
                 0x81,
                 USBD_EP_TYPE_INTR,
                 CUSTOM_HID_EPIN_SIZE);  
  
  // Open EP OUT 
  USBD_LL_OpenEP(pdev,
 800a0e8:	2320      	movs	r3, #32
 800a0ea:	2203      	movs	r2, #3
 800a0ec:	2102      	movs	r1, #2
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f7f8 fd9f 	bl	8002c32 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_ADDR,
                 USBD_EP_TYPE_INTR,
                 0x20);
	
  
	USBD_LL_OpenEP(pdev,
 800a0f4:	2320      	movs	r3, #32
 800a0f6:	2203      	movs	r2, #3
 800a0f8:	2104      	movs	r1, #4
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f7f8 fd99 	bl	8002c32 <USBD_LL_OpenEP>
                 0x20);
	
	//USBD_LL_OpenEP(pdev, XINPUT_RX_ENDPOINT, USBD_EP_TYPE_BULK, XINPUT_RX_SIZE );
	//USBD_LL_OpenEP(pdev, XINPUT_TX_ENDPOINT, USBD_EP_TYPE_INTR, XINPUT_TX_SIZE );
	
  pdev->pClassData = USBD_malloc(sizeof (USBD_CUSTOM_HID_HandleTypeDef));
 800a100:	2018      	movs	r0, #24
 800a102:	f7f8 fe55 	bl	8002db0 <USBD_static_malloc>
 800a106:	4602      	mov	r2, r0
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  
  if(pdev->pClassData == NULL)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a114:	2b00      	cmp	r3, #0
 800a116:	d102      	bne.n	800a11e <USBD_CUSTOM_HID_Init+0x52>
  {
    ret = 1; 
 800a118:	2301      	movs	r3, #1
 800a11a:	73fb      	strb	r3, [r7, #15]
 800a11c:	e01d      	b.n	800a15a <USBD_CUSTOM_HID_Init+0x8e>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef*) pdev->pClassData;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a124:	60bb      	str	r3, [r7, #8]
      
    hhid->state = CUSTOM_HID_IDLE;
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	2200      	movs	r2, #0
 800a12a:	751a      	strb	r2, [r3, #20]
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	4798      	blx	r3
          /* Prepare Out endpoint to receive 1st packet */ 
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf, 
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	2302      	movs	r3, #2
 800a13a:	2102      	movs	r1, #2
 800a13c:	6878      	ldr	r0, [r7, #4]
 800a13e:	f7f8 fe20 	bl	8002d82 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
		
		USBD_LL_PrepareReceive(pdev, XINPUT_RX_ENDPOINT, hhid->Report_buf, XINPUT_RX_SIZE );
 800a142:	68ba      	ldr	r2, [r7, #8]
 800a144:	2308      	movs	r3, #8
 800a146:	2102      	movs	r1, #2
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7f8 fe1a 	bl	8002d82 <USBD_LL_PrepareReceive>
		
		USBD_LL_PrepareReceive(pdev, 0x04, hhid->Report_buf, 
 800a14e:	68ba      	ldr	r2, [r7, #8]
 800a150:	2302      	movs	r3, #2
 800a152:	2104      	movs	r1, #4
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f7f8 fe14 	bl	8002d82 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
		
		
  }
    
  return ret;
 800a15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3710      	adds	r7, #16
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
 800a16c:	460b      	mov	r3, r1
 800a16e:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev,
 800a170:	2101      	movs	r1, #1
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f7f8 fd77 	bl	8002c66 <USBD_LL_CloseEP>
                  CUSTOM_HID_EPIN_ADDR);
  
  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev,
 800a178:	2102      	movs	r1, #2
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7f8 fd73 	bl	8002c66 <USBD_LL_CloseEP>
                  CUSTOM_HID_EPOUT_ADDR);
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00e      	beq.n	800a1a8 <USBD_CUSTOM_HID_DeInit+0x44>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a19a:	4618      	mov	r0, r3
 800a19c:	f7f8 fe14 	bl	8002dc8 <USBD_static_free>
    pdev->pClassData = NULL;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
  }
  return USBD_OK;
 800a1a8:	2300      	movs	r3, #0
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3708      	adds	r7, #8
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
	...

0800a1b4 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
 800a1bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	613b      	str	r3, [r7, #16]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a1cc:	60fb      	str	r3, [r7, #12]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	781b      	ldrb	r3, [r3, #0]
 800a1d2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d051      	beq.n	800a27e <USBD_CUSTOM_HID_Setup+0xca>
 800a1da:	2b20      	cmp	r3, #32
 800a1dc:	f040 8090 	bne.w	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 800a1e0:	683b      	ldr	r3, [r7, #0]
 800a1e2:	785b      	ldrb	r3, [r3, #1]
 800a1e4:	3b02      	subs	r3, #2
 800a1e6:	2b09      	cmp	r3, #9
 800a1e8:	d842      	bhi.n	800a270 <USBD_CUSTOM_HID_Setup+0xbc>
 800a1ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a1f0 <USBD_CUSTOM_HID_Setup+0x3c>)
 800a1ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1f0:	0800a249 	.word	0x0800a249
 800a1f4:	0800a227 	.word	0x0800a227
 800a1f8:	0800a271 	.word	0x0800a271
 800a1fc:	0800a271 	.word	0x0800a271
 800a200:	0800a271 	.word	0x0800a271
 800a204:	0800a271 	.word	0x0800a271
 800a208:	0800a271 	.word	0x0800a271
 800a20c:	0800a259 	.word	0x0800a259
 800a210:	0800a237 	.word	0x0800a237
 800a214:	0800a219 	.word	0x0800a219
    {
      
      
    case CUSTOM_HID_REQ_SET_PROTOCOL:
      hhid->Protocol = (uint8_t)(req->wValue);
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	885b      	ldrh	r3, [r3, #2]
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	461a      	mov	r2, r3
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	605a      	str	r2, [r3, #4]
      break;
 800a224:	e02a      	b.n	800a27c <USBD_CUSTOM_HID_Setup+0xc8>
      
    case CUSTOM_HID_REQ_GET_PROTOCOL:
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&hhid->Protocol,
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 800a22a:	2201      	movs	r2, #1
 800a22c:	4619      	mov	r1, r3
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 ffbf 	bl	800b1b2 <USBD_CtlSendData>
                        1);    
      break;
 800a234:	e022      	b.n	800a27c <USBD_CUSTOM_HID_Setup+0xc8>
      
    case CUSTOM_HID_REQ_SET_IDLE:
      hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	885b      	ldrh	r3, [r3, #2]
 800a23a:	0a1b      	lsrs	r3, r3, #8
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	461a      	mov	r2, r3
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	609a      	str	r2, [r3, #8]
      break;
 800a246:	e019      	b.n	800a27c <USBD_CUSTOM_HID_Setup+0xc8>
      
    case CUSTOM_HID_REQ_GET_IDLE:
      USBD_CtlSendData (pdev, 
                        (uint8_t *)&hhid->IdleState,
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 800a24c:	2201      	movs	r2, #1
 800a24e:	4619      	mov	r1, r3
 800a250:	6878      	ldr	r0, [r7, #4]
 800a252:	f000 ffae 	bl	800b1b2 <USBD_CtlSendData>
                        1);        
      break;      
 800a256:	e011      	b.n	800a27c <USBD_CUSTOM_HID_Setup+0xc8>
    
    case CUSTOM_HID_REQ_SET_REPORT:
      hhid->IsReportAvailable = 1;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2201      	movs	r2, #1
 800a25c:	611a      	str	r2, [r3, #16]
      USBD_CtlPrepareRx (pdev, hhid->Report_buf, (uint8_t)(req->wLength));
 800a25e:	68f9      	ldr	r1, [r7, #12]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	88db      	ldrh	r3, [r3, #6]
 800a264:	b2db      	uxtb	r3, r3
 800a266:	461a      	mov	r2, r3
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 ffd0 	bl	800b20e <USBD_CtlPrepareRx>
      
      break;
 800a26e:	e005      	b.n	800a27c <USBD_CUSTOM_HID_Setup+0xc8>
    default:
      USBD_CtlError (pdev, req);
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 ff32 	bl	800b0dc <USBD_CtlError>
      return USBD_FAIL; 
 800a278:	2302      	movs	r3, #2
 800a27a:	e042      	b.n	800a302 <USBD_CUSTOM_HID_Setup+0x14e>
    }
    break;
 800a27c:	e040      	b.n	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	785b      	ldrb	r3, [r3, #1]
 800a282:	2b0b      	cmp	r3, #11
 800a284:	d035      	beq.n	800a2f2 <USBD_CUSTOM_HID_Setup+0x13e>
 800a286:	2b0b      	cmp	r3, #11
 800a288:	dc3a      	bgt.n	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
 800a28a:	2b06      	cmp	r3, #6
 800a28c:	d002      	beq.n	800a294 <USBD_CUSTOM_HID_Setup+0xe0>
 800a28e:	2b0a      	cmp	r3, #10
 800a290:	d027      	beq.n	800a2e2 <USBD_CUSTOM_HID_Setup+0x12e>
 800a292:	e035      	b.n	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	885b      	ldrh	r3, [r3, #2]
 800a298:	0a1b      	lsrs	r3, r3, #8
 800a29a:	b29b      	uxth	r3, r3
 800a29c:	2b22      	cmp	r3, #34	@ 0x22
 800a29e:	d10b      	bne.n	800a2b8 <USBD_CUSTOM_HID_Setup+0x104>
      {
        len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE , req->wLength);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	88db      	ldrh	r3, [r3, #6]
 800a2a4:	2b02      	cmp	r3, #2
 800a2a6:	bf28      	it	cs
 800a2a8:	2302      	movcs	r3, #2
 800a2aa:	82fb      	strh	r3, [r7, #22]
        pbuf =  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	613b      	str	r3, [r7, #16]
 800a2b6:	e00d      	b.n	800a2d4 <USBD_CUSTOM_HID_Setup+0x120>
      }
      else if( req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	885b      	ldrh	r3, [r3, #2]
 800a2bc:	0a1b      	lsrs	r3, r3, #8
 800a2be:	b29b      	uxth	r3, r3
 800a2c0:	2b21      	cmp	r3, #33	@ 0x21
 800a2c2:	d107      	bne.n	800a2d4 <USBD_CUSTOM_HID_Setup+0x120>
      {
        pbuf = USBD_CUSTOM_HID_Desc;   
 800a2c4:	4b11      	ldr	r3, [pc, #68]	@ (800a30c <USBD_CUSTOM_HID_Setup+0x158>)
 800a2c6:	613b      	str	r3, [r7, #16]
        len = MIN(USB_CUSTOM_HID_DESC_SIZ , req->wLength);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	88db      	ldrh	r3, [r3, #6]
 800a2cc:	2b09      	cmp	r3, #9
 800a2ce:	bf28      	it	cs
 800a2d0:	2309      	movcs	r3, #9
 800a2d2:	82fb      	strh	r3, [r7, #22]
      }
      
      USBD_CtlSendData (pdev, 
 800a2d4:	8afb      	ldrh	r3, [r7, #22]
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	6939      	ldr	r1, [r7, #16]
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 ff69 	bl	800b1b2 <USBD_CtlSendData>
                        pbuf,
                        len);
      
      break;
 800a2e0:	e00e      	b.n	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
                        (uint8_t *)&hhid->AltSetting,
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	330c      	adds	r3, #12
      USBD_CtlSendData (pdev,
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 ff61 	bl	800b1b2 <USBD_CtlSendData>
                        1);
      break;
 800a2f0:	e006      	b.n	800a300 <USBD_CUSTOM_HID_Setup+0x14c>
      
    case USB_REQ_SET_INTERFACE :
      hhid->AltSetting = (uint8_t)(req->wValue);
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	885b      	ldrh	r3, [r3, #2]
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	60da      	str	r2, [r3, #12]
      break;
 800a2fe:	bf00      	nop
    }
  }
  return USBD_OK;
 800a300:	2300      	movs	r3, #0
}
 800a302:	4618      	mov	r0, r3
 800a304:	3718      	adds	r7, #24
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	20000140 	.word	0x20000140

0800a310 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport     (USBD_HandleTypeDef  *pdev, 
                                 uint8_t *report,
                                 uint16_t len)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	60f8      	str	r0, [r7, #12]
 800a318:	60b9      	str	r1, [r7, #8]
 800a31a:	4613      	mov	r3, r2
 800a31c:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a324:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED )
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800a32c:	2b03      	cmp	r3, #3
 800a32e:	d10c      	bne.n	800a34a <USBD_CUSTOM_HID_SendReport+0x3a>
  {
    if(hhid->state == CUSTOM_HID_IDLE)
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	7d1b      	ldrb	r3, [r3, #20]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d108      	bne.n	800a34a <USBD_CUSTOM_HID_SendReport+0x3a>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800a338:	697b      	ldr	r3, [r7, #20]
 800a33a:	2201      	movs	r2, #1
 800a33c:	751a      	strb	r2, [r3, #20]
      USBD_LL_Transmit (pdev, 
 800a33e:	88fb      	ldrh	r3, [r7, #6]
 800a340:	68ba      	ldr	r2, [r7, #8]
 800a342:	2181      	movs	r1, #129	@ 0x81
 800a344:	68f8      	ldr	r0, [r7, #12]
 800a346:	f7f8 fd05 	bl	8002d54 <USBD_LL_Transmit>
                        len);
			
			
    }
  }
  return USBD_OK;
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <USBD_CUSTOM_HID_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetCfgDesc (uint16_t *length)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_CfgDesc);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	2299      	movs	r2, #153	@ 0x99
 800a360:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgDesc;
 800a362:	4b03      	ldr	r3, [pc, #12]	@ (800a370 <USBD_CUSTOM_HID_GetCfgDesc+0x1c>)
}
 800a364:	4618      	mov	r0, r3
 800a366:	370c      	adds	r7, #12
 800a368:	46bd      	mov	sp, r7
 800a36a:	bc80      	pop	{r7}
 800a36c:	4770      	bx	lr
 800a36e:	bf00      	nop
 800a370:	200000a4 	.word	0x200000a4

0800a374 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 800a374:	b480      	push	{r7}
 800a376:	b083      	sub	sp, #12
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	460b      	mov	r3, r1
 800a37e:	70fb      	strb	r3, [r7, #3]
  
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a386:	2200      	movs	r2, #0
 800a388:	751a      	strb	r2, [r3, #20]

  return USBD_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	370c      	adds	r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	bc80      	pop	{r7}
 800a394:	4770      	bx	lr
	...

0800a398 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut (USBD_HandleTypeDef *pdev,
                              uint8_t epnum)
{
 800a398:	b480      	push	{r7}
 800a39a:	b085      	sub	sp, #20
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	460b      	mov	r3, r1
 800a3a2:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a3aa:	60bb      	str	r3, [r7, #8]
  //USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR , hhid->Report_buf,
     //                    USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

	//USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;

	for( uint8_t i = 0 ; i < 8 ; i++ ){
 800a3ac:	2300      	movs	r3, #0
 800a3ae:	73fb      	strb	r3, [r7, #15]
 800a3b0:	e008      	b.n	800a3c4 <USBD_CUSTOM_HID_DataOut+0x2c>
		USB_RX_Buffer[i] = hhid->Report_buf[i];
 800a3b2:	7bfa      	ldrb	r2, [r7, #15]
 800a3b4:	7bfb      	ldrb	r3, [r7, #15]
 800a3b6:	68b9      	ldr	r1, [r7, #8]
 800a3b8:	5c89      	ldrb	r1, [r1, r2]
 800a3ba:	4a07      	ldr	r2, [pc, #28]	@ (800a3d8 <USBD_CUSTOM_HID_DataOut+0x40>)
 800a3bc:	54d1      	strb	r1, [r2, r3]
	for( uint8_t i = 0 ; i < 8 ; i++ ){
 800a3be:	7bfb      	ldrb	r3, [r7, #15]
 800a3c0:	3301      	adds	r3, #1
 800a3c2:	73fb      	strb	r3, [r7, #15]
 800a3c4:	7bfb      	ldrb	r3, [r7, #15]
 800a3c6:	2b07      	cmp	r3, #7
 800a3c8:	d9f3      	bls.n	800a3b2 <USBD_CUSTOM_HID_DataOut+0x1a>
	}

  return USBD_OK;
 800a3ca:	2300      	movs	r3, #0
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bc80      	pop	{r7}
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	2000024c 	.word	0x2000024c

0800a3dc <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef*)pdev->pClassData;  
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a3ea:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1)
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	691b      	ldr	r3, [r3, #16]
 800a3f0:	2b01      	cmp	r3, #1
 800a3f2:	d10c      	bne.n	800a40e <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0], 
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	68fa      	ldr	r2, [r7, #12]
 800a3fe:	7810      	ldrb	r0, [r2, #0]
 800a400:	68fa      	ldr	r2, [r7, #12]
 800a402:	7852      	ldrb	r2, [r2, #1]
 800a404:	4611      	mov	r1, r2
 800a406:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0;      
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	2200      	movs	r2, #0
 800a40c:	611a      	str	r2, [r3, #16]
  }

  return USBD_OK;
 800a40e:	2300      	movs	r3, #0
}
 800a410:	4618      	mov	r0, r3
 800a412:	3710      	adds	r7, #16
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc (uint16_t *length)
{
 800a418:	b480      	push	{r7}
 800a41a:	b083      	sub	sp, #12
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CUSTOM_HID_DeviceQualifierDesc);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	220a      	movs	r2, #10
 800a424:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800a426:	4b03      	ldr	r3, [pc, #12]	@ (800a434 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800a428:	4618      	mov	r0, r3
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bc80      	pop	{r7}
 800a430:	4770      	bx	lr
 800a432:	bf00      	nop
 800a434:	2000014c 	.word	0x2000014c

0800a438 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                             USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a442:	2302      	movs	r3, #2
 800a444:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d005      	beq.n	800a458 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	683a      	ldr	r2, [r7, #0]
 800a450:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    ret = USBD_OK;    
 800a454:	2300      	movs	r3, #0
 800a456:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 800a458:	7bfb      	ldrb	r3, [r7, #15]
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3714      	adds	r7, #20
 800a45e:	46bd      	mov	sp, r7
 800a460:	bc80      	pop	{r7}
 800a462:	4770      	bx	lr

0800a464 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	4613      	mov	r3, r2
 800a470:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 800a478:	2302      	movs	r3, #2
 800a47a:	e01a      	b.n	800a4b2 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a482:	2b00      	cmp	r3, #0
 800a484:	d003      	beq.n	800a48e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	2200      	movs	r2, #0
 800a48a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800a48e:	68bb      	ldr	r3, [r7, #8]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d003      	beq.n	800a49c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	68ba      	ldr	r2, [r7, #8]
 800a498:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  pdev->id = id;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	79fa      	ldrb	r2, [r7, #7]
 800a4a8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a4aa:	68f8      	ldr	r0, [r7, #12]
 800a4ac:	f7f8 fb2e 	bl	8002b0c <USBD_LL_Init>
  
  return USBD_OK; 
 800a4b0:	2300      	movs	r3, #0
}
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	3710      	adds	r7, #16
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}

0800a4ba <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a4ba:	b480      	push	{r7}
 800a4bc:	b085      	sub	sp, #20
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	6078      	str	r0, [r7, #4]
 800a4c2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d006      	beq.n	800a4dc <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	683a      	ldr	r2, [r7, #0]
 800a4d2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    status = USBD_OK;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	73fb      	strb	r3, [r7, #15]
 800a4da:	e001      	b.n	800a4e0 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800a4dc:	2302      	movs	r3, #2
 800a4de:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 800a4e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3714      	adds	r7, #20
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bc80      	pop	{r7}
 800a4ea:	4770      	bx	lr

0800a4ec <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f7f8 fb8d 	bl	8002c14 <USBD_LL_Start>
  
  return USBD_OK;  
 800a4fa:	2300      	movs	r3, #0
}
 800a4fc:	4618      	mov	r0, r3
 800a4fe:	3708      	adds	r7, #8
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}

0800a504 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 800a504:	b480      	push	{r7}
 800a506:	b083      	sub	sp, #12
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	370c      	adds	r7, #12
 800a512:	46bd      	mov	sp, r7
 800a514:	bc80      	pop	{r7}
 800a516:	4770      	bx	lr

0800a518 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	460b      	mov	r3, r1
 800a522:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800a524:	2302      	movs	r3, #2
 800a526:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d00c      	beq.n	800a54c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	78fa      	ldrb	r2, [r7, #3]
 800a53c:	4611      	mov	r1, r2
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	4798      	blx	r3
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d101      	bne.n	800a54c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a548:	2300      	movs	r3, #0
 800a54a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b082      	sub	sp, #8
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
 800a55e:	460b      	mov	r3, r1
 800a560:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a568:	685b      	ldr	r3, [r3, #4]
 800a56a:	78fa      	ldrb	r2, [r7, #3]
 800a56c:	4611      	mov	r1, r2
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	4798      	blx	r3
  return USBD_OK;
 800a572:	2300      	movs	r3, #0
}
 800a574:	4618      	mov	r0, r3
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b082      	sub	sp, #8
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800a58c:	6839      	ldr	r1, [r7, #0]
 800a58e:	4618      	mov	r0, r3
 800a590:	f000 fd6b 	bl	800b06a <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2201      	movs	r2, #1
 800a598:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f8b3 320e 	ldrh.w	r3, [r3, #526]	@ 0x20e
 800a5a2:	461a      	mov	r2, r3
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800a5b0:	f003 031f 	and.w	r3, r3, #31
 800a5b4:	2b02      	cmp	r3, #2
 800a5b6:	d016      	beq.n	800a5e6 <USBD_LL_SetupStage+0x6a>
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	dc1c      	bgt.n	800a5f6 <USBD_LL_SetupStage+0x7a>
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d002      	beq.n	800a5c6 <USBD_LL_SetupStage+0x4a>
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d008      	beq.n	800a5d6 <USBD_LL_SetupStage+0x5a>
 800a5c4:	e017      	b.n	800a5f6 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f988 	bl	800a8e4 <USBD_StdDevReq>
    break;
 800a5d4:	e01a      	b.n	800a60c <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800a5dc:	4619      	mov	r1, r3
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f000 f9d0 	bl	800a984 <USBD_StdItfReq>
    break;
 800a5e4:	e012      	b.n	800a60c <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f9fb 	bl	800a9ea <USBD_StdEPReq>
    break;
 800a5f4:	e00a      	b.n	800a60c <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f893 3208 	ldrb.w	r3, [r3, #520]	@ 0x208
 800a5fc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a600:	b2db      	uxtb	r3, r3
 800a602:	4619      	mov	r1, r3
 800a604:	6878      	ldr	r0, [r7, #4]
 800a606:	f7f8 fb41 	bl	8002c8c <USBD_LL_StallEP>
    break;
 800a60a:	bf00      	nop
  }  
  return USBD_OK;  
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3708      	adds	r7, #8
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b086      	sub	sp, #24
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	60f8      	str	r0, [r7, #12]
 800a61e:	460b      	mov	r3, r1
 800a620:	607a      	str	r2, [r7, #4]
 800a622:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800a624:	7afb      	ldrb	r3, [r7, #11]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d138      	bne.n	800a69c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800a630:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 800a638:	2b03      	cmp	r3, #3
 800a63a:	d142      	bne.n	800a6c2 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	689a      	ldr	r2, [r3, #8]
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	68db      	ldr	r3, [r3, #12]
 800a644:	429a      	cmp	r2, r3
 800a646:	d914      	bls.n	800a672 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800a648:	697b      	ldr	r3, [r7, #20]
 800a64a:	689a      	ldr	r2, [r3, #8]
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	68db      	ldr	r3, [r3, #12]
 800a650:	1ad2      	subs	r2, r2, r3
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800a656:	697b      	ldr	r3, [r7, #20]
 800a658:	68da      	ldr	r2, [r3, #12]
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	4293      	cmp	r3, r2
 800a660:	bf28      	it	cs
 800a662:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 800a664:	b29b      	uxth	r3, r3
 800a666:	461a      	mov	r2, r3
 800a668:	6879      	ldr	r1, [r7, #4]
 800a66a:	68f8      	ldr	r0, [r7, #12]
 800a66c:	f000 fded 	bl	800b24a <USBD_CtlContinueRx>
 800a670:	e027      	b.n	800a6c2 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a678:	691b      	ldr	r3, [r3, #16]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00a      	beq.n	800a694 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800a684:	2b03      	cmp	r3, #3
 800a686:	d105      	bne.n	800a694 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a68e:	691b      	ldr	r3, [r3, #16]
 800a690:	68f8      	ldr	r0, [r7, #12]
 800a692:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a694:	68f8      	ldr	r0, [r7, #12]
 800a696:	f000 fdea 	bl	800b26e <USBD_CtlSendStatus>
 800a69a:	e012      	b.n	800a6c2 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a6a2:	699b      	ldr	r3, [r3, #24]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00c      	beq.n	800a6c2 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 800a6ae:	2b03      	cmp	r3, #3
 800a6b0:	d107      	bne.n	800a6c2 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a6b8:	699b      	ldr	r3, [r3, #24]
 800a6ba:	7afa      	ldrb	r2, [r7, #11]
 800a6bc:	4611      	mov	r1, r2
 800a6be:	68f8      	ldr	r0, [r7, #12]
 800a6c0:	4798      	blx	r3
  }  
  return USBD_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3718      	adds	r7, #24
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	bd80      	pop	{r7, pc}

0800a6cc <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	60f8      	str	r0, [r7, #12]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	607a      	str	r2, [r7, #4]
 800a6d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 800a6da:	7afb      	ldrb	r3, [r7, #11]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d16c      	bne.n	800a7ba <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	3314      	adds	r3, #20
 800a6e4:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f8d3 31f4 	ldr.w	r3, [r3, #500]	@ 0x1f4
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	d157      	bne.n	800a7a0 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 800a6f0:	697b      	ldr	r3, [r7, #20]
 800a6f2:	689a      	ldr	r2, [r3, #8]
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	429a      	cmp	r2, r3
 800a6fa:	d915      	bls.n	800a728 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	689a      	ldr	r2, [r3, #8]
 800a700:	697b      	ldr	r3, [r7, #20]
 800a702:	68db      	ldr	r3, [r3, #12]
 800a704:	1ad2      	subs	r2, r2, r3
 800a706:	697b      	ldr	r3, [r7, #20]
 800a708:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 800a70e:	b29b      	uxth	r3, r3
 800a710:	461a      	mov	r2, r3
 800a712:	6879      	ldr	r1, [r7, #4]
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f000 fd68 	bl	800b1ea <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800a71a:	2300      	movs	r3, #0
 800a71c:	2200      	movs	r2, #0
 800a71e:	2100      	movs	r1, #0
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	f7f8 fb2e 	bl	8002d82 <USBD_LL_PrepareReceive>
 800a726:	e03b      	b.n	800a7a0 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	697a      	ldr	r2, [r7, #20]
 800a72e:	68d2      	ldr	r2, [r2, #12]
 800a730:	fbb3 f1f2 	udiv	r1, r3, r2
 800a734:	fb01 f202 	mul.w	r2, r1, r2
 800a738:	1a9b      	subs	r3, r3, r2
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d11c      	bne.n	800a778 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800a73e:	697b      	ldr	r3, [r7, #20]
 800a740:	685a      	ldr	r2, [r3, #4]
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 800a746:	429a      	cmp	r2, r3
 800a748:	d316      	bcc.n	800a778 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f8d3 31f8 	ldr.w	r3, [r3, #504]	@ 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 800a754:	429a      	cmp	r2, r3
 800a756:	d20f      	bcs.n	800a778 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800a758:	2200      	movs	r2, #0
 800a75a:	2100      	movs	r1, #0
 800a75c:	68f8      	ldr	r0, [r7, #12]
 800a75e:	f000 fd44 	bl	800b1ea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	2200      	movs	r2, #0
 800a766:	f8c3 21f8 	str.w	r2, [r3, #504]	@ 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800a76a:	2300      	movs	r3, #0
 800a76c:	2200      	movs	r2, #0
 800a76e:	2100      	movs	r1, #0
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f7f8 fb06 	bl	8002d82 <USBD_LL_PrepareReceive>
 800a776:	e013      	b.n	800a7a0 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d00a      	beq.n	800a79a <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800a78a:	2b03      	cmp	r3, #3
 800a78c:	d105      	bne.n	800a79a <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	68f8      	ldr	r0, [r7, #12]
 800a798:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800a79a:	68f8      	ldr	r0, [r7, #12]
 800a79c:	f000 fd7a 	bl	800b294 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a7a6:	2b01      	cmp	r3, #1
 800a7a8:	d11a      	bne.n	800a7e0 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 800a7aa:	68f8      	ldr	r0, [r7, #12]
 800a7ac:	f7ff feaa 	bl	800a504 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
 800a7b8:	e012      	b.n	800a7e0 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00c      	beq.n	800a7e0 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 800a7cc:	2b03      	cmp	r3, #3
 800a7ce:	d107      	bne.n	800a7e0 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a7d6:	695b      	ldr	r3, [r3, #20]
 800a7d8:	7afa      	ldrb	r2, [r7, #11]
 800a7da:	4611      	mov	r1, r2
 800a7dc:	68f8      	ldr	r0, [r7, #12]
 800a7de:	4798      	blx	r3
  }  
  return USBD_OK;
 800a7e0:	2300      	movs	r3, #0
}
 800a7e2:	4618      	mov	r0, r3
 800a7e4:	3718      	adds	r7, #24
 800a7e6:	46bd      	mov	sp, r7
 800a7e8:	bd80      	pop	{r7, pc}

0800a7ea <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800a7ea:	b580      	push	{r7, lr}
 800a7ec:	b082      	sub	sp, #8
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800a7f2:	2308      	movs	r3, #8
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	6878      	ldr	r0, [r7, #4]
 800a7fa:	f7f8 fa1a 	bl	8002c32 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2208      	movs	r2, #8
 800a802:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800a806:	2308      	movs	r3, #8
 800a808:	2200      	movs	r2, #0
 800a80a:	2180      	movs	r1, #128	@ 0x80
 800a80c:	6878      	ldr	r0, [r7, #4]
 800a80e:	f7f8 fa10 	bl	8002c32 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2208      	movs	r2, #8
 800a816:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2201      	movs	r2, #1
 800a81c:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  
  if (pdev->pClassData) 
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a826:	2b00      	cmp	r3, #0
 800a828:	d009      	beq.n	800a83e <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	6852      	ldr	r2, [r2, #4]
 800a836:	b2d2      	uxtb	r2, r2
 800a838:	4611      	mov	r1, r2
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	4798      	blx	r3
 
  
  return USBD_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	3708      	adds	r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	460b      	mov	r3, r1
 800a852:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	78fa      	ldrb	r2, [r7, #3]
 800a858:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800a85a:	2300      	movs	r3, #0
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	370c      	adds	r7, #12
 800a860:	46bd      	mov	sp, r7
 800a862:	bc80      	pop	{r7}
 800a864:	4770      	bx	lr

0800a866 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800a866:	b480      	push	{r7}
 800a868:	b083      	sub	sp, #12
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	f893 21fc 	ldrb.w	r2, [r3, #508]	@ 0x1fc
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f883 21fd 	strb.w	r2, [r3, #509]	@ 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2204      	movs	r2, #4
 800a87e:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 800a882:	2300      	movs	r3, #0
}
 800a884:	4618      	mov	r0, r3
 800a886:	370c      	adds	r7, #12
 800a888:	46bd      	mov	sp, r7
 800a88a:	bc80      	pop	{r7}
 800a88c:	4770      	bx	lr

0800a88e <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800a88e:	b480      	push	{r7}
 800a890:	b083      	sub	sp, #12
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f893 21fd 	ldrb.w	r2, [r3, #509]	@ 0x1fd
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
  return USBD_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	370c      	adds	r7, #12
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bc80      	pop	{r7}
 800a8ac:	4770      	bx	lr

0800a8ae <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b082      	sub	sp, #8
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800a8bc:	2b03      	cmp	r3, #3
 800a8be:	d10b      	bne.n	800a8d8 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a8c6:	69db      	ldr	r3, [r3, #28]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d005      	beq.n	800a8d8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a8d2:	69db      	ldr	r3, [r3, #28]
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3708      	adds	r7, #8
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
	...

0800a8e4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	785b      	ldrb	r3, [r3, #1]
 800a8f6:	2b09      	cmp	r3, #9
 800a8f8:	d839      	bhi.n	800a96e <USBD_StdDevReq+0x8a>
 800a8fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a900 <USBD_StdDevReq+0x1c>)
 800a8fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a900:	0800a951 	.word	0x0800a951
 800a904:	0800a965 	.word	0x0800a965
 800a908:	0800a96f 	.word	0x0800a96f
 800a90c:	0800a95b 	.word	0x0800a95b
 800a910:	0800a96f 	.word	0x0800a96f
 800a914:	0800a933 	.word	0x0800a933
 800a918:	0800a929 	.word	0x0800a929
 800a91c:	0800a96f 	.word	0x0800a96f
 800a920:	0800a947 	.word	0x0800a947
 800a924:	0800a93d 	.word	0x0800a93d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 800a928:	6839      	ldr	r1, [r7, #0]
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	f000 f93a 	bl	800aba4 <USBD_GetDescriptor>
    break;
 800a930:	e022      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 800a932:	6839      	ldr	r1, [r7, #0]
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f000 fa31 	bl	800ad9c <USBD_SetAddress>
    break;
 800a93a:	e01d      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800a93c:	6839      	ldr	r1, [r7, #0]
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 fa6c 	bl	800ae1c <USBD_SetConfig>
    break;
 800a944:	e018      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 800a946:	6839      	ldr	r1, [r7, #0]
 800a948:	6878      	ldr	r0, [r7, #4]
 800a94a:	f000 faef 	bl	800af2c <USBD_GetConfig>
    break;
 800a94e:	e013      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 800a950:	6839      	ldr	r1, [r7, #0]
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f000 fb1c 	bl	800af90 <USBD_GetStatus>
    break;
 800a958:	e00e      	b.n	800a978 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800a95a:	6839      	ldr	r1, [r7, #0]
 800a95c:	6878      	ldr	r0, [r7, #4]
 800a95e:	f000 fb41 	bl	800afe4 <USBD_SetFeature>
    break;
 800a962:	e009      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 800a964:	6839      	ldr	r1, [r7, #0]
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f000 fb57 	bl	800b01a <USBD_ClrFeature>
    break;
 800a96c:	e004      	b.n	800a978 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800a96e:	6839      	ldr	r1, [r7, #0]
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 fbb3 	bl	800b0dc <USBD_CtlError>
    break;
 800a976:	bf00      	nop
  }
  
  return ret;
 800a978:	7bfb      	ldrb	r3, [r7, #15]
}
 800a97a:	4618      	mov	r0, r3
 800a97c:	3710      	adds	r7, #16
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop

0800a984 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a984:	b580      	push	{r7, lr}
 800a986:	b084      	sub	sp, #16
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 800a98e:	2300      	movs	r3, #0
 800a990:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800a998:	2b03      	cmp	r3, #3
 800a99a:	d11b      	bne.n	800a9d4 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800a99c:	683b      	ldr	r3, [r7, #0]
 800a99e:	889b      	ldrh	r3, [r3, #4]
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	2b01      	cmp	r3, #1
 800a9a4:	d811      	bhi.n	800a9ca <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a9ac:	689b      	ldr	r3, [r3, #8]
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	88db      	ldrh	r3, [r3, #6]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d110      	bne.n	800a9de <USBD_StdItfReq+0x5a>
 800a9bc:	7bfb      	ldrb	r3, [r7, #15]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d10d      	bne.n	800a9de <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 800a9c2:	6878      	ldr	r0, [r7, #4]
 800a9c4:	f000 fc53 	bl	800b26e <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 800a9c8:	e009      	b.n	800a9de <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 800a9ca:	6839      	ldr	r1, [r7, #0]
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f000 fb85 	bl	800b0dc <USBD_CtlError>
    break;
 800a9d2:	e004      	b.n	800a9de <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 800a9d4:	6839      	ldr	r1, [r7, #0]
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 fb80 	bl	800b0dc <USBD_CtlError>
    break;
 800a9dc:	e000      	b.n	800a9e0 <USBD_StdItfReq+0x5c>
    break;
 800a9de:	bf00      	nop
  }
  return USBD_OK;
 800a9e0:	2300      	movs	r3, #0
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b084      	sub	sp, #16
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	6078      	str	r0, [r7, #4]
 800a9f2:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	889b      	ldrh	r3, [r3, #4]
 800a9fc:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800a9fe:	683b      	ldr	r3, [r7, #0]
 800aa00:	781b      	ldrb	r3, [r3, #0]
 800aa02:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aa06:	2b20      	cmp	r3, #32
 800aa08:	d108      	bne.n	800aa1c <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa10:	689b      	ldr	r3, [r3, #8]
 800aa12:	6839      	ldr	r1, [r7, #0]
 800aa14:	6878      	ldr	r0, [r7, #4]
 800aa16:	4798      	blx	r3
    
    return USBD_OK;
 800aa18:	2300      	movs	r3, #0
 800aa1a:	e0be      	b.n	800ab9a <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 800aa1c:	683b      	ldr	r3, [r7, #0]
 800aa1e:	785b      	ldrb	r3, [r3, #1]
 800aa20:	2b03      	cmp	r3, #3
 800aa22:	d007      	beq.n	800aa34 <USBD_StdEPReq+0x4a>
 800aa24:	2b03      	cmp	r3, #3
 800aa26:	f300 80b6 	bgt.w	800ab96 <USBD_StdEPReq+0x1ac>
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d06d      	beq.n	800ab0a <USBD_StdEPReq+0x120>
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d035      	beq.n	800aa9e <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 800aa32:	e0b0      	b.n	800ab96 <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800aa3a:	2b02      	cmp	r3, #2
 800aa3c:	d002      	beq.n	800aa44 <USBD_StdEPReq+0x5a>
 800aa3e:	2b03      	cmp	r3, #3
 800aa40:	d00c      	beq.n	800aa5c <USBD_StdEPReq+0x72>
 800aa42:	e025      	b.n	800aa90 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800aa44:	7bbb      	ldrb	r3, [r7, #14]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d027      	beq.n	800aa9a <USBD_StdEPReq+0xb0>
 800aa4a:	7bbb      	ldrb	r3, [r7, #14]
 800aa4c:	2b80      	cmp	r3, #128	@ 0x80
 800aa4e:	d024      	beq.n	800aa9a <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 800aa50:	7bbb      	ldrb	r3, [r7, #14]
 800aa52:	4619      	mov	r1, r3
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f7f8 f919 	bl	8002c8c <USBD_LL_StallEP>
      break;	
 800aa5a:	e01e      	b.n	800aa9a <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	885b      	ldrh	r3, [r3, #2]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d10a      	bne.n	800aa7a <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800aa64:	7bbb      	ldrb	r3, [r7, #14]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d007      	beq.n	800aa7a <USBD_StdEPReq+0x90>
 800aa6a:	7bbb      	ldrb	r3, [r7, #14]
 800aa6c:	2b80      	cmp	r3, #128	@ 0x80
 800aa6e:	d004      	beq.n	800aa7a <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 800aa70:	7bbb      	ldrb	r3, [r7, #14]
 800aa72:	4619      	mov	r1, r3
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7f8 f909 	bl	8002c8c <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa80:	689b      	ldr	r3, [r3, #8]
 800aa82:	6839      	ldr	r1, [r7, #0]
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 fbf0 	bl	800b26e <USBD_CtlSendStatus>
      break;
 800aa8e:	e005      	b.n	800aa9c <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fb22 	bl	800b0dc <USBD_CtlError>
      break;    
 800aa98:	e000      	b.n	800aa9c <USBD_StdEPReq+0xb2>
      break;	
 800aa9a:	bf00      	nop
    break;
 800aa9c:	e07c      	b.n	800ab98 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800aaa4:	2b02      	cmp	r3, #2
 800aaa6:	d002      	beq.n	800aaae <USBD_StdEPReq+0xc4>
 800aaa8:	2b03      	cmp	r3, #3
 800aaaa:	d00c      	beq.n	800aac6 <USBD_StdEPReq+0xdc>
 800aaac:	e024      	b.n	800aaf8 <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800aaae:	7bbb      	ldrb	r3, [r7, #14]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d026      	beq.n	800ab02 <USBD_StdEPReq+0x118>
 800aab4:	7bbb      	ldrb	r3, [r7, #14]
 800aab6:	2b80      	cmp	r3, #128	@ 0x80
 800aab8:	d023      	beq.n	800ab02 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 800aaba:	7bbb      	ldrb	r3, [r7, #14]
 800aabc:	4619      	mov	r1, r3
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f7f8 f8e4 	bl	8002c8c <USBD_LL_StallEP>
      break;	
 800aac4:	e01d      	b.n	800ab02 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800aac6:	683b      	ldr	r3, [r7, #0]
 800aac8:	885b      	ldrh	r3, [r3, #2]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d11b      	bne.n	800ab06 <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 800aace:	7bbb      	ldrb	r3, [r7, #14]
 800aad0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d00b      	beq.n	800aaf0 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 800aad8:	7bbb      	ldrb	r3, [r7, #14]
 800aada:	4619      	mov	r1, r3
 800aadc:	6878      	ldr	r0, [r7, #4]
 800aade:	f7f8 f8e8 	bl	8002cb2 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aae8:	689b      	ldr	r3, [r3, #8]
 800aaea:	6839      	ldr	r1, [r7, #0]
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f000 fbbc 	bl	800b26e <USBD_CtlSendStatus>
      break;
 800aaf6:	e006      	b.n	800ab06 <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 800aaf8:	6839      	ldr	r1, [r7, #0]
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 faee 	bl	800b0dc <USBD_CtlError>
      break;    
 800ab00:	e002      	b.n	800ab08 <USBD_StdEPReq+0x11e>
      break;	
 800ab02:	bf00      	nop
 800ab04:	e048      	b.n	800ab98 <USBD_StdEPReq+0x1ae>
      break;
 800ab06:	bf00      	nop
    break;
 800ab08:	e046      	b.n	800ab98 <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d002      	beq.n	800ab1a <USBD_StdEPReq+0x130>
 800ab14:	2b03      	cmp	r3, #3
 800ab16:	d00b      	beq.n	800ab30 <USBD_StdEPReq+0x146>
 800ab18:	e036      	b.n	800ab88 <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 800ab1a:	7bbb      	ldrb	r3, [r7, #14]
 800ab1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d036      	beq.n	800ab92 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 800ab24:	7bbb      	ldrb	r3, [r7, #14]
 800ab26:	4619      	mov	r1, r3
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f7f8 f8af 	bl	8002c8c <USBD_LL_StallEP>
      break;	
 800ab2e:	e030      	b.n	800ab92 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800ab30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	da08      	bge.n	800ab4a <USBD_StdEPReq+0x160>
 800ab38:	7bbb      	ldrb	r3, [r7, #14]
 800ab3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab3e:	3301      	adds	r3, #1
 800ab40:	011b      	lsls	r3, r3, #4
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	4413      	add	r3, r2
 800ab46:	3304      	adds	r3, #4
 800ab48:	e007      	b.n	800ab5a <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 800ab4a:	7bbb      	ldrb	r3, [r7, #14]
 800ab4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800ab50:	3310      	adds	r3, #16
 800ab52:	011b      	lsls	r3, r3, #4
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	4413      	add	r3, r2
 800ab58:	3304      	adds	r3, #4
 800ab5a:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 800ab5c:	7bbb      	ldrb	r3, [r7, #14]
 800ab5e:	4619      	mov	r1, r3
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f7f8 f8b9 	bl	8002cd8 <USBD_LL_IsStallEP>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d003      	beq.n	800ab74 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	601a      	str	r2, [r3, #0]
 800ab72:	e002      	b.n	800ab7a <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	2200      	movs	r2, #0
 800ab78:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 800ab7a:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 800ab7c:	2202      	movs	r2, #2
 800ab7e:	4619      	mov	r1, r3
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 fb16 	bl	800b1b2 <USBD_CtlSendData>
      break;
 800ab86:	e005      	b.n	800ab94 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 800ab88:	6839      	ldr	r1, [r7, #0]
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f000 faa6 	bl	800b0dc <USBD_CtlError>
      break;
 800ab90:	e000      	b.n	800ab94 <USBD_StdEPReq+0x1aa>
      break;	
 800ab92:	bf00      	nop
    break;
 800ab94:	e000      	b.n	800ab98 <USBD_StdEPReq+0x1ae>
    break;
 800ab96:	bf00      	nop
  }
  return ret;
 800ab98:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3710      	adds	r7, #16
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
	...

0800aba4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 800aba4:	b580      	push	{r7, lr}
 800aba6:	b084      	sub	sp, #16
 800aba8:	af00      	add	r7, sp, #0
 800abaa:	6078      	str	r0, [r7, #4]
 800abac:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 800abae:	683b      	ldr	r3, [r7, #0]
 800abb0:	885b      	ldrh	r3, [r3, #2]
 800abb2:	0a1b      	lsrs	r3, r3, #8
 800abb4:	b29b      	uxth	r3, r3
 800abb6:	3b01      	subs	r3, #1
 800abb8:	2b06      	cmp	r3, #6
 800abba:	f200 80d1 	bhi.w	800ad60 <USBD_GetDescriptor+0x1bc>
 800abbe:	a201      	add	r2, pc, #4	@ (adr r2, 800abc4 <USBD_GetDescriptor+0x20>)
 800abc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abc4:	0800abe1 	.word	0x0800abe1
 800abc8:	0800abf9 	.word	0x0800abf9
 800abcc:	0800ac39 	.word	0x0800ac39
 800abd0:	0800ad61 	.word	0x0800ad61
 800abd4:	0800ad61 	.word	0x0800ad61
 800abd8:	0800ad0d 	.word	0x0800ad0d
 800abdc:	0800ad33 	.word	0x0800ad33
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	687a      	ldr	r2, [r7, #4]
 800abea:	7c12      	ldrb	r2, [r2, #16]
 800abec:	f107 010a 	add.w	r1, r7, #10
 800abf0:	4610      	mov	r0, r2
 800abf2:	4798      	blx	r3
 800abf4:	60f8      	str	r0, [r7, #12]
    break;
 800abf6:	e0b8      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	7c1b      	ldrb	r3, [r3, #16]
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	d10d      	bne.n	800ac1c <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ac06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac08:	f107 020a 	add.w	r2, r7, #10
 800ac0c:	4610      	mov	r0, r2
 800ac0e:	4798      	blx	r3
 800ac10:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3301      	adds	r3, #1
 800ac16:	2202      	movs	r2, #2
 800ac18:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800ac1a:	e0a6      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ac22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac24:	f107 020a 	add.w	r2, r7, #10
 800ac28:	4610      	mov	r0, r2
 800ac2a:	4798      	blx	r3
 800ac2c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	3301      	adds	r3, #1
 800ac32:	2202      	movs	r2, #2
 800ac34:	701a      	strb	r2, [r3, #0]
    break;
 800ac36:	e098      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	885b      	ldrh	r3, [r3, #2]
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	2b05      	cmp	r3, #5
 800ac40:	d856      	bhi.n	800acf0 <USBD_GetDescriptor+0x14c>
 800ac42:	a201      	add	r2, pc, #4	@ (adr r2, 800ac48 <USBD_GetDescriptor+0xa4>)
 800ac44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac48:	0800ac61 	.word	0x0800ac61
 800ac4c:	0800ac79 	.word	0x0800ac79
 800ac50:	0800ac91 	.word	0x0800ac91
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800acc1 	.word	0x0800acc1
 800ac5c:	0800acd9 	.word	0x0800acd9
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ac66:	685b      	ldr	r3, [r3, #4]
 800ac68:	687a      	ldr	r2, [r7, #4]
 800ac6a:	7c12      	ldrb	r2, [r2, #16]
 800ac6c:	f107 010a 	add.w	r1, r7, #10
 800ac70:	4610      	mov	r0, r2
 800ac72:	4798      	blx	r3
 800ac74:	60f8      	str	r0, [r7, #12]
      break;
 800ac76:	e048      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	7c12      	ldrb	r2, [r2, #16]
 800ac84:	f107 010a 	add.w	r1, r7, #10
 800ac88:	4610      	mov	r0, r2
 800ac8a:	4798      	blx	r3
 800ac8c:	60f8      	str	r0, [r7, #12]
      break;
 800ac8e:	e03c      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800ac96:	68db      	ldr	r3, [r3, #12]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	7c12      	ldrb	r2, [r2, #16]
 800ac9c:	f107 010a 	add.w	r1, r7, #10
 800aca0:	4610      	mov	r0, r2
 800aca2:	4798      	blx	r3
 800aca4:	60f8      	str	r0, [r7, #12]
      break;
 800aca6:	e030      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800acae:	691b      	ldr	r3, [r3, #16]
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	7c12      	ldrb	r2, [r2, #16]
 800acb4:	f107 010a 	add.w	r1, r7, #10
 800acb8:	4610      	mov	r0, r2
 800acba:	4798      	blx	r3
 800acbc:	60f8      	str	r0, [r7, #12]
      break;
 800acbe:	e024      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800acc6:	695b      	ldr	r3, [r3, #20]
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	7c12      	ldrb	r2, [r2, #16]
 800accc:	f107 010a 	add.w	r1, r7, #10
 800acd0:	4610      	mov	r0, r2
 800acd2:	4798      	blx	r3
 800acd4:	60f8      	str	r0, [r7, #12]
      break;
 800acd6:	e018      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800acde:	699b      	ldr	r3, [r3, #24]
 800ace0:	687a      	ldr	r2, [r7, #4]
 800ace2:	7c12      	ldrb	r2, [r2, #16]
 800ace4:	f107 010a 	add.w	r1, r7, #10
 800ace8:	4610      	mov	r0, r2
 800acea:	4798      	blx	r3
 800acec:	60f8      	str	r0, [r7, #12]
      break;
 800acee:	e00c      	b.n	800ad0a <USBD_GetDescriptor+0x166>
      
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800acf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	8852      	ldrh	r2, [r2, #2]
 800acfc:	b2d1      	uxtb	r1, r2
 800acfe:	f107 020a 	add.w	r2, r7, #10
 800ad02:	6878      	ldr	r0, [r7, #4]
 800ad04:	4798      	blx	r3
 800ad06:	60f8      	str	r0, [r7, #12]
      break;
 800ad08:	bf00      	nop
#else      
       USBD_CtlError(pdev , req);
      return;
#endif   
    }
    break;
 800ad0a:	e02e      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	7c1b      	ldrb	r3, [r3, #16]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d109      	bne.n	800ad28 <USBD_GetDescriptor+0x184>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ad1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad1c:	f107 020a 	add.w	r2, r7, #10
 800ad20:	4610      	mov	r0, r2
 800ad22:	4798      	blx	r3
 800ad24:	60f8      	str	r0, [r7, #12]
      break;
 800ad26:	e020      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800ad28:	6839      	ldr	r1, [r7, #0]
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f000 f9d6 	bl	800b0dc <USBD_CtlError>
      return;
 800ad30:	e030      	b.n	800ad94 <USBD_GetDescriptor+0x1f0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	7c1b      	ldrb	r3, [r3, #16]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d10d      	bne.n	800ad56 <USBD_GetDescriptor+0x1b2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ad40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad42:	f107 020a 	add.w	r2, r7, #10
 800ad46:	4610      	mov	r0, r2
 800ad48:	4798      	blx	r3
 800ad4a:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	3301      	adds	r3, #1
 800ad50:	2207      	movs	r2, #7
 800ad52:	701a      	strb	r2, [r3, #0]
      break; 
 800ad54:	e009      	b.n	800ad6a <USBD_GetDescriptor+0x1c6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800ad56:	6839      	ldr	r1, [r7, #0]
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f9bf 	bl	800b0dc <USBD_CtlError>
      return;
 800ad5e:	e019      	b.n	800ad94 <USBD_GetDescriptor+0x1f0>
    }

  default: 
     USBD_CtlError(pdev , req);
 800ad60:	6839      	ldr	r1, [r7, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 f9ba 	bl	800b0dc <USBD_CtlError>
    return;
 800ad68:	e014      	b.n	800ad94 <USBD_GetDescriptor+0x1f0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 800ad6a:	897b      	ldrh	r3, [r7, #10]
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d011      	beq.n	800ad94 <USBD_GetDescriptor+0x1f0>
 800ad70:	683b      	ldr	r3, [r7, #0]
 800ad72:	88db      	ldrh	r3, [r3, #6]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d00d      	beq.n	800ad94 <USBD_GetDescriptor+0x1f0>
  {
    
    len = MIN(len , req->wLength);
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	88da      	ldrh	r2, [r3, #6]
 800ad7c:	897b      	ldrh	r3, [r7, #10]
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	bf28      	it	cs
 800ad82:	4613      	movcs	r3, r2
 800ad84:	b29b      	uxth	r3, r3
 800ad86:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800ad88:	897b      	ldrh	r3, [r7, #10]
 800ad8a:	461a      	mov	r2, r3
 800ad8c:	68f9      	ldr	r1, [r7, #12]
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fa0f 	bl	800b1b2 <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 800ad94:	3710      	adds	r7, #16
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}
 800ad9a:	bf00      	nop

0800ad9c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b084      	sub	sp, #16
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	889b      	ldrh	r3, [r3, #4]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d12c      	bne.n	800ae08 <USBD_SetAddress+0x6c>
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	88db      	ldrh	r3, [r3, #6]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d128      	bne.n	800ae08 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	885b      	ldrh	r3, [r3, #2]
 800adba:	b2db      	uxtb	r3, r3
 800adbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adc0:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800adc8:	2b03      	cmp	r3, #3
 800adca:	d104      	bne.n	800add6 <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 800adcc:	6839      	ldr	r1, [r7, #0]
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	f000 f984 	bl	800b0dc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800add4:	e01d      	b.n	800ae12 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	7bfa      	ldrb	r2, [r7, #15]
 800adda:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 800adde:	7bfb      	ldrb	r3, [r7, #15]
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f7f7 ffa3 	bl	8002d2e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800ade8:	6878      	ldr	r0, [r7, #4]
 800adea:	f000 fa40 	bl	800b26e <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 800adee:	7bfb      	ldrb	r3, [r7, #15]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d004      	beq.n	800adfe <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2202      	movs	r2, #2
 800adf8:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800adfc:	e009      	b.n	800ae12 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2201      	movs	r2, #1
 800ae02:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800ae06:	e004      	b.n	800ae12 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800ae08:	6839      	ldr	r1, [r7, #0]
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f966 	bl	800b0dc <USBD_CtlError>
  } 
}
 800ae10:	bf00      	nop
 800ae12:	bf00      	nop
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}
	...

0800ae1c <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b082      	sub	sp, #8
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	885b      	ldrh	r3, [r3, #2]
 800ae2a:	b2da      	uxtb	r2, r3
 800ae2c:	4b3e      	ldr	r3, [pc, #248]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae2e:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 800ae30:	4b3d      	ldr	r3, [pc, #244]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d904      	bls.n	800ae42 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 800ae38:	6839      	ldr	r1, [r7, #0]
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 f94e 	bl	800b0dc <USBD_CtlError>
 800ae40:	e06f      	b.n	800af22 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800ae48:	2b02      	cmp	r3, #2
 800ae4a:	d002      	beq.n	800ae52 <USBD_SetConfig+0x36>
 800ae4c:	2b03      	cmp	r3, #3
 800ae4e:	d023      	beq.n	800ae98 <USBD_SetConfig+0x7c>
 800ae50:	e062      	b.n	800af18 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 800ae52:	4b35      	ldr	r3, [pc, #212]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d01a      	beq.n	800ae90 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 800ae5a:	4b33      	ldr	r3, [pc, #204]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	461a      	mov	r2, r3
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	2203      	movs	r2, #3
 800ae68:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800ae6c:	4b2e      	ldr	r3, [pc, #184]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	4619      	mov	r1, r3
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f7ff fb50 	bl	800a518 <USBD_SetClassConfig>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	2b02      	cmp	r3, #2
 800ae7c:	d104      	bne.n	800ae88 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 800ae7e:	6839      	ldr	r1, [r7, #0]
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 f92b 	bl	800b0dc <USBD_CtlError>
          return;
 800ae86:	e04c      	b.n	800af22 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f9f0 	bl	800b26e <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800ae8e:	e048      	b.n	800af22 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f000 f9ec 	bl	800b26e <USBD_CtlSendStatus>
      break;
 800ae96:	e044      	b.n	800af22 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 800ae98:	4b23      	ldr	r3, [pc, #140]	@ (800af28 <USBD_SetConfig+0x10c>)
 800ae9a:	781b      	ldrb	r3, [r3, #0]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d112      	bne.n	800aec6 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	2202      	movs	r2, #2
 800aea4:	f883 21fc 	strb.w	r2, [r3, #508]	@ 0x1fc
        pdev->dev_config = cfgidx;          
 800aea8:	4b1f      	ldr	r3, [pc, #124]	@ (800af28 <USBD_SetConfig+0x10c>)
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	461a      	mov	r2, r3
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 800aeb2:	4b1d      	ldr	r3, [pc, #116]	@ (800af28 <USBD_SetConfig+0x10c>)
 800aeb4:	781b      	ldrb	r3, [r3, #0]
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f7ff fb4c 	bl	800a556 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f9d5 	bl	800b26e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800aec4:	e02d      	b.n	800af22 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 800aec6:	4b18      	ldr	r3, [pc, #96]	@ (800af28 <USBD_SetConfig+0x10c>)
 800aec8:	781b      	ldrb	r3, [r3, #0]
 800aeca:	461a      	mov	r2, r3
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	429a      	cmp	r2, r3
 800aed2:	d01d      	beq.n	800af10 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	4619      	mov	r1, r3
 800aedc:	6878      	ldr	r0, [r7, #4]
 800aede:	f7ff fb3a 	bl	800a556 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aee2:	4b11      	ldr	r3, [pc, #68]	@ (800af28 <USBD_SetConfig+0x10c>)
 800aee4:	781b      	ldrb	r3, [r3, #0]
 800aee6:	461a      	mov	r2, r3
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800aeec:	4b0e      	ldr	r3, [pc, #56]	@ (800af28 <USBD_SetConfig+0x10c>)
 800aeee:	781b      	ldrb	r3, [r3, #0]
 800aef0:	4619      	mov	r1, r3
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f7ff fb10 	bl	800a518 <USBD_SetClassConfig>
 800aef8:	4603      	mov	r3, r0
 800aefa:	2b02      	cmp	r3, #2
 800aefc:	d104      	bne.n	800af08 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 800aefe:	6839      	ldr	r1, [r7, #0]
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f000 f8eb 	bl	800b0dc <USBD_CtlError>
          return;
 800af06:	e00c      	b.n	800af22 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 800af08:	6878      	ldr	r0, [r7, #4]
 800af0a:	f000 f9b0 	bl	800b26e <USBD_CtlSendStatus>
      break;
 800af0e:	e008      	b.n	800af22 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 f9ac 	bl	800b26e <USBD_CtlSendStatus>
      break;
 800af16:	e004      	b.n	800af22 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 800af18:	6839      	ldr	r1, [r7, #0]
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 f8de 	bl	800b0dc <USBD_CtlError>
      break;
 800af20:	bf00      	nop
    }
  }
}
 800af22:	3708      	adds	r7, #8
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	20000a54 	.word	0x20000a54

0800af2c <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b082      	sub	sp, #8
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	88db      	ldrh	r3, [r3, #6]
 800af3a:	2b01      	cmp	r3, #1
 800af3c:	d004      	beq.n	800af48 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 800af3e:	6839      	ldr	r1, [r7, #0]
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 f8cb 	bl	800b0dc <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800af46:	e01f      	b.n	800af88 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d002      	beq.n	800af58 <USBD_GetConfig+0x2c>
 800af52:	2b03      	cmp	r3, #3
 800af54:	d00b      	beq.n	800af6e <USBD_GetConfig+0x42>
 800af56:	e012      	b.n	800af7e <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 800af62:	2201      	movs	r2, #1
 800af64:	4619      	mov	r1, r3
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 f923 	bl	800b1b2 <USBD_CtlSendData>
      break;
 800af6c:	e00c      	b.n	800af88 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 800af72:	2201      	movs	r2, #1
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 f91b 	bl	800b1b2 <USBD_CtlSendData>
      break;
 800af7c:	e004      	b.n	800af88 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 800af7e:	6839      	ldr	r1, [r7, #0]
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f000 f8ab 	bl	800b0dc <USBD_CtlError>
      break;
 800af86:	bf00      	nop
}
 800af88:	bf00      	nop
 800af8a:	3708      	adds	r7, #8
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
 800af98:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800afa0:	3b02      	subs	r3, #2
 800afa2:	2b01      	cmp	r3, #1
 800afa4:	d815      	bhi.n	800afd2 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	2201      	movs	r2, #1
 800afaa:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d005      	beq.n	800afc2 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	68db      	ldr	r3, [r3, #12]
 800afba:	f043 0202 	orr.w	r2, r3, #2
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 800afc6:	2202      	movs	r2, #2
 800afc8:	4619      	mov	r1, r3
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 f8f1 	bl	800b1b2 <USBD_CtlSendData>
                      2);
    break;
 800afd0:	e004      	b.n	800afdc <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 800afd2:	6839      	ldr	r1, [r7, #0]
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 f881 	bl	800b0dc <USBD_CtlError>
    break;
 800afda:	bf00      	nop
  }
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}

0800afe4 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b082      	sub	sp, #8
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	885b      	ldrh	r3, [r3, #2]
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	d10d      	bne.n	800b012 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	2201      	movs	r2, #1
 800affa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    pdev->pClass->Setup (pdev, req);   
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b004:	689b      	ldr	r3, [r3, #8]
 800b006:	6839      	ldr	r1, [r7, #0]
 800b008:	6878      	ldr	r0, [r7, #4]
 800b00a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f000 f92e 	bl	800b26e <USBD_CtlSendStatus>
  }

}
 800b012:	bf00      	nop
 800b014:	3708      	adds	r7, #8
 800b016:	46bd      	mov	sp, r7
 800b018:	bd80      	pop	{r7, pc}

0800b01a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 800b01a:	b580      	push	{r7, lr}
 800b01c:	b082      	sub	sp, #8
 800b01e:	af00      	add	r7, sp, #0
 800b020:	6078      	str	r0, [r7, #4]
 800b022:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f893 31fc 	ldrb.w	r3, [r3, #508]	@ 0x1fc
 800b02a:	3b02      	subs	r3, #2
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d812      	bhi.n	800b056 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	885b      	ldrh	r3, [r3, #2]
 800b034:	2b01      	cmp	r3, #1
 800b036:	d113      	bne.n	800b060 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2200      	movs	r2, #0
 800b03c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
      pdev->pClass->Setup (pdev, req);   
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 f90d 	bl	800b26e <USBD_CtlSendStatus>
    }
    break;
 800b054:	e004      	b.n	800b060 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 800b056:	6839      	ldr	r1, [r7, #0]
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 f83f 	bl	800b0dc <USBD_CtlError>
    break;
 800b05e:	e000      	b.n	800b062 <USBD_ClrFeature+0x48>
    break;
 800b060:	bf00      	nop
  }
}
 800b062:	bf00      	nop
 800b064:	3708      	adds	r7, #8
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b06a:	b480      	push	{r7}
 800b06c:	b083      	sub	sp, #12
 800b06e:	af00      	add	r7, sp, #0
 800b070:	6078      	str	r0, [r7, #4]
 800b072:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	781a      	ldrb	r2, [r3, #0]
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	785a      	ldrb	r2, [r3, #1]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	3302      	adds	r3, #2
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	461a      	mov	r2, r3
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	3303      	adds	r3, #3
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	021b      	lsls	r3, r3, #8
 800b094:	b29b      	uxth	r3, r3
 800b096:	4413      	add	r3, r2
 800b098:	b29a      	uxth	r2, r3
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	3304      	adds	r3, #4
 800b0a2:	781b      	ldrb	r3, [r3, #0]
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	3305      	adds	r3, #5
 800b0aa:	781b      	ldrb	r3, [r3, #0]
 800b0ac:	021b      	lsls	r3, r3, #8
 800b0ae:	b29b      	uxth	r3, r3
 800b0b0:	4413      	add	r3, r2
 800b0b2:	b29a      	uxth	r2, r3
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	3306      	adds	r3, #6
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	461a      	mov	r2, r3
 800b0c0:	683b      	ldr	r3, [r7, #0]
 800b0c2:	3307      	adds	r3, #7
 800b0c4:	781b      	ldrb	r3, [r3, #0]
 800b0c6:	021b      	lsls	r3, r3, #8
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	4413      	add	r3, r2
 800b0cc:	b29a      	uxth	r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	80da      	strh	r2, [r3, #6]

}
 800b0d2:	bf00      	nop
 800b0d4:	370c      	adds	r7, #12
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bc80      	pop	{r7}
 800b0da:	4770      	bx	lr

0800b0dc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 800b0e6:	2180      	movs	r1, #128	@ 0x80
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7f7 fdcf 	bl	8002c8c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 800b0ee:	2100      	movs	r1, #0
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7f7 fdcb 	bl	8002c8c <USBD_LL_StallEP>
}
 800b0f6:	bf00      	nop
 800b0f8:	3708      	adds	r7, #8
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	bd80      	pop	{r7, pc}

0800b0fe <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b0fe:	b580      	push	{r7, lr}
 800b100:	b086      	sub	sp, #24
 800b102:	af00      	add	r7, sp, #0
 800b104:	60f8      	str	r0, [r7, #12]
 800b106:	60b9      	str	r1, [r7, #8]
 800b108:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 800b10a:	2300      	movs	r3, #0
 800b10c:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d033      	beq.n	800b17c <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800b114:	68f8      	ldr	r0, [r7, #12]
 800b116:	f000 f835 	bl	800b184 <USBD_GetLen>
 800b11a:	4603      	mov	r3, r0
 800b11c:	3301      	adds	r3, #1
 800b11e:	b29b      	uxth	r3, r3
 800b120:	005b      	lsls	r3, r3, #1
 800b122:	b29a      	uxth	r2, r3
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	881a      	ldrh	r2, [r3, #0]
 800b12c:	7dfb      	ldrb	r3, [r7, #23]
 800b12e:	1c59      	adds	r1, r3, #1
 800b130:	75f9      	strb	r1, [r7, #23]
 800b132:	4619      	mov	r1, r3
 800b134:	68bb      	ldr	r3, [r7, #8]
 800b136:	440b      	add	r3, r1
 800b138:	b2d2      	uxtb	r2, r2
 800b13a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800b13c:	7dfb      	ldrb	r3, [r7, #23]
 800b13e:	1c5a      	adds	r2, r3, #1
 800b140:	75fa      	strb	r2, [r7, #23]
 800b142:	461a      	mov	r2, r3
 800b144:	68bb      	ldr	r3, [r7, #8]
 800b146:	4413      	add	r3, r2
 800b148:	2203      	movs	r2, #3
 800b14a:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 800b14c:	e012      	b.n	800b174 <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	1c5a      	adds	r2, r3, #1
 800b152:	60fa      	str	r2, [r7, #12]
 800b154:	7dfa      	ldrb	r2, [r7, #23]
 800b156:	1c51      	adds	r1, r2, #1
 800b158:	75f9      	strb	r1, [r7, #23]
 800b15a:	4611      	mov	r1, r2
 800b15c:	68ba      	ldr	r2, [r7, #8]
 800b15e:	440a      	add	r2, r1
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 800b164:	7dfb      	ldrb	r3, [r7, #23]
 800b166:	1c5a      	adds	r2, r3, #1
 800b168:	75fa      	strb	r2, [r7, #23]
 800b16a:	461a      	mov	r2, r3
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	4413      	add	r3, r2
 800b170:	2200      	movs	r2, #0
 800b172:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d1e8      	bne.n	800b14e <USBD_GetString+0x50>
    }
  } 
}
 800b17c:	bf00      	nop
 800b17e:	3718      	adds	r7, #24
 800b180:	46bd      	mov	sp, r7
 800b182:	bd80      	pop	{r7, pc}

0800b184 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b184:	b480      	push	{r7}
 800b186:	b085      	sub	sp, #20
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 800b18c:	2300      	movs	r3, #0
 800b18e:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 800b190:	e005      	b.n	800b19e <USBD_GetLen+0x1a>
    {
        len++;
 800b192:	7bfb      	ldrb	r3, [r7, #15]
 800b194:	3301      	adds	r3, #1
 800b196:	73fb      	strb	r3, [r7, #15]
        buf++;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	3301      	adds	r3, #1
 800b19c:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d1f5      	bne.n	800b192 <USBD_GetLen+0xe>
    }

    return len;
 800b1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	3714      	adds	r7, #20
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bc80      	pop	{r7}
 800b1b0:	4770      	bx	lr

0800b1b2 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800b1b2:	b580      	push	{r7, lr}
 800b1b4:	b084      	sub	sp, #16
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	60f8      	str	r0, [r7, #12]
 800b1ba:	60b9      	str	r1, [r7, #8]
 800b1bc:	4613      	mov	r3, r2
 800b1be:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2202      	movs	r2, #2
 800b1c4:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_in[0].total_length = len;
 800b1c8:	88fa      	ldrh	r2, [r7, #6]
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 800b1ce:	88fa      	ldrh	r2, [r7, #6]
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800b1d4:	88fb      	ldrh	r3, [r7, #6]
 800b1d6:	68ba      	ldr	r2, [r7, #8]
 800b1d8:	2100      	movs	r1, #0
 800b1da:	68f8      	ldr	r0, [r7, #12]
 800b1dc:	f7f7 fdba 	bl	8002d54 <USBD_LL_Transmit>
  
  return USBD_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}

0800b1ea <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 800b1ea:	b580      	push	{r7, lr}
 800b1ec:	b084      	sub	sp, #16
 800b1ee:	af00      	add	r7, sp, #0
 800b1f0:	60f8      	str	r0, [r7, #12]
 800b1f2:	60b9      	str	r1, [r7, #8]
 800b1f4:	4613      	mov	r3, r2
 800b1f6:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 800b1f8:	88fb      	ldrh	r3, [r7, #6]
 800b1fa:	68ba      	ldr	r2, [r7, #8]
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	68f8      	ldr	r0, [r7, #12]
 800b200:	f7f7 fda8 	bl	8002d54 <USBD_LL_Transmit>
  
  return USBD_OK;
 800b204:	2300      	movs	r3, #0
}
 800b206:	4618      	mov	r0, r3
 800b208:	3710      	adds	r7, #16
 800b20a:	46bd      	mov	sp, r7
 800b20c:	bd80      	pop	{r7, pc}

0800b20e <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 800b20e:	b580      	push	{r7, lr}
 800b210:	b084      	sub	sp, #16
 800b212:	af00      	add	r7, sp, #0
 800b214:	60f8      	str	r0, [r7, #12]
 800b216:	60b9      	str	r1, [r7, #8]
 800b218:	4613      	mov	r3, r2
 800b21a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	2203      	movs	r2, #3
 800b220:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  pdev->ep_out[0].total_length = len;
 800b224:	88fa      	ldrh	r2, [r7, #6]
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  pdev->ep_out[0].rem_length   = len;
 800b22c:	88fa      	ldrh	r2, [r7, #6]
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 800b234:	88fb      	ldrh	r3, [r7, #6]
 800b236:	68ba      	ldr	r2, [r7, #8]
 800b238:	2100      	movs	r1, #0
 800b23a:	68f8      	ldr	r0, [r7, #12]
 800b23c:	f7f7 fda1 	bl	8002d82 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 800b240:	2300      	movs	r3, #0
}
 800b242:	4618      	mov	r0, r3
 800b244:	3710      	adds	r7, #16
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b084      	sub	sp, #16
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	60b9      	str	r1, [r7, #8]
 800b254:	4613      	mov	r3, r2
 800b256:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 800b258:	88fb      	ldrh	r3, [r7, #6]
 800b25a:	68ba      	ldr	r2, [r7, #8]
 800b25c:	2100      	movs	r1, #0
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	f7f7 fd8f 	bl	8002d82 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 800b264:	2300      	movs	r3, #0
}
 800b266:	4618      	mov	r0, r3
 800b268:	3710      	adds	r7, #16
 800b26a:	46bd      	mov	sp, r7
 800b26c:	bd80      	pop	{r7, pc}

0800b26e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 800b26e:	b580      	push	{r7, lr}
 800b270:	b082      	sub	sp, #8
 800b272:	af00      	add	r7, sp, #0
 800b274:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2204      	movs	r2, #4
 800b27a:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 800b27e:	2300      	movs	r3, #0
 800b280:	2200      	movs	r2, #0
 800b282:	2100      	movs	r1, #0
 800b284:	6878      	ldr	r0, [r7, #4]
 800b286:	f7f7 fd65 	bl	8002d54 <USBD_LL_Transmit>
  
  return USBD_OK;
 800b28a:	2300      	movs	r3, #0
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3708      	adds	r7, #8
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2205      	movs	r2, #5
 800b2a0:	f8c3 21f4 	str.w	r2, [r3, #500]	@ 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	2100      	movs	r1, #0
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f7f7 fd69 	bl	8002d82 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3708      	adds	r7, #8
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}

0800b2ba <memset>:
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	4402      	add	r2, r0
 800b2be:	4293      	cmp	r3, r2
 800b2c0:	d100      	bne.n	800b2c4 <memset+0xa>
 800b2c2:	4770      	bx	lr
 800b2c4:	f803 1b01 	strb.w	r1, [r3], #1
 800b2c8:	e7f9      	b.n	800b2be <memset+0x4>
	...

0800b2cc <__libc_init_array>:
 800b2cc:	b570      	push	{r4, r5, r6, lr}
 800b2ce:	2600      	movs	r6, #0
 800b2d0:	4d0c      	ldr	r5, [pc, #48]	@ (800b304 <__libc_init_array+0x38>)
 800b2d2:	4c0d      	ldr	r4, [pc, #52]	@ (800b308 <__libc_init_array+0x3c>)
 800b2d4:	1b64      	subs	r4, r4, r5
 800b2d6:	10a4      	asrs	r4, r4, #2
 800b2d8:	42a6      	cmp	r6, r4
 800b2da:	d109      	bne.n	800b2f0 <__libc_init_array+0x24>
 800b2dc:	f000 f81a 	bl	800b314 <_init>
 800b2e0:	2600      	movs	r6, #0
 800b2e2:	4d0a      	ldr	r5, [pc, #40]	@ (800b30c <__libc_init_array+0x40>)
 800b2e4:	4c0a      	ldr	r4, [pc, #40]	@ (800b310 <__libc_init_array+0x44>)
 800b2e6:	1b64      	subs	r4, r4, r5
 800b2e8:	10a4      	asrs	r4, r4, #2
 800b2ea:	42a6      	cmp	r6, r4
 800b2ec:	d105      	bne.n	800b2fa <__libc_init_array+0x2e>
 800b2ee:	bd70      	pop	{r4, r5, r6, pc}
 800b2f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2f4:	4798      	blx	r3
 800b2f6:	3601      	adds	r6, #1
 800b2f8:	e7ee      	b.n	800b2d8 <__libc_init_array+0xc>
 800b2fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2fe:	4798      	blx	r3
 800b300:	3601      	adds	r6, #1
 800b302:	e7f2      	b.n	800b2ea <__libc_init_array+0x1e>
 800b304:	0800b440 	.word	0x0800b440
 800b308:	0800b440 	.word	0x0800b440
 800b30c:	0800b440 	.word	0x0800b440
 800b310:	0800b444 	.word	0x0800b444

0800b314 <_init>:
 800b314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b316:	bf00      	nop
 800b318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b31a:	bc08      	pop	{r3}
 800b31c:	469e      	mov	lr, r3
 800b31e:	4770      	bx	lr

0800b320 <_fini>:
 800b320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b322:	bf00      	nop
 800b324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b326:	bc08      	pop	{r3}
 800b328:	469e      	mov	lr, r3
 800b32a:	4770      	bx	lr
