{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:06 2019 " "Info: Processing started: Sat Jan 05 22:27:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult10b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult10b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult10b-bhv " "Info: Found design unit 1: mult10b-bhv" {  } { { "mult10b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult10b " "Info: Found entity 1: mult10b" {  } { { "mult10b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2total.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2total-one " "Info: Found design unit 1: or2total-one" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or2total " "Info: Found entity 1: or2total" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total_run.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file total_run.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total_run-totalrun " "Info: Found design unit 1: total_run-totalrun" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 total_run " "Info: Found entity 1: total_run" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drivetime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file drivetime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 drivetime-one " "Info: Found design unit 1: drivetime-one" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 drivetime " "Info: Found entity 1: drivetime" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file state_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_controller-control " "Info: Found design unit 1: state_controller-control" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 state_controller " "Info: Found entity 1: state_controller" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "starting_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file starting_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 starting_price-start " "Info: Found design unit 1: starting_price-start" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 starting_price " "Info: Found entity 1: starting_price" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file settime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 settime-time " "Info: Found design unit 1: settime-time" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 settime " "Info: Found entity 1: settime" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SetInit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SetInit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetInit-set " "Info: Found design unit 1: SetInit-set" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SetInit " "Info: Found entity 1: SetInit" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_price-price " "Info: Found design unit 1: set_price-price" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_price " "Info: Found entity 1: set_price" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remove_jitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file remove_jitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remove_jitter-bhv " "Info: Found design unit 1: remove_jitter-bhv" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 remove_jitter " "Info: Found entity 1: remove_jitter" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file unit_price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_price-unit " "Info: Found design unit 1: unit_price-unit" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 unit_price " "Info: Found entity 1: unit_price" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hl-one " "Info: Found design unit 1: hl-one" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hl " "Info: Found entity 1: hl" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file licheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licheng-one " "Info: Found design unit 1: licheng-one" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 licheng " "Info: Found entity 1: licheng" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-one " "Info: Found design unit 1: main-one" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay-one " "Info: Found design unit 1: delay-one" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 delay " "Info: Found entity 1: delay" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displaytime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaytime-one " "Info: Found design unit 1: displaytime-one" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displaytime " "Info: Found entity 1: displaytime" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydistance.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displaydistance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaydistance-one " "Info: Found design unit 1: displaydistance-one" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displaydistance " "Info: Found entity 1: displaydistance" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file displayprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayprice-one " "Info: Found design unit 1: displayprice-one" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 displayprice " "Info: Found entity 1: displayprice" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countplus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file countplus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countplus-one " "Info: Found design unit 1: countplus-one" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countplus " "Info: Found entity 1: countplus" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separateprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file separateprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separateprice-one " "Info: Found design unit 1: separateprice-one" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 separateprice " "Info: Found entity 1: separateprice" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separatetime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file separatetime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 separatetime-one " "Info: Found design unit 1: separatetime-one" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 separatetime " "Info: Found entity 1: separatetime" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lingcheng.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lingcheng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lingcheng-one " "Info: Found design unit 1: lingcheng-one" {  } { { "lingcheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/lingcheng.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lingcheng " "Info: Found entity 1: lingcheng" {  } { { "lingcheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/lingcheng.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4b D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd " "Warning: Entity \"mult4b\" obtained from \"D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4b.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult4b-one " "Info: Found design unit 1: mult4b-one" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult4b " "Info: Found entity 1: mult4b" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setprice.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file setprice.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setprice-setprice " "Info: Found design unit 1: setprice-setprice" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 setprice " "Info: Found entity 1: setprice" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or5price.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or5price.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or5price-one " "Info: Found design unit 1: or5price-one" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or5price " "Info: Found entity 1: or5price" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2time.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or2time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2time-one " "Info: Found design unit 1: or2time-one" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or2time " "Info: Found entity 1: or2time" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bee.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bee-one " "Info: Found design unit 1: bee-one" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bee " "Info: Found entity 1: bee" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "net9 main.vhd(384) " "Warning (10036): Verilog HDL or VHDL warning at main.vhd(384): object \"net9\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 384 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "net20 main.vhd(388) " "Warning (10541): VHDL Signal Declaration warning at main.vhd(388): used implicit default value for signal \"net20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 388 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hl hl:u1 " "Info: Elaborating entity \"hl\" for hierarchy \"hl:u1\"" {  } { { "main.vhd" "u1" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load hl.vhd(29) " "Warning (10492): VHDL Process Statement warning at hl.vhd(29): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ceout hl.vhd(26) " "Warning (10631): VHDL Process Statement warning at hl.vhd(26): inferring latch(es) for signal or variable \"ceout\", which holds its previous value in one or more paths through the process" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ceout hl.vhd(26) " "Info (10041): Inferred latch for \"ceout\" at hl.vhd(26)" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licheng licheng:u2 " "Info: Elaborating entity \"licheng\" for hierarchy \"licheng:u2\"" {  } { { "main.vhd" "u2" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load licheng.vhd(43) " "Warning (10492): VHDL Process Statement warning at licheng.vhd(43): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce licheng.vhd(45) " "Warning (10492): VHDL Process Statement warning at licheng.vhd(45): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay delay:u3 " "Info: Elaborating entity \"delay\" for hierarchy \"delay:u3\"" {  } { { "main.vhd" "u3" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 420 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load delay.vhd(32) " "Warning (10492): VHDL Process Statement warning at delay.vhd(32): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "delay.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/delay.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "total_run total_run:u4 " "Info: Elaborating entity \"total_run\" for hierarchy \"total_run:u4\"" {  } { { "main.vhd" "u4" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load total_run.vhd(37) " "Warning (10492): VHDL Process Statement warning at total_run.vhd(37): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce total_run.vhd(39) " "Warning (10492): VHDL Process Statement warning at total_run.vhd(39): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drivetime drivetime:u5 " "Info: Elaborating entity \"drivetime\" for hierarchy \"drivetime:u5\"" {  } { { "main.vhd" "u5" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 422 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load drivetime.vhd(31) " "Warning (10492): VHDL Process Statement warning at drivetime.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countplus countplus:u6 " "Info: Elaborating entity \"countplus\" for hierarchy \"countplus:u6\"" {  } { { "main.vhd" "u6" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 423 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load countplus.vhd(28) " "Warning (10492): VHDL Process Statement warning at countplus.vhd(28): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countplus.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/countplus.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separatetime separatetime:u8 " "Info: Elaborating entity \"separatetime\" for hierarchy \"separatetime:u8\"" {  } { { "main.vhd" "u8" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 425 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load separatetime.vhd(26) " "Warning (10492): VHDL Process Statement warning at separatetime.vhd(26): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce separatetime.vhd(28) " "Warning (10492): VHDL Process Statement warning at separatetime.vhd(28): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separatetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separatetime.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaytime displaytime:u9 " "Info: Elaborating entity \"displaytime\" for hierarchy \"displaytime:u9\"" {  } { { "main.vhd" "u9" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 426 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displaytime.vhd(34) " "Warning (10492): VHDL Process Statement warning at displaytime.vhd(34): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separateprice separateprice:u10 " "Info: Elaborating entity \"separateprice\" for hierarchy \"separateprice:u10\"" {  } { { "main.vhd" "u10" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 427 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dout separateprice.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at separateprice.vhd(12): used implicit default value for signal \"dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load separateprice.vhd(27) " "Warning (10492): VHDL Process Statement warning at separateprice.vhd(27): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce separateprice.vhd(29) " "Warning (10492): VHDL Process Statement warning at separateprice.vhd(29): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydistance displaydistance:u11 " "Info: Elaborating entity \"displaydistance\" for hierarchy \"displaydistance:u11\"" {  } { { "main.vhd" "u11" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 428 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displaydistance.vhd(31) " "Warning (10492): VHDL Process Statement warning at displaydistance.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_controller state_controller:u12 " "Info: Elaborating entity \"state_controller\" for hierarchy \"state_controller:u12\"" {  } { { "main.vhd" "u12" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(50) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(50): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(53) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(53): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(56) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(56): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_start state_controller.vhd(65) " "Warning (10492): VHDL Process Statement warning at state_controller.vhd(65): signal \"state_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_start state_controller.vhd(36) " "Warning (10631): VHDL Process Statement warning at state_controller.vhd(36): inferring latch(es) for signal or variable \"state_start\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state state_controller.vhd(36) " "Warning (10631): VHDL Process Statement warning at state_controller.vhd(36): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.beyond_starting_price state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.beyond_starting_price\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.within_starting_price state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.within_starting_price\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.stop state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.stop\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start_reset state_controller.vhd(36) " "Info (10041): Inferred latch for \"next_state.start_reset\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_start state_controller.vhd(36) " "Info (10041): Inferred latch for \"state_start\" at state_controller.vhd(36)" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lingcheng lingcheng:u13 " "Info: Elaborating entity \"lingcheng\" for hierarchy \"lingcheng:u13\"" {  } { { "main.vhd" "u13" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starting_price starting_price:u14 " "Info: Elaborating entity \"starting_price\" for hierarchy \"starting_price:u14\"" {  } { { "main.vhd" "u14" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 431 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_starting_price starting_price.vhd(36) " "Warning (10492): VHDL Process Statement warning at starting_price.vhd(36): signal \"day_starting_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "night_starting_price starting_price.vhd(38) " "Warning (10492): VHDL Process Statement warning at starting_price.vhd(38): signal \"night_starting_price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total_price starting_price.vhd(29) " "Warning (10631): VHDL Process Statement warning at starting_price.vhd(29): inferring latch(es) for signal or variable \"total_price\", which holds its previous value in one or more paths through the process" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[0\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[0\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[1\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[1\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[2\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[2\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[3\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[3\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[4\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[4\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[5\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[5\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[6\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[6\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[7\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[7\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[8\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[8\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[9\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[9\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[10\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[10\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[11\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[11\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[12\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[12\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_price\[13\] starting_price.vhd(29) " "Info (10041): Inferred latch for \"total_price\[13\]\" at starting_price.vhd(29)" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_price unit_price:u15 " "Info: Elaborating entity \"unit_price\" for hierarchy \"unit_price:u15\"" {  } { { "main.vhd" "u15" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 432 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "state_pricing unit_price.vhd(54) " "Warning (10812): VHDL warning at unit_price.vhd(54): sensitivity list already contains state_pricing" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 54 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2total or2total:u16 " "Info: Elaborating entity \"or2total\" for hierarchy \"or2total:u16\"" {  } { { "main.vhd" "u16" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 433 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(26) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(26): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(28) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(28): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or2total.vhd(30) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(30): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "price or2total.vhd(31) " "Warning (10492): VHDL Process Statement warning at or2total.vhd(31): signal \"price\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total or2total.vhd(23) " "Warning (10631): VHDL Process Statement warning at or2total.vhd(23): inferring latch(es) for signal or variable \"total\", which holds its previous value in one or more paths through the process" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[0\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[1\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[2\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[3\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[4\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[4\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[5\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[5\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[6\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[6\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[7\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[7\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[8\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[8\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[9\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[9\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[10\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[10\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[11\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[11\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[12\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[12\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[13\] or2total.vhd(23) " "Info (10041): Inferred latch for \"total\[13\]\" at or2total.vhd(23)" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayprice displayprice:u18 " "Info: Elaborating entity \"displayprice\" for hierarchy \"displayprice:u18\"" {  } { { "main.vhd" "u18" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 435 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load displayprice.vhd(33) " "Warning (10492): VHDL Process Statement warning at displayprice.vhd(33): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remove_jitter remove_jitter:u19 " "Info: Elaborating entity \"remove_jitter\" for hierarchy \"remove_jitter:u19\"" {  } { { "main.vhd" "u19" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 437 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N remove_jitter.vhd(24) " "Warning (10540): VHDL Signal Declaration warning at remove_jitter.vhd(24): used explicit default value for signal \"N\" because signal was never assigned a value" {  } { { "remove_jitter.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/remove_jitter.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetInit SetInit:u24 " "Info: Elaborating entity \"SetInit\" for hierarchy \"SetInit:u24\"" {  } { { "main.vhd" "u24" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 442 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "settime settime:u25 " "Info: Elaborating entity \"settime\" for hierarchy \"settime:u25\"" {  } { { "main.vhd" "u25" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 443 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ten settime.vhd(34) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(34): used explicit default value for signal \"ten\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sixty settime.vhd(35) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(35): used explicit default value for signal \"sixty\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "six_hundreds settime.vhd(36) " "Warning (10540): VHDL Signal Declaration warning at settime.vhd(36): used explicit default value for signal \"six_hundreds\" because signal was never assigned a value" {  } { { "settime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult10b settime:u25\|mult10b:u25_2 " "Info: Elaborating entity \"mult10b\" for hierarchy \"settime:u25\|mult10b:u25_2\"" {  } { { "settime.vhd" "u25_2" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/settime.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4b settime:u25\|mult10b:u25_2\|mult4b:u25_1 " "Info: Elaborating entity \"mult4b\" for hierarchy \"settime:u25\|mult10b:u25_2\|mult4b:u25_1\"" {  } { { "mult10b.vhd" "u25_1" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult10b.vhd" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 mult4b.vhd(22) " "Warning (10492): VHDL Process Statement warning at mult4b.vhd(22): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mult4b.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/mult4b.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_price set_price:u26 " "Info: Elaborating entity \"set_price\" for hierarchy \"set_price:u26\"" {  } { { "main.vhd" "u26" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setprice setprice:u27 " "Info: Elaborating entity \"setprice\" for hierarchy \"setprice:u27\"" {  } { { "main.vhd" "u27" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 445 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ten setprice.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(46): used explicit default value for signal \"ten\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "hundred setprice.vhd(47) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(47): used explicit default value for signal \"hundred\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thousand setprice.vhd(48) " "Warning (10540): VHDL Signal Declaration warning at setprice.vhd(48): used explicit default value for signal \"thousand\" because signal was never assigned a value" {  } { { "setprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/setprice.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or5price or5price:u28 " "Info: Elaborating entity \"or5price\" for hierarchy \"or5price:u28\"" {  } { { "main.vhd" "u28" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 446 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(26) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(26): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(28) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(28): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(30) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(30): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(32) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(32): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pricesel or5price.vhd(34) " "Warning (10492): VHDL Process Statement warning at or5price.vhd(34): signal \"pricesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "price or5price.vhd(23) " "Warning (10631): VHDL Process Statement warning at or5price.vhd(23): inferring latch(es) for signal or variable \"price\", which holds its previous value in one or more paths through the process" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[0\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[0\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[1\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[1\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[2\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[2\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[3\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[3\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[4\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[4\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[5\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[5\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[6\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[6\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[7\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[7\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[8\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[8\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[9\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[9\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[10\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[10\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[11\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[11\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[12\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[12\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "price\[13\] or5price.vhd(23) " "Info (10041): Inferred latch for \"price\[13\]\" at or5price.vhd(23)" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2time or2time:u29 " "Info: Elaborating entity \"or2time\" for hierarchy \"or2time:u29\"" {  } { { "main.vhd" "u29" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timesel or2time.vhd(32) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(32): signal \"timesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vffentemp or2time.vhd(33) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(33): signal \"vffentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vsfentemp or2time.vhd(34) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(34): signal \"vsfentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vfhtemp or2time.vhd(35) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(35): signal \"vfhtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vshtemp or2time.vhd(36) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(36): signal \"vshtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rffentemp or2time.vhd(37) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(37): signal \"rffentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rsfentemp or2time.vhd(38) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(38): signal \"rsfentemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rfhtemp or2time.vhd(39) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(39): signal \"rfhtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rshtemp or2time.vhd(40) " "Warning (10492): VHDL Process Statement warning at or2time.vhd(40): signal \"rshtemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vffentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vffentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vsfentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vsfentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vfhtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vfhtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vshtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"vshtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rffentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rffentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsfentemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsfentemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfhtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rfhtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rshtemp or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rshtemp\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rffen or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rffen\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsfen or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsfen\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rfh or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rfh\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rsh or2time.vhd(25) " "Warning (10631): VHDL Process Statement warning at or2time.vhd(25): inferring latch(es) for signal or variable \"rsh\", which holds its previous value in one or more paths through the process" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsh\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsh\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfh\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfh\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfen\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfen\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffen\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffen\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rshtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rshtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rfhtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rfhtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rsfentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rsfentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rffentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"rffentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vshtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vshtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vfhtemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vfhtemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsfentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vsfentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[0\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[0\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[1\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[1\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[2\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[2\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vffentemp\[3\] or2time.vhd(25) " "Info (10041): Inferred latch for \"vffentemp\[3\]\" at or2time.vhd(25)" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bee bee:u30 " "Info: Elaborating entity \"bee\" for hierarchy \"bee:u30\"" {  } { { "main.vhd" "u30" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 448 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bee_pulse bee.vhd(21) " "Warning (10631): VHDL Process Statement warning at bee.vhd(21): inferring latch(es) for signal or variable \"bee_pulse\", which holds its previous value in one or more paths through the process" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bee_pulse bee.vhd(21) " "Info (10041): Inferred latch for \"bee_pulse\" at bee.vhd(21)" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.start_reset_180 " "Warning: Latch state_controller:u12\|next_state.start_reset_180 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.stop " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.stop" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[13\] " "Warning: Latch or2total:u16\|total\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[13\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[13\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.stop_161 " "Warning: Latch state_controller:u12\|next_state.stop_161 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|COM~1 " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|COM~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Latch state_controller:u12\|next_state.beyond_starting_price_123 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.beyond_starting_price " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.beyond_starting_price" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Latch state_controller:u12\|next_state.within_starting_price_142 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.within_starting_price " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.within_starting_price" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[0\] " "Warning: Latch starting_price:u14\|total_price\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[1\] " "Warning: Latch starting_price:u14\|total_price\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[2\] " "Warning: Latch starting_price:u14\|total_price\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[3\] " "Warning: Latch starting_price:u14\|total_price\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[4\] " "Warning: Latch starting_price:u14\|total_price\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[5\] " "Warning: Latch starting_price:u14\|total_price\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[6\] " "Warning: Latch starting_price:u14\|total_price\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "starting_price:u14\|total_price\[7\] " "Warning: Latch starting_price:u14\|total_price\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state_controller:u12\|current_state.start_reset " "Warning: Ports D and ENA on the latch are fed by the same signal state_controller:u12\|current_state.start_reset" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[12\] " "Warning: Latch or2total:u16\|total\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[12\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[12\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[11\] " "Warning: Latch or2total:u16\|total\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[11\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[11\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[10\] " "Warning: Latch or2total:u16\|total\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[10\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[10\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[9\] " "Warning: Latch or2total:u16\|total\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[9\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[8\] " "Warning: Latch or2total:u16\|total\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[8\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[8\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[7\] " "Warning: Latch or2total:u16\|total\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[7\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[7\] " "Warning: Latch or5price:u28\|price\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[6\] " "Warning: Latch or2total:u16\|total\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[6\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[6\] " "Warning: Latch or5price:u28\|price\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[5\] " "Warning: Latch or2total:u16\|total\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[5\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[5\] " "Warning: Latch or5price:u28\|price\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[4\] " "Warning: Latch or2total:u16\|total\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[4\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[4\] " "Warning: Latch or5price:u28\|price\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[3\] " "Warning: Latch or2total:u16\|total\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[3\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[3\] " "Warning: Latch or5price:u28\|price\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[2\] " "Warning: Latch or2total:u16\|total\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[2\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[2\] " "Warning: Latch or5price:u28\|price\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[1\] " "Warning: Latch or2total:u16\|total\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[1\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[1\] " "Warning: Latch or5price:u28\|price\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or2total:u16\|total\[0\] " "Warning: Latch or2total:u16\|total\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA unit_price:u15\|total_price\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal unit_price:u15\|total_price\[0\]" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "or5price:u28\|price\[0\] " "Warning: Latch or5price:u28\|price\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA set_price:u26\|pricesel\[31\] " "Warning: Ports D and ENA on the latch are fed by the same signal set_price:u26\|pricesel\[31\]" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "outpdistance\[7\] GND " "Warning (13410): Pin \"outpdistance\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } } { "displaydistance.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaydistance.vhd" 35 -1 0 } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2487 " "Info: Implemented 2487 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2445 " "Info: Implemented 2445 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:18 2019 " "Info: Processing ended: Sat Jan 05 22:27:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:19 2019 " "Info: Processing started: Sat Jan 05 22:27:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP1C20F400C8 " "Info: Selected device EP1C20F400C8 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F400C8 " "Info: Device EP1C4F400C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K2 " "Info: Pin ~nCSO~ is reserved at location K2" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ L4 " "Info: Pin ~ASDO~ is reserved at location L4" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[0\] " "Info: Pin seltime\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[1\] " "Info: Pin seltime\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seltime\[2\] " "Info: Pin seltime\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seltime[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 19 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seltime[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[0\] " "Info: Pin outptime\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[1\] " "Info: Pin outptime\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[2\] " "Info: Pin outptime\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[3\] " "Info: Pin outptime\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[4\] " "Info: Pin outptime\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[5\] " "Info: Pin outptime\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[6\] " "Info: Pin outptime\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outptime\[7\] " "Info: Pin outptime\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outptime[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 21 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outptime[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[0\] " "Info: Pin seldistance\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[1\] " "Info: Pin seldistance\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seldistance\[2\] " "Info: Pin seldistance\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { seldistance[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 22 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seldistance[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[0\] " "Info: Pin outpdistance\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[1\] " "Info: Pin outpdistance\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[2\] " "Info: Pin outpdistance\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[3\] " "Info: Pin outpdistance\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[4\] " "Info: Pin outpdistance\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[5\] " "Info: Pin outpdistance\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[6\] " "Info: Pin outpdistance\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpdistance\[7\] " "Info: Pin outpdistance\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[0\] " "Info: Pin selprice\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[1\] " "Info: Pin selprice\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "selprice\[2\] " "Info: Pin selprice\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { selprice[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { selprice[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[0\] " "Info: Pin outpprice\[0\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[0] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[1\] " "Info: Pin outpprice\[1\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[1] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[2\] " "Info: Pin outpprice\[2\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[2] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[3\] " "Info: Pin outpprice\[3\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[3] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[4\] " "Info: Pin outpprice\[4\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[4] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[5\] " "Info: Pin outpprice\[5\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[5] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[6\] " "Info: Pin outpprice\[6\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[6] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outpprice\[7\] " "Info: Pin outpprice\[7\] not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpprice[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpprice[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bee_pulse " "Info: Pin bee_pulse not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { bee_pulse } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 27 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bee_pulse } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { clk } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_start " "Info: Pin key_start not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_start } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wheel " "Info: Pin wheel not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { wheel } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wheel } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_time " "Info: Pin key_time not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_time } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 10 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_time } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_conform " "Info: Pin key_conform not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_conform } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 13 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_conform } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_select " "Info: Pin key_select not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_select } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 11 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_select } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_set " "Info: Pin key_set not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_set } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 12 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_set } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_price " "Info: Pin key_price not assigned to an exact location on the device" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { key_price } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_price } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN K6 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN K6" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "key_start Global clock in PIN K5 " "Info: Automatically promoted some destinations of signal \"key_start\" to use Global clock in PIN K5" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[2\] " "Info: Destination \"displayprice:u18\|sell\[2\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[1\] " "Info: Destination \"displayprice:u18\|sell\[1\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|sell\[0\] " "Info: Destination \"displayprice:u18\|sell\[0\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 28 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|outp\[7\] " "Info: Destination \"displayprice:u18\|outp\[7\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayprice:u18\|outp\[6\] " "Info: Destination \"displayprice:u18\|outp\[6\]\" may be non-global or may not use global clock" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[5\] " "Info: Destination \"displaytime:u9\|outp\[5\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[3\] " "Info: Destination \"displaytime:u9\|outp\[3\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[2\] " "Info: Destination \"displaytime:u9\|outp\[2\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[1\] " "Info: Destination \"displaytime:u9\|outp\[1\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displaytime:u9\|outp\[0\] " "Info: Destination \"displaytime:u9\|outp\[0\]\" may be non-global or may not use global clock" {  } { { "displaytime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displaytime.vhd" 38 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or2time:u29\|rshtemp\[0\]~0 Global clock " "Info: Automatically promoted signal \"or2time:u29\|rshtemp\[0\]~0\" to use Global clock" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or2total:u16\|total\[13\]~33 Global clock " "Info: Automatically promoted signal \"or2total:u16\|total\[13\]~33\" to use Global clock" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "drivetime:u5\|dout Global clock " "Info: Automatically promoted signal \"drivetime:u5\|dout\" to use Global clock" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "total_run:u4\|dp_total Global clock " "Info: Automatically promoted some destinations of signal \"total_run:u4\|dp_total\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "total_run:u4\|dp_total " "Info: Destination \"total_run:u4\|dp_total\" may be non-global or may not use global clock" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "or5price:u28\|price\[13\]~67 Global clock " "Info: Automatically promoted signal \"or5price:u28\|price\[13\]~67\" to use Global clock" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "starting_price:u14\|Equal1~0 Global clock " "Info: Automatically promoted signal \"starting_price:u14\|Equal1~0\" to use Global clock" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 6 34 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 6 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 76 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  76 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 70 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 81 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 70 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  70 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.762 ns register register " "Info: Estimated most critical path is register to register delay of 5.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[2\] 1 REG LAB_X36_Y22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y22; Fanout = 3; REG Node = 'or2total:u16\|total\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[2] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.256 ns) + CELL(0.432 ns) 1.688 ns separateprice:u17\|LessThan0~57COUT1_84 2 COMB LAB_X36_Y26 1 " "Info: 2: + IC(1.256 ns) + CELL(0.432 ns) = 1.688 ns; Loc. = LAB_X36_Y26; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~57COUT1_84'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { or2total:u16|total[2] separateprice:u17|LessThan0~57COUT1_84 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.768 ns separateprice:u17\|LessThan0~52COUT1_86 3 COMB LAB_X36_Y26 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.768 ns; Loc. = LAB_X36_Y26; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~52COUT1_86'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~57COUT1_84 separateprice:u17|LessThan0~52COUT1_86 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.848 ns separateprice:u17\|LessThan0~47COUT1_88 4 COMB LAB_X36_Y26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.848 ns; Loc. = LAB_X36_Y26; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~47COUT1_88'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~52COUT1_86 separateprice:u17|LessThan0~47COUT1_88 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.928 ns separateprice:u17\|LessThan0~42COUT1_90 5 COMB LAB_X36_Y26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.928 ns; Loc. = LAB_X36_Y26; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~42COUT1_90'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { separateprice:u17|LessThan0~47COUT1_88 separateprice:u17|LessThan0~42COUT1_90 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 2.186 ns separateprice:u17\|LessThan0~37 6 COMB LAB_X36_Y26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 2.186 ns; Loc. = LAB_X36_Y26; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~37'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { separateprice:u17|LessThan0~42COUT1_90 separateprice:u17|LessThan0~37 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.322 ns separateprice:u17\|LessThan0~12 7 COMB LAB_X36_Y25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 2.322 ns; Loc. = LAB_X36_Y25; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 3.001 ns separateprice:u17\|LessThan0~0 8 COMB LAB_X36_Y25 17 " "Info: 8: + IC(0.000 ns) + CELL(0.679 ns) = 3.001 ns; Loc. = LAB_X36_Y25; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.654 ns separateprice:u17\|combc\[2\]~16 9 COMB LAB_X36_Y25 10 " "Info: 9: + IC(0.211 ns) + CELL(0.442 ns) = 3.654 ns; Loc. = LAB_X36_Y25; Fanout = 10; COMB Node = 'separateprice:u17\|combc\[2\]~16'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { separateprice:u17|LessThan0~0 separateprice:u17|combc[2]~16 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 4.307 ns separateprice:u17\|combd\[1\]~16 10 COMB LAB_X36_Y25 3 " "Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 4.307 ns; Loc. = LAB_X36_Y25; Fanout = 3; COMB Node = 'separateprice:u17\|combd\[1\]~16'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { separateprice:u17|combc[2]~16 separateprice:u17|combd[1]~16 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.309 ns) 5.762 ns separateprice:u17\|combd\[3\] 11 REG LAB_X34_Y25 2 " "Info: 11: + IC(1.146 ns) + CELL(0.309 ns) = 5.762 ns; Loc. = LAB_X34_Y25; Fanout = 2; REG Node = 'separateprice:u17\|combd\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { separateprice:u17|combd[1]~16 separateprice:u17|combd[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.938 ns ( 50.99 % ) " "Info: Total cell delay = 2.938 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.824 ns ( 49.01 % ) " "Info: Total interconnect delay = 2.824 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { or2total:u16|total[2] separateprice:u17|LessThan0~57COUT1_84 separateprice:u17|LessThan0~52COUT1_86 separateprice:u17|LessThan0~47COUT1_88 separateprice:u17|LessThan0~42COUT1_90 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[2]~16 separateprice:u17|combd[1]~16 separateprice:u17|combd[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X35_Y11 X45_Y21 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X35_Y11 to location X45_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "outpdistance\[7\] GND " "Info: Pin outpdistance\[7\] has GND driving its datain port" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { outpdistance[7] } } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 24 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { outpdistance[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:28 2019 " "Info: Processing ended: Sat Jan 05 22:27:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:29 2019 " "Info: Processing started: Sat Jan 05 22:27:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:31 2019 " "Info: Processing ended: Sat Jan 05 22:27:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:32 2019 " "Info: Processing started: Sat Jan 05 22:27:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.start_reset_180 " "Warning: Node \"state_controller:u12\|next_state.start_reset_180\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[13\] " "Warning: Node \"or2total:u16\|total\[13\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hl:u1\|ceout " "Warning: Node \"hl:u1\|ceout\" is a latch" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[12\] " "Warning: Node \"or2total:u16\|total\[12\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Node \"state_controller:u12\|next_state.beyond_starting_price_123\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[11\] " "Warning: Node \"or2total:u16\|total\[11\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[10\] " "Warning: Node \"or2total:u16\|total\[10\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[9\] " "Warning: Node \"or2total:u16\|total\[9\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[8\] " "Warning: Node \"or2total:u16\|total\[8\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[7\] " "Warning: Node \"or2total:u16\|total\[7\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[6\] " "Warning: Node \"or2total:u16\|total\[6\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[5\] " "Warning: Node \"or2total:u16\|total\[5\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[4\] " "Warning: Node \"or2total:u16\|total\[4\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[3\] " "Warning: Node \"or2total:u16\|total\[3\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[2\] " "Warning: Node \"or2total:u16\|total\[2\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[0\] " "Warning: Node \"or2total:u16\|total\[0\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[1\] " "Warning: Node \"or2total:u16\|total\[1\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[1\] " "Warning: Node \"or2time:u29\|rfh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[1\] " "Warning: Node \"or2time:u29\|rsfen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[2\] " "Warning: Node \"or2time:u29\|rffen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[2\] " "Warning: Node \"or2time:u29\|rfh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[2\] " "Warning: Node \"or2time:u29\|rsfen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[2\] " "Warning: Node \"or2time:u29\|rsh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[1\] " "Warning: Node \"or2time:u29\|rsh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[1\] " "Warning: Node \"or2time:u29\|rffen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[3\] " "Warning: Node \"or2time:u29\|rffen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[3\] " "Warning: Node \"or2time:u29\|rfh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[3\] " "Warning: Node \"or2time:u29\|rsh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[3\] " "Warning: Node \"or2time:u29\|rsfen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[0\] " "Warning: Node \"or2time:u29\|rsh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[0\] " "Warning: Node \"or2time:u29\|rffen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[0\] " "Warning: Node \"or2time:u29\|rsfen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[0\] " "Warning: Node \"or2time:u29\|rfh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[2\] " "Warning: Node \"or2time:u29\|rshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[2\] " "Warning: Node \"or2time:u29\|rfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[2\] " "Warning: Node \"or2time:u29\|rffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[2\] " "Warning: Node \"or2time:u29\|rsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[1\] " "Warning: Node \"or2time:u29\|rfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[1\] " "Warning: Node \"or2time:u29\|rshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[1\] " "Warning: Node \"or2time:u29\|rffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[1\] " "Warning: Node \"or2time:u29\|rsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[3\] " "Warning: Node \"or2time:u29\|rshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[3\] " "Warning: Node \"or2time:u29\|rfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[3\] " "Warning: Node \"or2time:u29\|rffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[3\] " "Warning: Node \"or2time:u29\|rsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[0\] " "Warning: Node \"or2time:u29\|rfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[0\] " "Warning: Node \"or2time:u29\|rshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[0\] " "Warning: Node \"or2time:u29\|rffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[0\] " "Warning: Node \"or2time:u29\|rsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.stop_161 " "Warning: Node \"state_controller:u12\|next_state.stop_161\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|state_start " "Warning: Node \"state_controller:u12\|state_start\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Node \"state_controller:u12\|next_state.within_starting_price_142\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[3\] " "Warning: Node \"starting_price:u14\|total_price\[3\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[2\] " "Warning: Node \"starting_price:u14\|total_price\[2\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[1\] " "Warning: Node \"starting_price:u14\|total_price\[1\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[0\] " "Warning: Node \"starting_price:u14\|total_price\[0\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[7\] " "Warning: Node \"starting_price:u14\|total_price\[7\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[4\] " "Warning: Node \"starting_price:u14\|total_price\[4\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[6\] " "Warning: Node \"starting_price:u14\|total_price\[6\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[5\] " "Warning: Node \"starting_price:u14\|total_price\[5\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[7\] " "Warning: Node \"or5price:u28\|price\[7\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[6\] " "Warning: Node \"or5price:u28\|price\[6\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[5\] " "Warning: Node \"or5price:u28\|price\[5\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[4\] " "Warning: Node \"or5price:u28\|price\[4\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[3\] " "Warning: Node \"or5price:u28\|price\[3\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[2\] " "Warning: Node \"or5price:u28\|price\[2\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[1\] " "Warning: Node \"or5price:u28\|price\[1\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[0\] " "Warning: Node \"or5price:u28\|price\[0\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bee:u30\|bee_pulse " "Warning: Node \"bee:u30\|bee_pulse\" is a latch" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[2\] " "Warning: Node \"or2time:u29\|vshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[2\] " "Warning: Node \"or2time:u29\|vfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[2\] " "Warning: Node \"or2time:u29\|vffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[2\] " "Warning: Node \"or2time:u29\|vsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[1\] " "Warning: Node \"or2time:u29\|vfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[1\] " "Warning: Node \"or2time:u29\|vshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[1\] " "Warning: Node \"or2time:u29\|vffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[1\] " "Warning: Node \"or2time:u29\|vsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[3\] " "Warning: Node \"or2time:u29\|vshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[3\] " "Warning: Node \"or2time:u29\|vfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[3\] " "Warning: Node \"or2time:u29\|vffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[3\] " "Warning: Node \"or2time:u29\|vsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[0\] " "Warning: Node \"or2time:u29\|vfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[0\] " "Warning: Node \"or2time:u29\|vshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[0\] " "Warning: Node \"or2time:u29\|vffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[0\] " "Warning: Node \"or2time:u29\|vsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_start " "Info: Assuming node \"key_start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[5\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[5\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[6\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[6\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[4\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[4\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[7\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[7\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[0\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[0\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[1\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[1\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[2\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[2\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[3\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[3\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|state_start " "Info: Detected ripple clock \"state_controller:u12\|state_start\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~67 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~67\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~66 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~66\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "starting_price:u14\|Equal1~0 " "Info: Detected gated clock \"starting_price:u14\|Equal1~0\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~10 " "Info: Detected gated clock \"or2total:u16\|process_0~10\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~9 " "Info: Detected gated clock \"or2total:u16\|process_0~9\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~8 " "Info: Detected gated clock \"or2total:u16\|process_0~8\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~7 " "Info: Detected gated clock \"or2total:u16\|process_0~7\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~6 " "Info: Detected gated clock \"or2total:u16\|process_0~6\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[31\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[31\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[0\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[0\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~5 " "Info: Detected gated clock \"or2total:u16\|process_0~5\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~4 " "Info: Detected gated clock \"or2total:u16\|process_0~4\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|state_start~0 " "Info: Detected gated clock \"state_controller:u12\|state_start~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2time:u29\|rshtemp\[0\]~0 " "Info: Detected gated clock \"or2time:u29\|rshtemp\[0\]~0\" as buffer" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2time:u29\|rshtemp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~1 " "Info: Detected gated clock \"state_controller:u12\|Selector3~1\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.within_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.within_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.within_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~0 " "Info: Detected gated clock \"state_controller:u12\|Selector3~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.stop " "Info: Detected ripple clock \"state_controller:u12\|current_state.stop\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[1\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[1\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[2\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[2\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SetInit:u24\|timesel " "Info: Detected ripple clock \"SetInit:u24\|timesel\" as buffer" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 15 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit:u24\|timesel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[12\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[12\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[11\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[11\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[10\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[10\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[9\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[9\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[8\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[8\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[7\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[7\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[6\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[6\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[5\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[5\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[4\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[4\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[3\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[3\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[2\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[2\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[1\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[1\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[0\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[0\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.beyond_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.beyond_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.beyond_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[13\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[13\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "drivetime:u5\|dout " "Info: Detected ripple clock \"drivetime:u5\|dout\" as buffer" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "drivetime:u5\|dout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~12 " "Info: Detected gated clock \"or2total:u16\|process_0~12\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~32 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~32\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~33 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~33\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "licheng:u2\|twofive\[2\] " "Info: Detected ripple clock \"licheng:u2\|twofive\[2\]\" as buffer" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "licheng:u2\|twofive\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "total_run:u4\|dp_total " "Info: Detected ripple clock \"total_run:u4\|dp_total\" as buffer" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "total_run:u4\|dp_total" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.start_reset " "Info: Detected ripple clock \"state_controller:u12\|current_state.start_reset\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.start_reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register or2total:u16\|total\[7\] register separateprice:u17\|combb\[3\] 19.65 MHz 50.896 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.65 MHz between source register \"or2total:u16\|total\[7\]\" and destination register \"separateprice:u17\|combb\[3\]\" (period= 50.896 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register register " "Info: + Longest register to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[7\] 1 REG LC_X36_Y21_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y21_N1; Fanout = 3; REG Node = 'or2total:u16\|total\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[7] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.564 ns) 1.825 ns separateprice:u17\|LessThan0~32 2 COMB LC_X36_Y25_N0 1 " "Info: 2: + IC(1.261 ns) + CELL(0.564 ns) = 1.825 ns; Loc. = LC_X36_Y25_N0; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~32'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { or2total:u16|total[7] separateprice:u17|LessThan0~32 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.903 ns separateprice:u17\|LessThan0~27 3 COMB LC_X36_Y25_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.903 ns; Loc. = LC_X36_Y25_N1; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~27'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { separateprice:u17|LessThan0~32 separateprice:u17|LessThan0~27 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.981 ns separateprice:u17\|LessThan0~22 4 COMB LC_X36_Y25_N2 1 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.981 ns; Loc. = LC_X36_Y25_N2; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~22'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { separateprice:u17|LessThan0~27 separateprice:u17|LessThan0~22 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 2.059 ns separateprice:u17\|LessThan0~17 5 COMB LC_X36_Y25_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 2.059 ns; Loc. = LC_X36_Y25_N3; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~17'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { separateprice:u17|LessThan0~22 separateprice:u17|LessThan0~17 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.237 ns separateprice:u17\|LessThan0~12 6 COMB LC_X36_Y25_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 2.237 ns; Loc. = LC_X36_Y25_N4; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { separateprice:u17|LessThan0~17 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.858 ns separateprice:u17\|LessThan0~0 7 COMB LC_X36_Y25_N6 17 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 2.858 ns; Loc. = LC_X36_Y25_N6; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 3.395 ns separateprice:u17\|combc\[2\]~16 8 COMB LC_X36_Y25_N8 10 " "Info: 8: + IC(0.423 ns) + CELL(0.114 ns) = 3.395 ns; Loc. = LC_X36_Y25_N8; Fanout = 10; COMB Node = 'separateprice:u17\|combc\[2\]~16'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { separateprice:u17|LessThan0~0 separateprice:u17|combc[2]~16 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.867 ns) 5.400 ns separateprice:u17\|combb\[3\] 9 REG LC_X38_Y25_N3 3 " "Info: 9: + IC(1.138 ns) + CELL(0.867 ns) = 5.400 ns; Loc. = LC_X38_Y25_N3; Fanout = 3; REG Node = 'separateprice:u17\|combb\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.005 ns" { separateprice:u17|combc[2]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.578 ns ( 47.74 % ) " "Info: Total cell delay = 2.578 ns ( 47.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.822 ns ( 52.26 % ) " "Info: Total interconnect delay = 2.822 ns ( 52.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { or2total:u16|total[7] separateprice:u17|LessThan0~32 separateprice:u17|LessThan0~27 separateprice:u17|LessThan0~22 separateprice:u17|LessThan0~17 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[2]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { or2total:u16|total[7] {} separateprice:u17|LessThan0~32 {} separateprice:u17|LessThan0~27 {} separateprice:u17|LessThan0~22 {} separateprice:u17|LessThan0~17 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|combc[2]~16 {} separateprice:u17|combb[3] {} } { 0.000ns 1.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.423ns 1.138ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-20.011 ns - Smallest " "Info: - Smallest clock skew is -20.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.121 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.711 ns) 3.121 ns separateprice:u17\|combb\[3\] 2 REG LC_X38_Y25_N3 3 " "Info: 2: + IC(0.941 ns) + CELL(0.711 ns) = 3.121 ns; Loc. = LC_X38_Y25_N3; Fanout = 3; REG Node = 'separateprice:u17\|combb\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.85 % ) " "Info: Total cell delay = 2.180 ns ( 69.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.941 ns ( 30.15 % ) " "Info: Total interconnect delay = 0.941 ns ( 30.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.941ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 23.132 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 23.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.935 ns) 3.442 ns state_controller:u12\|current_state.start_reset 2 REG LC_X34_Y19_N9 248 " "Info: 2: + IC(1.038 ns) + CELL(0.935 ns) = 3.442 ns; Loc. = LC_X34_Y19_N9; Fanout = 248; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.292 ns) 4.984 ns starting_price:u14\|Equal1~0 3 COMB LC_X36_Y19_N4 8 " "Info: 3: + IC(1.250 ns) + CELL(0.292 ns) = 4.984 ns; Loc. = LC_X36_Y19_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.075 ns) + CELL(0.292 ns) 12.351 ns starting_price:u14\|total_price\[3\] 4 REG LC_X41_Y19_N5 2 " "Info: 4: + IC(7.075 ns) + CELL(0.292 ns) = 12.351 ns; Loc. = LC_X41_Y19_N5; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[3] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.590 ns) 14.053 ns or2total:u16\|process_0~4 5 COMB LC_X37_Y19_N5 2 " "Info: 5: + IC(1.112 ns) + CELL(0.590 ns) = 14.053 ns; Loc. = LC_X37_Y19_N5; Fanout = 2; COMB Node = 'or2total:u16\|process_0~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { starting_price:u14|total_price[3] or2total:u16|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.317 ns) + CELL(0.292 ns) 17.662 ns or2total:u16\|process_0~12 6 COMB LC_X61_Y16_N7 15 " "Info: 6: + IC(3.317 ns) + CELL(0.292 ns) = 17.662 ns; Loc. = LC_X61_Y16_N7; Fanout = 15; COMB Node = 'or2total:u16\|process_0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { or2total:u16|process_0~4 or2total:u16|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 18.392 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N4 14 " "Info: 7: + IC(0.438 ns) + CELL(0.292 ns) = 18.392 ns; Loc. = LC_X61_Y16_N4; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { or2total:u16|process_0~12 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.150 ns) + CELL(0.590 ns) 23.132 ns or2total:u16\|total\[7\] 8 REG LC_X36_Y21_N1 3 " "Info: 8: + IC(4.150 ns) + CELL(0.590 ns) = 23.132 ns; Loc. = LC_X36_Y21_N1; Fanout = 3; REG Node = 'or2total:u16\|total\[7\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.740 ns" { or2total:u16|total[13]~33 or2total:u16|total[7] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.752 ns ( 20.54 % ) " "Info: Total cell delay = 4.752 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.380 ns ( 79.46 % ) " "Info: Total interconnect delay = 18.380 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.132 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.132 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[7] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.150ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.941ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.132 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.132 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[7] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.150ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { or2total:u16|total[7] separateprice:u17|LessThan0~32 separateprice:u17|LessThan0~27 separateprice:u17|LessThan0~22 separateprice:u17|LessThan0~17 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|combc[2]~16 separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { or2total:u16|total[7] {} separateprice:u17|LessThan0~32 {} separateprice:u17|LessThan0~27 {} separateprice:u17|LessThan0~22 {} separateprice:u17|LessThan0~17 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|combc[2]~16 {} separateprice:u17|combb[3] {} } { 0.000ns 1.261ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.423ns 1.138ns } { 0.000ns 0.564ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.114ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.121 ns" { clk separateprice:u17|combb[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.121 ns" { clk {} clk~out0 {} separateprice:u17|combb[3] {} } { 0.000ns 0.000ns 0.941ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.132 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[7] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.132 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[7] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.150ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.590ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key_start register or2time:u29\|rshtemp\[1\] register or2time:u29\|rsh\[1\] 113.06 MHz 8.845 ns Internal " "Info: Clock \"key_start\" has Internal fmax of 113.06 MHz between source register \"or2time:u29\|rshtemp\[1\]\" and destination register \"or2time:u29\|rsh\[1\]\" (period= 8.845 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.175 ns + Longest register register " "Info: + Longest register to register delay is 2.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|rshtemp\[1\] 1 REG LC_X40_Y14_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y14_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.114 ns) 1.333 ns or2time:u29\|rsh~5 2 COMB LC_X39_Y10_N1 1 " "Info: 2: + IC(1.219 ns) + CELL(0.114 ns) = 1.333 ns; Loc. = LC_X39_Y10_N1; Fanout = 1; COMB Node = 'or2time:u29\|rsh~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.114 ns) 2.175 ns or2time:u29\|rsh\[1\] 3 REG LC_X38_Y10_N7 1 " "Info: 3: + IC(0.728 ns) + CELL(0.114 ns) = 2.175 ns; Loc. = LC_X38_Y10_N7; Fanout = 1; REG Node = 'or2time:u29\|rsh\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 10.48 % ) " "Info: Total cell delay = 0.228 ns ( 10.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.947 ns ( 89.52 % ) " "Info: Total interconnect delay = 1.947 ns ( 89.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { or2time:u29|rshtemp[1] {} or2time:u29|rsh~5 {} or2time:u29|rsh[1] {} } { 0.000ns 1.219ns 0.728ns } { 0.000ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.334 ns - Smallest " "Info: - Smallest clock skew is -5.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 3.276 ns + Shortest register " "Info: + Shortest clock path from clock \"key_start\" to destination register is 3.276 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.292 ns) 3.276 ns or2time:u29\|rsh\[1\] 2 REG LC_X38_Y10_N7 1 " "Info: 2: + IC(1.515 ns) + CELL(0.292 ns) = 3.276 ns; Loc. = LC_X38_Y10_N7; Fanout = 1; REG Node = 'or2time:u29\|rsh\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 53.75 % ) " "Info: Total cell delay = 1.761 ns ( 53.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 46.25 % ) " "Info: Total interconnect delay = 1.515 ns ( 46.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 8.610 ns - Longest register " "Info: - Longest clock path from clock \"key_start\" to source register is 8.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.292 ns) 3.221 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X16_Y14_N3 16 " "Info: 2: + IC(1.460 ns) + CELL(0.292 ns) = 3.221 ns; Loc. = LC_X16_Y14_N3; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.275 ns) + CELL(0.114 ns) 8.610 ns or2time:u29\|rshtemp\[1\] 3 REG LC_X40_Y14_N1 1 " "Info: 3: + IC(5.275 ns) + CELL(0.114 ns) = 8.610 ns; Loc. = LC_X40_Y14_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.389 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 21.78 % ) " "Info: Total cell delay = 1.875 ns ( 21.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.735 ns ( 78.22 % ) " "Info: Total interconnect delay = 6.735 ns ( 78.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.610 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.610 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 1.460ns 5.275ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.610 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.610 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 1.460ns 5.275ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.336 ns + " "Info: + Micro setup delay of destination is 1.336 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.175 ns" { or2time:u29|rshtemp[1] {} or2time:u29|rsh~5 {} or2time:u29|rsh[1] {} } { 0.000ns 1.219ns 0.728ns } { 0.000ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.276 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.276 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.610 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.610 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 1.460ns 5.275ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "unit_price:u15\|total_price\[13\] or2total:u16\|total\[13\] clk 17.94 ns " "Info: Found hold time violation between source  pin or register \"unit_price:u15\|total_price\[13\]\" and destination pin or register \"or2total:u16\|total\[13\]\" for clock \"clk\" (Hold time is 17.94 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "19.529 ns + Largest " "Info: + Largest clock skew is 19.529 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 22.645 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 22.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.935 ns) 3.442 ns state_controller:u12\|current_state.start_reset 2 REG LC_X34_Y19_N9 248 " "Info: 2: + IC(1.038 ns) + CELL(0.935 ns) = 3.442 ns; Loc. = LC_X34_Y19_N9; Fanout = 248; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.292 ns) 4.984 ns starting_price:u14\|Equal1~0 3 COMB LC_X36_Y19_N4 8 " "Info: 3: + IC(1.250 ns) + CELL(0.292 ns) = 4.984 ns; Loc. = LC_X36_Y19_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.075 ns) + CELL(0.292 ns) 12.351 ns starting_price:u14\|total_price\[3\] 4 REG LC_X41_Y19_N5 2 " "Info: 4: + IC(7.075 ns) + CELL(0.292 ns) = 12.351 ns; Loc. = LC_X41_Y19_N5; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[3] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.590 ns) 14.053 ns or2total:u16\|process_0~4 5 COMB LC_X37_Y19_N5 2 " "Info: 5: + IC(1.112 ns) + CELL(0.590 ns) = 14.053 ns; Loc. = LC_X37_Y19_N5; Fanout = 2; COMB Node = 'or2total:u16\|process_0~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { starting_price:u14|total_price[3] or2total:u16|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.317 ns) + CELL(0.292 ns) 17.662 ns or2total:u16\|process_0~12 6 COMB LC_X61_Y16_N7 15 " "Info: 6: + IC(3.317 ns) + CELL(0.292 ns) = 17.662 ns; Loc. = LC_X61_Y16_N7; Fanout = 15; COMB Node = 'or2total:u16\|process_0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { or2total:u16|process_0~4 or2total:u16|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 18.392 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N4 14 " "Info: 7: + IC(0.438 ns) + CELL(0.292 ns) = 18.392 ns; Loc. = LC_X61_Y16_N4; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { or2total:u16|process_0~12 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.139 ns) + CELL(0.114 ns) 22.645 ns or2total:u16\|total\[13\] 8 REG LC_X37_Y21_N8 2 " "Info: 8: + IC(4.139 ns) + CELL(0.114 ns) = 22.645 ns; Loc. = LC_X37_Y21_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.276 ns ( 18.88 % ) " "Info: Total cell delay = 4.276 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.369 ns ( 81.12 % ) " "Info: Total interconnect delay = 18.369 ns ( 81.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.645 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.645 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.139ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns unit_price:u15\|total_price\[13\] 2 REG LC_X37_Y21_N6 2 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X37_Y21_N6; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.645 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.645 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.139ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.365 ns - Shortest register register " "Info: - Shortest register to register delay is 1.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unit_price:u15\|total_price\[13\] 1 REG LC_X37_Y21_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X37_Y21_N6; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unit_price:u15|total_price[13] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.114 ns) 0.636 ns or2total:u16\|total\[13\]~31 2 COMB LC_X37_Y21_N7 1 " "Info: 2: + IC(0.522 ns) + CELL(0.114 ns) = 0.636 ns; Loc. = LC_X37_Y21_N7; Fanout = 1; COMB Node = 'or2total:u16\|total\[13\]~31'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 1.365 ns or2total:u16\|total\[13\] 3 REG LC_X37_Y21_N8 2 " "Info: 3: + IC(0.437 ns) + CELL(0.292 ns) = 1.365 ns; Loc. = LC_X37_Y21_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[13\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.406 ns ( 29.74 % ) " "Info: Total cell delay = 0.406 ns ( 29.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 70.26 % ) " "Info: Total interconnect delay = 0.959 ns ( 70.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.365 ns" { unit_price:u15|total_price[13] {} or2total:u16|total[13]~31 {} or2total:u16|total[13] {} } { 0.000ns 0.522ns 0.437ns } { 0.000ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.645 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[3] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.645 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[3] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[13] {} } { 0.000ns 0.000ns 1.038ns 1.250ns 7.075ns 1.112ns 3.317ns 0.438ns 4.139ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.292ns 0.590ns 0.292ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk unit_price:u15|total_price[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} unit_price:u15|total_price[13] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { unit_price:u15|total_price[13] or2total:u16|total[13]~31 or2total:u16|total[13] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.365 ns" { unit_price:u15|total_price[13] {} or2total:u16|total[13]~31 {} or2total:u16|total[13] {} } { 0.000ns 0.522ns 0.437ns } { 0.000ns 0.114ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key_start 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"key_start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "or2time:u29\|vshtemp\[0\] or2time:u29\|rshtemp\[0\] key_start 4.58 ns " "Info: Found hold time violation between source  pin or register \"or2time:u29\|vshtemp\[0\]\" and destination pin or register \"or2time:u29\|rshtemp\[0\]\" for clock \"key_start\" (Hold time is 4.58 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.323 ns + Largest " "Info: + Largest clock skew is 5.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 8.581 ns + Longest register " "Info: + Longest clock path from clock \"key_start\" to destination register is 8.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.460 ns) + CELL(0.292 ns) 3.221 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X16_Y14_N3 16 " "Info: 2: + IC(1.460 ns) + CELL(0.292 ns) = 3.221 ns; Loc. = LC_X16_Y14_N3; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.246 ns) + CELL(0.114 ns) 8.581 ns or2time:u29\|rshtemp\[0\] 3 REG LC_X39_Y14_N3 1 " "Info: 3: + IC(5.246 ns) + CELL(0.114 ns) = 8.581 ns; Loc. = LC_X39_Y14_N3; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.360 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 21.85 % ) " "Info: Total cell delay = 1.875 ns ( 21.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.706 ns ( 78.15 % ) " "Info: Total interconnect delay = 6.706 ns ( 78.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.581 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[0] {} } { 0.000ns 0.000ns 1.460ns 5.246ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 3.258 ns - Shortest register " "Info: - Shortest clock path from clock \"key_start\" to source register is 3.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.292 ns) 3.258 ns or2time:u29\|vshtemp\[0\] 2 REG LC_X39_Y14_N7 1 " "Info: 2: + IC(1.497 ns) + CELL(0.292 ns) = 3.258 ns; Loc. = LC_X39_Y14_N7; Fanout = 1; REG Node = 'or2time:u29\|vshtemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { key_start or2time:u29|vshtemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 54.05 % ) " "Info: Total cell delay = 1.761 ns ( 54.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 45.95 % ) " "Info: Total interconnect delay = 1.497 ns ( 45.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { key_start or2time:u29|vshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.258 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[0] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.581 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[0] {} } { 0.000ns 0.000ns 1.460ns 5.246ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { key_start or2time:u29|vshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.258 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[0] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.743 ns - Shortest register register " "Info: - Shortest register to register delay is 0.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|vshtemp\[0\] 1 REG LC_X39_Y14_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y14_N7; Fanout = 1; REG Node = 'or2time:u29\|vshtemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|vshtemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.292 ns) 0.743 ns or2time:u29\|rshtemp\[0\] 2 REG LC_X39_Y14_N3 1 " "Info: 2: + IC(0.451 ns) + CELL(0.292 ns) = 0.743 ns; Loc. = LC_X39_Y14_N3; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { or2time:u29|vshtemp[0] or2time:u29|rshtemp[0] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 39.30 % ) " "Info: Total cell delay = 0.292 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.451 ns ( 60.70 % ) " "Info: Total interconnect delay = 0.451 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { or2time:u29|vshtemp[0] or2time:u29|rshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.743 ns" { or2time:u29|vshtemp[0] {} or2time:u29|rshtemp[0] {} } { 0.000ns 0.451ns } { 0.000ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.581 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.581 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[0] {} } { 0.000ns 0.000ns 1.460ns 5.246ns } { 0.000ns 1.469ns 0.292ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.258 ns" { key_start or2time:u29|vshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.258 ns" { key_start {} key_start~out0 {} or2time:u29|vshtemp[0] {} } { 0.000ns 0.000ns 1.497ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { or2time:u29|vshtemp[0] or2time:u29|rshtemp[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.743 ns" { or2time:u29|vshtemp[0] {} or2time:u29|rshtemp[0] {} } { 0.000ns 0.451ns } { 0.000ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "licheng:u2\|twofive\[1\] wheel clk 20.528 ns register " "Info: tsu for register \"licheng:u2\|twofive\[1\]\" (data pin = \"wheel\", clock pin = \"clk\") is 20.528 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.704 ns + Longest pin register " "Info: + Longest pin to register delay is 23.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns wheel 1 PIN PIN_D7 24 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_D7; Fanout = 24; PIN Node = 'wheel'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wheel } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.660 ns) + CELL(0.292 ns) 10.427 ns licheng:u2\|run~106 2 COMB LC_X32_Y23_N6 13 " "Info: 2: + IC(8.660 ns) + CELL(0.292 ns) = 10.427 ns; Loc. = LC_X32_Y23_N6; Fanout = 13; COMB Node = 'licheng:u2\|run~106'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.952 ns" { wheel licheng:u2|run~106 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.442 ns) 12.446 ns licheng:u2\|Add1~38 3 COMB LC_X30_Y22_N7 6 " "Info: 3: + IC(1.577 ns) + CELL(0.442 ns) = 12.446 ns; Loc. = LC_X30_Y22_N7; Fanout = 6; COMB Node = 'licheng:u2\|Add1~38'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { licheng:u2|run~106 licheng:u2|Add1~38 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.292 ns) 14.333 ns licheng:u2\|Equal1~1 4 COMB LC_X32_Y21_N6 1 " "Info: 4: + IC(1.595 ns) + CELL(0.292 ns) = 14.333 ns; Loc. = LC_X32_Y21_N6; Fanout = 1; COMB Node = 'licheng:u2\|Equal1~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.887 ns" { licheng:u2|Add1~38 licheng:u2|Equal1~1 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.114 ns) 14.896 ns licheng:u2\|Equal1~2 5 COMB LC_X32_Y21_N9 2 " "Info: 5: + IC(0.449 ns) + CELL(0.114 ns) = 14.896 ns; Loc. = LC_X32_Y21_N9; Fanout = 2; COMB Node = 'licheng:u2\|Equal1~2'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { licheng:u2|Equal1~1 licheng:u2|Equal1~2 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 15.638 ns licheng:u2\|Equal1~3 6 COMB LC_X32_Y21_N2 5 " "Info: 6: + IC(0.450 ns) + CELL(0.292 ns) = 15.638 ns; Loc. = LC_X32_Y21_N2; Fanout = 5; COMB Node = 'licheng:u2\|Equal1~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { licheng:u2|Equal1~2 licheng:u2|Equal1~3 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.292 ns) 17.228 ns licheng:u2\|Add6~0 7 COMB LC_X33_Y20_N4 1 " "Info: 7: + IC(1.298 ns) + CELL(0.292 ns) = 17.228 ns; Loc. = LC_X33_Y20_N4; Fanout = 1; COMB Node = 'licheng:u2\|Add6~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { licheng:u2|Equal1~3 licheng:u2|Add6~0 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 17.963 ns licheng:u2\|twofive~68 8 COMB LC_X33_Y20_N2 4 " "Info: 8: + IC(0.443 ns) + CELL(0.292 ns) = 17.963 ns; Loc. = LC_X33_Y20_N2; Fanout = 4; COMB Node = 'licheng:u2\|twofive~68'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { licheng:u2|Add6~0 licheng:u2|twofive~68 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.292 ns) 19.578 ns licheng:u2\|twofive\[1\]~73 9 COMB LC_X34_Y21_N1 1 " "Info: 9: + IC(1.323 ns) + CELL(0.292 ns) = 19.578 ns; Loc. = LC_X34_Y21_N1; Fanout = 1; COMB Node = 'licheng:u2\|twofive\[1\]~73'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { licheng:u2|twofive~68 licheng:u2|twofive[1]~73 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.292 ns) 21.133 ns licheng:u2\|twofive\[1\]~87 10 COMB LC_X33_Y20_N7 2 " "Info: 10: + IC(1.263 ns) + CELL(0.292 ns) = 21.133 ns; Loc. = LC_X33_Y20_N7; Fanout = 2; COMB Node = 'licheng:u2\|twofive\[1\]~87'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { licheng:u2|twofive[1]~73 licheng:u2|twofive[1]~87 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 21.861 ns licheng:u2\|twofive~82 11 COMB LC_X33_Y20_N9 1 " "Info: 11: + IC(0.436 ns) + CELL(0.292 ns) = 21.861 ns; Loc. = LC_X33_Y20_N9; Fanout = 1; COMB Node = 'licheng:u2\|twofive~82'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { licheng:u2|twofive[1]~87 licheng:u2|twofive~82 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.114 ns) 22.698 ns licheng:u2\|twofive~83 12 COMB LC_X32_Y20_N4 1 " "Info: 12: + IC(0.723 ns) + CELL(0.114 ns) = 22.698 ns; Loc. = LC_X32_Y20_N4; Fanout = 1; COMB Node = 'licheng:u2\|twofive~83'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { licheng:u2|twofive~82 licheng:u2|twofive~83 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.607 ns) 23.704 ns licheng:u2\|twofive\[1\] 13 REG LC_X32_Y20_N3 5 " "Info: 13: + IC(0.399 ns) + CELL(0.607 ns) = 23.704 ns; Loc. = LC_X32_Y20_N3; Fanout = 5; REG Node = 'licheng:u2\|twofive\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { licheng:u2|twofive~83 licheng:u2|twofive[1] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.088 ns ( 21.46 % ) " "Info: Total cell delay = 5.088 ns ( 21.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.616 ns ( 78.54 % ) " "Info: Total interconnect delay = 18.616 ns ( 78.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.704 ns" { wheel licheng:u2|run~106 licheng:u2|Add1~38 licheng:u2|Equal1~1 licheng:u2|Equal1~2 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~68 licheng:u2|twofive[1]~73 licheng:u2|twofive[1]~87 licheng:u2|twofive~82 licheng:u2|twofive~83 licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.704 ns" { wheel {} wheel~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~38 {} licheng:u2|Equal1~1 {} licheng:u2|Equal1~2 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~68 {} licheng:u2|twofive[1]~73 {} licheng:u2|twofive[1]~87 {} licheng:u2|twofive~82 {} licheng:u2|twofive~83 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 8.660ns 1.577ns 1.595ns 0.449ns 0.450ns 1.298ns 0.443ns 1.323ns 1.263ns 0.436ns 0.723ns 0.399ns } { 0.000ns 1.475ns 0.292ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.213 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns licheng:u2\|twofive\[1\] 2 REG LC_X32_Y20_N3 5 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X32_Y20_N3; Fanout = 5; REG Node = 'licheng:u2\|twofive\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.704 ns" { wheel licheng:u2|run~106 licheng:u2|Add1~38 licheng:u2|Equal1~1 licheng:u2|Equal1~2 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~68 licheng:u2|twofive[1]~73 licheng:u2|twofive[1]~87 licheng:u2|twofive~82 licheng:u2|twofive~83 licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "23.704 ns" { wheel {} wheel~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~38 {} licheng:u2|Equal1~1 {} licheng:u2|Equal1~2 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~68 {} licheng:u2|twofive[1]~73 {} licheng:u2|twofive[1]~87 {} licheng:u2|twofive~82 {} licheng:u2|twofive~83 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 8.660ns 1.577ns 1.595ns 0.449ns 0.450ns 1.298ns 0.443ns 1.323ns 1.263ns 0.436ns 0.723ns 0.399ns } { 0.000ns 1.475ns 0.292ns 0.442ns 0.292ns 0.114ns 0.292ns 0.292ns 0.292ns 0.292ns 0.292ns 0.292ns 0.114ns 0.607ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk licheng:u2|twofive[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} licheng:u2|twofive[1] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outpprice\[3\] displayprice:u18\|outp\[3\] 9.844 ns register " "Info: tco from clock \"clk\" to destination pin \"outpprice\[3\]\" through register \"displayprice:u18\|outp\[3\]\" is 9.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.117 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.711 ns) 3.117 ns displayprice:u18\|outp\[3\] 2 REG LC_X38_Y27_N9 1 " "Info: 2: + IC(0.937 ns) + CELL(0.711 ns) = 3.117 ns; Loc. = LC_X38_Y27_N9; Fanout = 1; REG Node = 'displayprice:u18\|outp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clk displayprice:u18|outp[3] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.94 % ) " "Info: Total cell delay = 2.180 ns ( 69.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.937 ns ( 30.06 % ) " "Info: Total interconnect delay = 0.937 ns ( 30.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clk displayprice:u18|outp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clk {} clk~out0 {} displayprice:u18|outp[3] {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.503 ns + Longest register pin " "Info: + Longest register to pin delay is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displayprice:u18\|outp\[3\] 1 REG LC_X38_Y27_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y27_N9; Fanout = 1; REG Node = 'displayprice:u18\|outp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { displayprice:u18|outp[3] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.395 ns) + CELL(2.108 ns) 6.503 ns outpprice\[3\] 2 PIN PIN_R11 0 " "Info: 2: + IC(4.395 ns) + CELL(2.108 ns) = 6.503 ns; Loc. = PIN_R11; Fanout = 0; PIN Node = 'outpprice\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { displayprice:u18|outp[3] outpprice[3] } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 32.42 % ) " "Info: Total cell delay = 2.108 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.395 ns ( 67.58 % ) " "Info: Total interconnect delay = 4.395 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { displayprice:u18|outp[3] outpprice[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { displayprice:u18|outp[3] {} outpprice[3] {} } { 0.000ns 4.395ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clk displayprice:u18|outp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clk {} clk~out0 {} displayprice:u18|outp[3] {} } { 0.000ns 0.000ns 0.937ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.503 ns" { displayprice:u18|outp[3] outpprice[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.503 ns" { displayprice:u18|outp[3] {} outpprice[3] {} } { 0.000ns 4.395ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_controller:u12\|next_state.beyond_starting_price_123 key_start clk 5.419 ns register " "Info: th for register \"state_controller:u12\|next_state.beyond_starting_price_123\" (data pin = \"key_start\", clock pin = \"clk\") is 5.419 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.881 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.935 ns) 3.341 ns state_controller:u12\|current_state.beyond_starting_price 2 REG LC_X35_Y19_N0 42 " "Info: 2: + IC(0.937 ns) + CELL(0.935 ns) = 3.341 ns; Loc. = LC_X35_Y19_N0; Fanout = 42; REG Node = 'state_controller:u12\|current_state.beyond_starting_price'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk state_controller:u12|current_state.beyond_starting_price } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.292 ns) 4.506 ns state_controller:u12\|state_start~0 3 COMB LC_X36_Y19_N1 1 " "Info: 3: + IC(0.873 ns) + CELL(0.292 ns) = 4.506 ns; Loc. = LC_X36_Y19_N1; Fanout = 1; COMB Node = 'state_controller:u12\|state_start~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.165 ns" { state_controller:u12|current_state.beyond_starting_price state_controller:u12|state_start~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.802 ns state_controller:u12\|state_start 4 REG LC_X36_Y19_N2 3 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.802 ns; Loc. = LC_X36_Y19_N2; Fanout = 3; REG Node = 'state_controller:u12\|state_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { state_controller:u12|state_start~0 state_controller:u12|state_start } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.590 ns) 6.529 ns state_controller:u12\|Selector3~0 5 COMB LC_X35_Y19_N8 1 " "Info: 5: + IC(1.137 ns) + CELL(0.590 ns) = 6.529 ns; Loc. = LC_X35_Y19_N8; Fanout = 1; COMB Node = 'state_controller:u12\|Selector3~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { state_controller:u12|state_start state_controller:u12|Selector3~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.590 ns) 7.876 ns state_controller:u12\|Selector3~1 6 COMB LC_X35_Y19_N9 4 " "Info: 6: + IC(0.757 ns) + CELL(0.590 ns) = 7.876 ns; Loc. = LC_X35_Y19_N9; Fanout = 4; COMB Node = 'state_controller:u12\|Selector3~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.563 ns) + CELL(0.442 ns) 10.881 ns state_controller:u12\|next_state.beyond_starting_price_123 7 REG LC_X35_Y19_N0 1 " "Info: 7: + IC(2.563 ns) + CELL(0.442 ns) = 10.881 ns; Loc. = LC_X35_Y19_N0; Fanout = 1; REG Node = 'state_controller:u12\|next_state.beyond_starting_price_123'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.005 ns" { state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.432 ns ( 40.73 % ) " "Info: Total cell delay = 4.432 ns ( 40.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.449 ns ( 59.27 % ) " "Info: Total interconnect delay = 6.449 ns ( 59.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.881 ns" { clk state_controller:u12|current_state.beyond_starting_price state_controller:u12|state_start~0 state_controller:u12|state_start state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.881 ns" { clk {} clk~out0 {} state_controller:u12|current_state.beyond_starting_price {} state_controller:u12|state_start~0 {} state_controller:u12|state_start {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 0.937ns 0.873ns 0.182ns 1.137ns 0.757ns 2.563ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.462 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.442 ns) 3.462 ns state_controller:u12\|COM~3 2 COMB LC_X36_Y19_N0 2 " "Info: 2: + IC(1.551 ns) + CELL(0.442 ns) = 3.462 ns; Loc. = LC_X36_Y19_N0; Fanout = 2; COMB Node = 'state_controller:u12\|COM~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { key_start state_controller:u12|COM~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.114 ns) 4.724 ns state_controller:u12\|Selector2~1 3 COMB LC_X35_Y19_N4 1 " "Info: 3: + IC(1.148 ns) + CELL(0.114 ns) = 4.724 ns; Loc. = LC_X35_Y19_N4; Fanout = 1; COMB Node = 'state_controller:u12\|Selector2~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { state_controller:u12|COM~3 state_controller:u12|Selector2~1 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 5.462 ns state_controller:u12\|next_state.beyond_starting_price_123 4 REG LC_X35_Y19_N0 1 " "Info: 4: + IC(0.446 ns) + CELL(0.292 ns) = 5.462 ns; Loc. = LC_X35_Y19_N0; Fanout = 1; REG Node = 'state_controller:u12\|next_state.beyond_starting_price_123'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 42.42 % ) " "Info: Total cell delay = 2.317 ns ( 42.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.145 ns ( 57.58 % ) " "Info: Total interconnect delay = 3.145 ns ( 57.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector2~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 1.551ns 1.148ns 0.446ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.881 ns" { clk state_controller:u12|current_state.beyond_starting_price state_controller:u12|state_start~0 state_controller:u12|state_start state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.881 ns" { clk {} clk~out0 {} state_controller:u12|current_state.beyond_starting_price {} state_controller:u12|state_start~0 {} state_controller:u12|state_start {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 0.937ns 0.873ns 0.182ns 1.137ns 0.757ns 2.563ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.442ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.462 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.462 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector2~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 1.551ns 1.148ns 0.446ns } { 0.000ns 1.469ns 0.442ns 0.114ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 90 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:33 2019 " "Info: Processing ended: Sat Jan 05 22:27:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 05 22:27:34 2019 " "Info: Processing started: Sat Jan 05 22:27:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "main.vho main_vhd.sdo D:/develop/vhdl_projects/VHDL_taxi-main/simulation/modelsim/ simulation " "Info: Generated files \"main.vho\" and \"main_vhd.sdo\" in directory \"D:/develop/vhdl_projects/VHDL_taxi-main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 05 22:27:36 2019 " "Info: Processing ended: Sat Jan 05 22:27:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 235 s " "Info: Quartus II Full Compilation was successful. 0 errors, 235 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
