{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 20:10:47 2022 " "Info: Processing started: Sat May 21 20:10:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Info: Found entity 1: cnt" {  } { { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fraq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fraq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fraq " "Info: Found entity 1: fraq" {  } { { "fraq.bdf" "" { Schematic "E:/wjj/clock1/fraq.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock1 " "Info: Found entity 1: clock1" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock1 " "Info: Elaborating entity \"clock1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst8 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst8\"" {  } { { "clock1.bdf" "inst8" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 936 1048 320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 sm:inst8\|7447:inst4 " "Info: Elaborating entity \"7447\" for hierarchy \"sm:inst8\|7447:inst4\"" {  } { { "sm.bdf" "inst4" { Schematic "E:/wjj/clock1/sm.bdf" { { 288 1072 1192 448 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm:inst8\|7447:inst4 " "Info: Elaborated megafunction instantiation \"sm:inst8\|7447:inst4\"" {  } { { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { 288 1072 1192 448 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 sm:inst8\|74151:inst1 " "Info: Elaborating entity \"74151\" for hierarchy \"sm:inst8\|74151:inst1\"" {  } { { "sm.bdf" "inst1" { Schematic "E:/wjj/clock1/sm.bdf" { { 0 448 568 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm:inst8\|74151:inst1 " "Info: Elaborated megafunction instantiation \"sm:inst8\|74151:inst1\"" {  } { { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { 0 448 568 224 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 sm:inst8\|74151:inst1\|f74151:sub " "Info: Elaborating entity \"f74151\" for hierarchy \"sm:inst8\|74151:inst1\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sm:inst8\|74151:inst1\|f74151:sub sm:inst8\|74151:inst1 " "Info: Elaborated megafunction instantiation \"sm:inst8\|74151:inst1\|f74151:sub\", which is child of megafunction instantiation \"sm:inst8\|74151:inst1\"" {  } { { "74151.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { 0 448 568 224 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 sm:inst8\|74161:inst6 " "Info: Elaborating entity \"74161\" for hierarchy \"sm:inst8\|74161:inst6\"" {  } { { "sm.bdf" "inst6" { Schematic "E:/wjj/clock1/sm.bdf" { { -256 -88 32 -72 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm:inst8\|74161:inst6 " "Info: Elaborated megafunction instantiation \"sm:inst8\|74161:inst6\"" {  } { { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { -256 -88 32 -72 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 sm:inst8\|74161:inst6\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"sm:inst8\|74161:inst6\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sm:inst8\|74161:inst6\|f74161:sub sm:inst8\|74161:inst6 " "Info: Elaborated megafunction instantiation \"sm:inst8\|74161:inst6\|f74161:sub\", which is child of megafunction instantiation \"sm:inst8\|74161:inst6\"" {  } { { "74161.tdf" "" { Text "c:/altera/90/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { -256 -88 32 -72 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 sm:inst8\|74138:inst9 " "Info: Elaborating entity \"74138\" for hierarchy \"sm:inst8\|74138:inst9\"" {  } { { "sm.bdf" "inst9" { Schematic "E:/wjj/clock1/sm.bdf" { { -240 920 1040 -80 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sm:inst8\|74138:inst9 " "Info: Elaborated megafunction instantiation \"sm:inst8\|74138:inst9\"" {  } { { "sm.bdf" "" { Schematic "E:/wjj/clock1/sm.bdf" { { -240 920 1040 -80 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fraq fraq:inst11 " "Info: Elaborating entity \"fraq\" for hierarchy \"fraq:inst11\"" {  } { { "clock1.bdf" "inst11" { Schematic "E:/wjj/clock1/clock1.bdf" { { 32 392 528 160 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 fraq:inst11\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"fraq:inst11\|74161:inst\"" {  } { { "fraq.bdf" "inst" { Schematic "E:/wjj/clock1/fraq.bdf" { { 32 264 384 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "fraq:inst11\|74161:inst " "Info: Elaborated megafunction instantiation \"fraq:inst11\|74161:inst\"" {  } { { "fraq.bdf" "" { Schematic "E:/wjj/clock1/fraq.bdf" { { 32 264 384 216 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:inst10 " "Info: Elaborating entity \"cnt\" for hierarchy \"cnt:inst10\"" {  } { { "clock1.bdf" "inst10" { Schematic "E:/wjj/clock1/clock1.bdf" { { 80 776 888 240 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 cnt:inst10\|74160:inst1 " "Info: Elaborating entity \"74160\" for hierarchy \"cnt:inst10\|74160:inst1\"" {  } { { "cnt.bdf" "inst1" { Schematic "E:/wjj/clock1/cnt.bdf" { { 256 176 296 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt:inst10\|74160:inst1 " "Info: Elaborated megafunction instantiation \"cnt:inst10\|74160:inst1\"" {  } { { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { 256 176 296 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst9 " "Info: Elaborating entity \"21mux\" for hierarchy \"21mux:inst9\"" {  } { { "clock1.bdf" "inst9" { Schematic "E:/wjj/clock1/clock1.bdf" { { 72 656 776 152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst9 " "Info: Elaborated megafunction instantiation \"21mux:inst9\"" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 72 656 776 152 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "15 " "Info: Ignored 15 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "11 " "Info: Ignored 11 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_CASCADE" "4 " "Info: Ignored 4 CASCADE buffer(s)" {  } {  } 0 0 "Ignored %1!d! CASCADE buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst9\|5~synth " "Warning: Found clock multiplexer 21mux:inst9\|5~synth" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Info: Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Info: Implemented 84 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 20:10:50 2022 " "Info: Processing ended: Sat May 21 20:10:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 20:10:51 2022 " "Info: Processing started: Sat May 21 20:10:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock1 EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"clock1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "21mux:inst9\|5  " "Info: Automatically promoted node 21mux:inst9\|5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 21mux:inst9|5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Info: Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fraq:inst11\|74161:inst\|f74161:sub\|110 " "Info: Destination node fraq:inst11\|74161:inst\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fraq:inst11\|74161:inst6\|f74161:sub\|110  " "Info: Automatically promoted node fraq:inst11\|74161:inst6\|f74161:sub\|110 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fraq:inst11\|74161:inst7\|f74161:sub\|110 " "Info: Destination node fraq:inst11\|74161:inst7\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fraq:inst11\|74161:inst6\|f74161:sub\|110~0 " "Info: Destination node fraq:inst11\|74161:inst6\|f74161:sub\|110~0" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst6|f74161:sub|110~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fraq:inst11\|74161:inst\|f74161:sub\|110  " "Info: Automatically promoted node fraq:inst11\|74161:inst\|f74161:sub\|110 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "21mux:inst9\|5 " "Info: Destination node 21mux:inst9\|5" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 21mux:inst9|5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fraq:inst11\|74161:inst6\|f74161:sub\|110 " "Info: Destination node fraq:inst11\|74161:inst6\|f74161:sub\|110" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fraq:inst11\|74161:inst\|f74161:sub\|110~0 " "Info: Destination node fraq:inst11\|74161:inst\|f74161:sub\|110~0" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst|f74161:sub|110~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register cnt:inst10\|74160:inst2\|6 register cnt:inst10\|74160:inst1\|9 -6.42 ns " "Info: Slack time is -6.42 ns between source register \"cnt:inst10\|74160:inst2\|6\" and destination register \"cnt:inst10\|74160:inst1\|9\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-2.377 ns + Largest register register " "Info: + Largest register to register requirement is -2.377 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed destination 6.706 ns   Shortest register " "Info:   Shortest clock path from clock \"speed\" to destination register is 6.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns speed 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'speed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.284 ns) + CELL(0.370 ns) 3.508 ns 21mux:inst9\|5 2 COMB Unassigned 1 " "Info: 2: + IC(2.284 ns) + CELL(0.370 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { speed 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 5.208 ns 21mux:inst9\|5~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(1.700 ns) + CELL(0.000 ns) = 5.208 ns; Loc. = Unassigned; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.706 ns cnt:inst10\|74160:inst1\|9 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.706 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.890 ns ( 28.18 % ) " "Info: Total cell delay = 1.890 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 71.82 % ) " "Info: Total interconnect delay = 4.816 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.925 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 12.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.624 ns) 3.320 ns inst5 2 COMB Unassigned 2 " "Info: 2: + IC(1.842 ns) + CELL(0.624 ns) = 3.320 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 4.653 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG Unassigned 4 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 4.653 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 6.362 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG Unassigned 3 " "Info: 4: + IC(0.739 ns) + CELL(0.970 ns) = 6.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.970 ns) 8.847 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG Unassigned 2 " "Info: 5: + IC(1.515 ns) + CELL(0.970 ns) = 8.847 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 9.727 ns 21mux:inst9\|5 6 COMB Unassigned 1 " "Info: 6: + IC(0.230 ns) + CELL(0.650 ns) = 9.727 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 11.427 ns 21mux:inst9\|5~clkctrl 7 COMB Unassigned 22 " "Info: 7: + IC(1.700 ns) + CELL(0.000 ns) = 11.427 ns; Loc. = Unassigned; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 12.925 ns cnt:inst10\|74160:inst1\|9 8 REG Unassigned 4 " "Info: 8: + IC(0.832 ns) + CELL(0.666 ns) = 12.925 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.704 ns ( 44.13 % ) " "Info: Total cell delay = 5.704 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 55.87 % ) " "Info: Total interconnect delay = 7.221 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed source 6.706 ns   Shortest register " "Info:   Shortest clock path from clock \"speed\" to source register is 6.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns speed 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'speed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.284 ns) + CELL(0.370 ns) 3.508 ns 21mux:inst9\|5 2 COMB Unassigned 1 " "Info: 2: + IC(2.284 ns) + CELL(0.370 ns) = 3.508 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { speed 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 5.208 ns 21mux:inst9\|5~clkctrl 3 COMB Unassigned 22 " "Info: 3: + IC(1.700 ns) + CELL(0.000 ns) = 5.208 ns; Loc. = Unassigned; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 6.706 ns cnt:inst10\|74160:inst2\|6 4 REG Unassigned 4 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 6.706 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.890 ns ( 28.18 % ) " "Info: Total cell delay = 1.890 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 71.82 % ) " "Info: Total interconnect delay = 4.816 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.925 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 12.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.624 ns) 3.320 ns inst5 2 COMB Unassigned 2 " "Info: 2: + IC(1.842 ns) + CELL(0.624 ns) = 3.320 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.970 ns) 4.653 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG Unassigned 4 " "Info: 3: + IC(0.363 ns) + CELL(0.970 ns) = 4.653 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.970 ns) 6.362 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG Unassigned 3 " "Info: 4: + IC(0.739 ns) + CELL(0.970 ns) = 6.362 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.970 ns) 8.847 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG Unassigned 2 " "Info: 5: + IC(1.515 ns) + CELL(0.970 ns) = 8.847 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.650 ns) 9.727 ns 21mux:inst9\|5 6 COMB Unassigned 1 " "Info: 6: + IC(0.230 ns) + CELL(0.650 ns) = 9.727 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.000 ns) 11.427 ns 21mux:inst9\|5~clkctrl 7 COMB Unassigned 22 " "Info: 7: + IC(1.700 ns) + CELL(0.000 ns) = 11.427 ns; Loc. = Unassigned; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 12.925 ns cnt:inst10\|74160:inst2\|6 8 REG Unassigned 4 " "Info: 8: + IC(0.832 ns) + CELL(0.666 ns) = 12.925 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.704 ns ( 44.13 % ) " "Info: Total cell delay = 5.704 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.221 ns ( 55.87 % ) " "Info: Total interconnect delay = 7.221 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.043 ns - Longest register register " "Info: - Longest register to register delay is 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst2\|6 1 REG Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns cnt:inst10\|inst9~0 2 COMB Unassigned 11 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'cnt:inst10\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { cnt:inst10|74160:inst2|6 cnt:inst10|inst9~0 } "NODE_NAME" } } { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { -128 568 632 -48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 2.408 ns cnt:inst10\|74160:inst1\|50~0 3 COMB Unassigned 3 " "Info: 3: + IC(0.903 ns) + CELL(0.624 ns) = 2.408 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'cnt:inst10\|74160:inst1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 3.935 ns cnt:inst10\|74160:inst1\|13~1 4 COMB Unassigned 1 " "Info: 4: + IC(1.321 ns) + CELL(0.206 ns) = 3.935 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst1\|13~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.043 ns cnt:inst10\|74160:inst1\|9 5 REG Unassigned 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.043 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 28.30 % ) " "Info: Total cell delay = 1.144 ns ( 28.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 71.70 % ) " "Info: Total interconnect delay = 2.899 ns ( 71.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { cnt:inst10|74160:inst2|6 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { cnt:inst10|74160:inst2|6 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.043 ns register register " "Info: Estimated most critical path is register to register delay of 4.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst2\|6 1 REG LAB_X26_Y8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y8; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst2\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst2|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.206 ns) 0.881 ns cnt:inst10\|inst9~0 2 COMB LAB_X26_Y8 11 " "Info: 2: + IC(0.675 ns) + CELL(0.206 ns) = 0.881 ns; Loc. = LAB_X26_Y8; Fanout = 11; COMB Node = 'cnt:inst10\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { cnt:inst10|74160:inst2|6 cnt:inst10|inst9~0 } "NODE_NAME" } } { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { -128 568 632 -48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.624 ns) 2.408 ns cnt:inst10\|74160:inst1\|50~0 3 COMB LAB_X26_Y9 3 " "Info: 3: + IC(0.903 ns) + CELL(0.624 ns) = 2.408 ns; Loc. = LAB_X26_Y9; Fanout = 3; COMB Node = 'cnt:inst10\|74160:inst1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.206 ns) 3.935 ns cnt:inst10\|74160:inst1\|13~1 4 COMB LAB_X26_Y8 1 " "Info: 4: + IC(1.321 ns) + CELL(0.206 ns) = 3.935 ns; Loc. = LAB_X26_Y8; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst1\|13~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.043 ns cnt:inst10\|74160:inst1\|9 5 REG LAB_X26_Y8 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 4.043 ns; Loc. = LAB_X26_Y8; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.144 ns ( 28.30 % ) " "Info: Total cell delay = 1.144 ns ( 28.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.899 ns ( 71.70 % ) " "Info: Total interconnect delay = 2.899 ns ( 71.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.043 ns" { cnt:inst10|74160:inst2|6 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com0 0 " "Info: Pin \"com0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com1 0 " "Info: Pin \"com1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com2 0 " "Info: Pin \"com2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com3 0 " "Info: Pin \"com3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com4 0 " "Info: Pin \"com4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "com5 0 " "Info: Pin \"com5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A 0 " "Info: Pin \"A\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B 0 " "Info: Pin \"B\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Info: Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D 0 " "Info: Pin \"D\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Info: Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "F 0 " "Info: Pin \"F\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "G 0 " "Info: Pin \"G\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/wjj/clock1/clock1.fit.smsg " "Info: Generated suppressed messages file E:/wjj/clock1/clock1.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 20:10:53 2022 " "Info: Processing ended: Sat May 21 20:10:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 20:10:54 2022 " "Info: Processing started: Sat May 21 20:10:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock1 -c clock1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off clock1 -c clock1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 20:10:56 2022 " "Info: Processing ended: Sat May 21 20:10:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 20:10:57 2022 " "Info: Processing started: Sat May 21 20:10:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock1 -c clock1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock1 -c clock1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "switch " "Info: Assuming node \"switch\" is an undefined clock" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "switch" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "speed " "Info: Assuming node \"speed\" is an undefined clock" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fraq:inst11\|74161:inst6\|f74161:sub\|110 " "Info: Detected ripple clock \"fraq:inst11\|74161:inst6\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fraq:inst11\|74161:inst6\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fraq:inst11\|74161:inst7\|f74161:sub\|110 " "Info: Detected ripple clock \"fraq:inst11\|74161:inst7\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fraq:inst11\|74161:inst7\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fraq:inst11\|74161:inst\|f74161:sub\|110 " "Info: Detected ripple clock \"fraq:inst11\|74161:inst\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "fraq:inst11\|74161:inst\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst9\|5 " "Info: Detected gated clock \"21mux:inst9\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "21mux:inst9\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt:inst10\|74160:inst2\|8 register cnt:inst10\|74160:inst1\|9 144.34 MHz 6.928 ns Internal " "Info: Clock \"clk\" has Internal fmax of 144.34 MHz between source register \"cnt:inst10\|74160:inst2\|8\" and destination register \"cnt:inst10\|74160:inst1\|9\" (period= 6.928 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.804 ns + Longest register register " "Info: + Longest register to register delay is 3.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst2\|8 1 REG LCFF_X26_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.614 ns) 1.091 ns cnt:inst10\|inst9~0 2 COMB LCCOMB_X26_Y8_N10 11 " "Info: 2: + IC(0.477 ns) + CELL(0.614 ns) = 1.091 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 11; COMB Node = 'cnt:inst10\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 } "NODE_NAME" } } { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { -128 568 632 -48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.404 ns cnt:inst10\|74160:inst1\|50~0 3 COMB LCCOMB_X26_Y9_N22 3 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.404 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 3; COMB Node = 'cnt:inst10\|74160:inst1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 3.696 ns cnt:inst10\|74160:inst1\|13~1 4 COMB LCCOMB_X26_Y8_N22 1 " "Info: 4: + IC(1.086 ns) + CELL(0.206 ns) = 3.696 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst1\|13~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.804 ns cnt:inst10\|74160:inst1\|9 5 REG LCFF_X26_Y8_N23 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.804 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 29.81 % ) " "Info: Total cell delay = 1.134 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 70.19 % ) " "Info: Total interconnect delay = 2.670 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.860 ns - Smallest " "Info: - Smallest clock skew is -2.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.879 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 8.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.206 ns) 3.121 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.961 ns) + CELL(0.206 ns) = 3.121 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.435 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.435 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.366 ns) 5.924 ns 21mux:inst9\|5 4 COMB LCCOMB_X24_Y5_N0 1 " "Info: 4: + IC(1.123 ns) + CELL(0.366 ns) = 5.924 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 7.366 ns 21mux:inst9\|5~clkctrl 5 COMB CLKCTRL_G7 22 " "Info: 5: + IC(1.442 ns) + CELL(0.000 ns) = 7.366 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 8.879 ns cnt:inst10\|74160:inst1\|9 6 REG LCFF_X26_Y8_N23 4 " "Info: 6: + IC(0.847 ns) + CELL(0.666 ns) = 8.879 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.162 ns ( 35.61 % ) " "Info: Total cell delay = 3.162 ns ( 35.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 64.39 % ) " "Info: Total interconnect delay = 5.717 ns ( 64.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.739 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.206 ns) 3.121 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.961 ns) + CELL(0.206 ns) = 3.121 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.435 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.435 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.970 ns) 6.104 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(0.699 ns) + CELL(0.970 ns) = 6.104 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 8.141 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG LCFF_X24_Y5_N23 2 " "Info: 5: + IC(1.067 ns) + CELL(0.970 ns) = 8.141 ns; Loc. = LCFF_X24_Y5_N23; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 8.784 ns 21mux:inst9\|5 6 COMB LCCOMB_X24_Y5_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 8.784 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 10.226 ns 21mux:inst9\|5~clkctrl 7 COMB CLKCTRL_G7 22 " "Info: 7: + IC(1.442 ns) + CELL(0.000 ns) = 10.226 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 11.739 ns cnt:inst10\|74160:inst2\|8 8 REG LCFF_X26_Y8_N17 3 " "Info: 8: + IC(0.847 ns) + CELL(0.666 ns) = 11.739 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.942 ns ( 42.10 % ) " "Info: Total cell delay = 4.942 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.797 ns ( 57.90 % ) " "Info: Total interconnect delay = 6.797 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.739 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.739 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.739 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.739 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.879 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.879 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.739 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.739 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "switch register cnt:inst10\|74160:inst2\|8 register cnt:inst10\|74160:inst1\|9 144.34 MHz 6.928 ns Internal " "Info: Clock \"switch\" has Internal fmax of 144.34 MHz between source register \"cnt:inst10\|74160:inst2\|8\" and destination register \"cnt:inst10\|74160:inst1\|9\" (period= 6.928 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.804 ns + Longest register register " "Info: + Longest register to register delay is 3.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst2\|8 1 REG LCFF_X26_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.614 ns) 1.091 ns cnt:inst10\|inst9~0 2 COMB LCCOMB_X26_Y8_N10 11 " "Info: 2: + IC(0.477 ns) + CELL(0.614 ns) = 1.091 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 11; COMB Node = 'cnt:inst10\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 } "NODE_NAME" } } { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { -128 568 632 -48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.404 ns cnt:inst10\|74160:inst1\|50~0 3 COMB LCCOMB_X26_Y9_N22 3 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.404 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 3; COMB Node = 'cnt:inst10\|74160:inst1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 3.696 ns cnt:inst10\|74160:inst1\|13~1 4 COMB LCCOMB_X26_Y8_N22 1 " "Info: 4: + IC(1.086 ns) + CELL(0.206 ns) = 3.696 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst1\|13~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.804 ns cnt:inst10\|74160:inst1\|9 5 REG LCFF_X26_Y8_N23 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.804 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 29.81 % ) " "Info: Total cell delay = 1.134 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 70.19 % ) " "Info: Total interconnect delay = 2.670 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.860 ns - Smallest " "Info: - Smallest clock skew is -2.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch destination 8.978 ns + Shortest register " "Info: + Shortest clock path from clock \"switch\" to destination register is 8.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns switch 1 CLK PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.366 ns) 3.220 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.890 ns) + CELL(0.366 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { switch inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.534 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.534 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.366 ns) 6.023 ns 21mux:inst9\|5 4 COMB LCCOMB_X24_Y5_N0 1 " "Info: 4: + IC(1.123 ns) + CELL(0.366 ns) = 6.023 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 7.465 ns 21mux:inst9\|5~clkctrl 5 COMB CLKCTRL_G7 22 " "Info: 5: + IC(1.442 ns) + CELL(0.000 ns) = 7.465 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 8.978 ns cnt:inst10\|74160:inst1\|9 6 REG LCFF_X26_Y8_N23 4 " "Info: 6: + IC(0.847 ns) + CELL(0.666 ns) = 8.978 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 37.11 % ) " "Info: Total cell delay = 3.332 ns ( 37.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.646 ns ( 62.89 % ) " "Info: Total interconnect delay = 5.646 ns ( 62.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch source 11.838 ns - Longest register " "Info: - Longest clock path from clock \"switch\" to source register is 11.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns switch 1 CLK PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.366 ns) 3.220 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.890 ns) + CELL(0.366 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { switch inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.534 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.534 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.970 ns) 6.203 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(0.699 ns) + CELL(0.970 ns) = 6.203 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 8.240 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG LCFF_X24_Y5_N23 2 " "Info: 5: + IC(1.067 ns) + CELL(0.970 ns) = 8.240 ns; Loc. = LCFF_X24_Y5_N23; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 8.883 ns 21mux:inst9\|5 6 COMB LCCOMB_X24_Y5_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 8.883 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 10.325 ns 21mux:inst9\|5~clkctrl 7 COMB CLKCTRL_G7 22 " "Info: 7: + IC(1.442 ns) + CELL(0.000 ns) = 10.325 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 11.838 ns cnt:inst10\|74160:inst2\|8 8 REG LCFF_X26_Y8_N17 3 " "Info: 8: + IC(0.847 ns) + CELL(0.666 ns) = 11.838 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.112 ns ( 43.18 % ) " "Info: Total cell delay = 5.112 ns ( 43.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.726 ns ( 56.82 % ) " "Info: Total interconnect delay = 6.726 ns ( 56.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.838 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.838 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.838 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.838 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.978 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.978 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.838 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.838 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.847ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "speed register cnt:inst10\|74160:inst2\|8 register cnt:inst10\|74160:inst1\|9 245.82 MHz 4.068 ns Internal " "Info: Clock \"speed\" has Internal fmax of 245.82 MHz between source register \"cnt:inst10\|74160:inst2\|8\" and destination register \"cnt:inst10\|74160:inst1\|9\" (period= 4.068 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.804 ns + Longest register register " "Info: + Longest register to register delay is 3.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst2\|8 1 REG LCFF_X26_Y8_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.614 ns) 1.091 ns cnt:inst10\|inst9~0 2 COMB LCCOMB_X26_Y8_N10 11 " "Info: 2: + IC(0.477 ns) + CELL(0.614 ns) = 1.091 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 11; COMB Node = 'cnt:inst10\|inst9~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 } "NODE_NAME" } } { "cnt.bdf" "" { Schematic "E:/wjj/clock1/cnt.bdf" { { -128 568 632 -48 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.206 ns) 2.404 ns cnt:inst10\|74160:inst1\|50~0 3 COMB LCCOMB_X26_Y9_N22 3 " "Info: 3: + IC(1.107 ns) + CELL(0.206 ns) = 2.404 ns; Loc. = LCCOMB_X26_Y9_N22; Fanout = 3; COMB Node = 'cnt:inst10\|74160:inst1\|50~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 376 680 744 416 "50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.086 ns) + CELL(0.206 ns) 3.696 ns cnt:inst10\|74160:inst1\|13~1 4 COMB LCCOMB_X26_Y8_N22 1 " "Info: 4: + IC(1.086 ns) + CELL(0.206 ns) = 3.696 ns; Loc. = LCCOMB_X26_Y8_N22; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst1\|13~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.804 ns cnt:inst10\|74160:inst1\|9 5 REG LCFF_X26_Y8_N23 4 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.804 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.134 ns ( 29.81 % ) " "Info: Total cell delay = 1.134 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 70.19 % ) " "Info: Total interconnect delay = 2.670 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed destination 6.437 ns + Shortest register " "Info: + Shortest clock path from clock \"speed\" to destination register is 6.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns speed 1 CLK PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 1; CLK Node = 'speed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.651 ns) 3.482 ns 21mux:inst9\|5 2 COMB LCCOMB_X24_Y5_N0 1 " "Info: 2: + IC(1.877 ns) + CELL(0.651 ns) = 3.482 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { speed 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 4.924 ns 21mux:inst9\|5~clkctrl 3 COMB CLKCTRL_G7 22 " "Info: 3: + IC(1.442 ns) + CELL(0.000 ns) = 4.924 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 6.437 ns cnt:inst10\|74160:inst1\|9 4 REG LCFF_X26_Y8_N23 4 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 6.437 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst1\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.271 ns ( 35.28 % ) " "Info: Total cell delay = 2.271 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 64.72 % ) " "Info: Total interconnect delay = 4.166 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed source 6.437 ns - Longest register " "Info: - Longest clock path from clock \"speed\" to source register is 6.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns speed 1 CLK PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_70; Fanout = 1; CLK Node = 'speed'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 176 440 608 192 "speed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.877 ns) + CELL(0.651 ns) 3.482 ns 21mux:inst9\|5 2 COMB LCCOMB_X24_Y5_N0 1 " "Info: 2: + IC(1.877 ns) + CELL(0.651 ns) = 3.482 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { speed 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 4.924 ns 21mux:inst9\|5~clkctrl 3 COMB CLKCTRL_G7 22 " "Info: 3: + IC(1.442 ns) + CELL(0.000 ns) = 4.924 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 6.437 ns cnt:inst10\|74160:inst2\|8 4 REG LCFF_X26_Y8_N17 3 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 6.437 ns; Loc. = LCFF_X26_Y8_N17; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst2\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.271 ns ( 35.28 % ) " "Info: Total cell delay = 2.271 ns ( 35.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.166 ns ( 64.72 % ) " "Info: Total interconnect delay = 4.166 ns ( 64.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.804 ns" { cnt:inst10|74160:inst2|8 cnt:inst10|inst9~0 cnt:inst10|74160:inst1|50~0 cnt:inst10|74160:inst1|13~1 cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.804 ns" { cnt:inst10|74160:inst2|8 {} cnt:inst10|inst9~0 {} cnt:inst10|74160:inst1|50~0 {} cnt:inst10|74160:inst1|13~1 {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.477ns 1.107ns 1.086ns 0.000ns } { 0.000ns 0.614ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst1|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst1|9 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { speed 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst2|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.437 ns" { speed {} speed~combout {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst2|8 {} } { 0.000ns 0.000ns 1.877ns 1.442ns 0.847ns } { 0.000ns 0.954ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 128 " "Warning: Circuit may not operate. Detected 128 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt:inst10\|74160:inst3\|8 cnt:inst10\|74160:inst3\|8 clk 2.361 ns " "Info: Found hold time violation between source  pin or register \"cnt:inst10\|74160:inst3\|8\" and destination pin or register \"cnt:inst10\|74160:inst3\|8\" for clock \"clk\" (Hold time is 2.361 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.860 ns + Largest " "Info: + Largest clock skew is 2.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.738 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.206 ns) 3.121 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.961 ns) + CELL(0.206 ns) = 3.121 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.435 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.435 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.970 ns) 6.104 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(0.699 ns) + CELL(0.970 ns) = 6.104 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 8.141 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG LCFF_X24_Y5_N23 2 " "Info: 5: + IC(1.067 ns) + CELL(0.970 ns) = 8.141 ns; Loc. = LCFF_X24_Y5_N23; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 8.784 ns 21mux:inst9\|5 6 COMB LCCOMB_X24_Y5_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 8.784 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 10.226 ns 21mux:inst9\|5~clkctrl 7 COMB CLKCTRL_G7 22 " "Info: 7: + IC(1.442 ns) + CELL(0.000 ns) = 10.226 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 11.738 ns cnt:inst10\|74160:inst3\|8 8 REG LCFF_X25_Y8_N25 3 " "Info: 8: + IC(0.846 ns) + CELL(0.666 ns) = 11.738 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.942 ns ( 42.10 % ) " "Info: Total cell delay = 4.942 ns ( 42.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 57.90 % ) " "Info: Total interconnect delay = 6.796 ns ( 57.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.738 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.738 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.878 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clk 1 CLK PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 64 136 304 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.961 ns) + CELL(0.206 ns) 3.121 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.961 ns) + CELL(0.206 ns) = 3.121 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { clk inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.435 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.435 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.366 ns) 5.924 ns 21mux:inst9\|5 4 COMB LCCOMB_X24_Y5_N0 1 " "Info: 4: + IC(1.123 ns) + CELL(0.366 ns) = 5.924 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 7.366 ns 21mux:inst9\|5~clkctrl 5 COMB CLKCTRL_G7 22 " "Info: 5: + IC(1.442 ns) + CELL(0.000 ns) = 7.366 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 8.878 ns cnt:inst10\|74160:inst3\|8 6 REG LCFF_X25_Y8_N25 3 " "Info: 6: + IC(0.846 ns) + CELL(0.666 ns) = 8.878 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.162 ns ( 35.62 % ) " "Info: Total cell delay = 3.162 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.716 ns ( 64.38 % ) " "Info: Total interconnect delay = 5.716 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.738 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.738 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst3\|8 1 REG LCFF_X25_Y8_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns cnt:inst10\|74160:inst3\|12 2 COMB LCCOMB_X25_Y8_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst3\|12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns cnt:inst10\|74160:inst3\|8 3 REG LCFF_X25_Y8_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cnt:inst10|74160:inst3|8 {} cnt:inst10|74160:inst3|12 {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.738 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.738 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.878 ns" { clk inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.878 ns" { clk {} clk~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.961ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.954ns 0.206ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cnt:inst10|74160:inst3|8 {} cnt:inst10|74160:inst3|12 {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "switch 128 " "Warning: Circuit may not operate. Detected 128 non-operational path(s) clocked by clock \"switch\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cnt:inst10\|74160:inst3\|8 cnt:inst10\|74160:inst3\|8 switch 2.361 ns " "Info: Found hold time violation between source  pin or register \"cnt:inst10\|74160:inst3\|8\" and destination pin or register \"cnt:inst10\|74160:inst3\|8\" for clock \"switch\" (Hold time is 2.361 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.860 ns + Largest " "Info: + Largest clock skew is 2.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch destination 11.837 ns + Longest register " "Info: + Longest clock path from clock \"switch\" to destination register is 11.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns switch 1 CLK PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.366 ns) 3.220 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.890 ns) + CELL(0.366 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { switch inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.534 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.534 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.970 ns) 6.203 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(0.699 ns) + CELL(0.970 ns) = 6.203 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 8.240 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG LCFF_X24_Y5_N23 2 " "Info: 5: + IC(1.067 ns) + CELL(0.970 ns) = 8.240 ns; Loc. = LCFF_X24_Y5_N23; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 8.883 ns 21mux:inst9\|5 6 COMB LCCOMB_X24_Y5_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 8.883 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 10.325 ns 21mux:inst9\|5~clkctrl 7 COMB CLKCTRL_G7 22 " "Info: 7: + IC(1.442 ns) + CELL(0.000 ns) = 10.325 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 11.837 ns cnt:inst10\|74160:inst3\|8 8 REG LCFF_X25_Y8_N25 3 " "Info: 8: + IC(0.846 ns) + CELL(0.666 ns) = 11.837 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.112 ns ( 43.19 % ) " "Info: Total cell delay = 5.112 ns ( 43.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.725 ns ( 56.81 % ) " "Info: Total interconnect delay = 6.725 ns ( 56.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch source 8.977 ns - Shortest register " "Info: - Shortest clock path from clock \"switch\" to source register is 8.977 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns switch 1 CLK PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.366 ns) 3.220 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.890 ns) + CELL(0.366 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { switch inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.534 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.534 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.366 ns) 6.023 ns 21mux:inst9\|5 4 COMB LCCOMB_X24_Y5_N0 1 " "Info: 4: + IC(1.123 ns) + CELL(0.366 ns) = 6.023 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 7.465 ns 21mux:inst9\|5~clkctrl 5 COMB CLKCTRL_G7 22 " "Info: 5: + IC(1.442 ns) + CELL(0.000 ns) = 7.465 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 8.977 ns cnt:inst10\|74160:inst3\|8 6 REG LCFF_X25_Y8_N25 3 " "Info: 6: + IC(0.846 ns) + CELL(0.666 ns) = 8.977 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 37.12 % ) " "Info: Total cell delay = 3.332 ns ( 37.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 62.88 % ) " "Info: Total interconnect delay = 5.645 ns ( 62.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.977 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.977 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.977 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.977 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst3\|8 1 REG LCFF_X25_Y8_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns cnt:inst10\|74160:inst3\|12 2 COMB LCCOMB_X25_Y8_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = 'cnt:inst10\|74160:inst3\|12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns cnt:inst10\|74160:inst3\|8 3 REG LCFF_X25_Y8_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = 'cnt:inst10\|74160:inst3\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cnt:inst10|74160:inst3|8 {} cnt:inst10|74160:inst3|12 {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.837 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.837 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.977 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.977 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 1.123ns 1.442ns 0.846ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { cnt:inst10|74160:inst3|8 cnt:inst10|74160:inst3|12 cnt:inst10|74160:inst3|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { cnt:inst10|74160:inst3|8 {} cnt:inst10|74160:inst3|12 {} cnt:inst10|74160:inst3|8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "switch F cnt:inst10\|74160:inst5\|8 25.886 ns register " "Info: tco from clock \"switch\" to destination pin \"F\" through register \"cnt:inst10\|74160:inst5\|8\" is 25.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "switch source 11.843 ns + Longest register " "Info: + Longest clock path from clock \"switch\" to source register is 11.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns switch 1 CLK PIN_71 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 1; CLK Node = 'switch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 48 136 304 64 "switch" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.890 ns) + CELL(0.366 ns) 3.220 ns inst5 2 COMB LCCOMB_X22_Y6_N18 2 " "Info: 2: + IC(1.890 ns) + CELL(0.366 ns) = 3.220 ns; Loc. = LCCOMB_X22_Y6_N18; Fanout = 2; COMB Node = 'inst5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.256 ns" { switch inst5 } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 40 304 368 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.970 ns) 4.534 ns fraq:inst11\|74161:inst\|f74161:sub\|110 3 REG LCFF_X22_Y6_N17 4 " "Info: 3: + IC(0.344 ns) + CELL(0.970 ns) = 4.534 ns; Loc. = LCFF_X22_Y6_N17; Fanout = 4; REG Node = 'fraq:inst11\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { inst5 fraq:inst11|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.970 ns) 6.203 ns fraq:inst11\|74161:inst6\|f74161:sub\|110 4 REG LCFF_X21_Y6_N17 3 " "Info: 4: + IC(0.699 ns) + CELL(0.970 ns) = 6.203 ns; Loc. = LCFF_X21_Y6_N17; Fanout = 3; REG Node = 'fraq:inst11\|74161:inst6\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.970 ns) 8.240 ns fraq:inst11\|74161:inst7\|f74161:sub\|110 5 REG LCFF_X24_Y5_N23 2 " "Info: 5: + IC(1.067 ns) + CELL(0.970 ns) = 8.240 ns; Loc. = LCFF_X24_Y5_N23; Fanout = 2; REG Node = 'fraq:inst11\|74161:inst7\|f74161:sub\|110'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.206 ns) 8.883 ns 21mux:inst9\|5 6 COMB LCCOMB_X24_Y5_N0 1 " "Info: 6: + IC(0.437 ns) + CELL(0.206 ns) = 8.883 ns; Loc. = LCCOMB_X24_Y5_N0; Fanout = 1; COMB Node = '21mux:inst9\|5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.000 ns) 10.325 ns 21mux:inst9\|5~clkctrl 7 COMB CLKCTRL_G7 22 " "Info: 7: + IC(1.442 ns) + CELL(0.000 ns) = 10.325 ns; Loc. = CLKCTRL_G7; Fanout = 22; COMB Node = '21mux:inst9\|5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { 21mux:inst9|5 21mux:inst9|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 11.843 ns cnt:inst10\|74160:inst5\|8 8 REG LCFF_X26_Y9_N17 4 " "Info: 8: + IC(0.852 ns) + CELL(0.666 ns) = 11.843 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst5\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { 21mux:inst9|5~clkctrl cnt:inst10|74160:inst5|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.112 ns ( 43.16 % ) " "Info: Total cell delay = 5.112 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.731 ns ( 56.84 % ) " "Info: Total interconnect delay = 6.731 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.843 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.843 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst5|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.852ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.739 ns + Longest register pin " "Info: + Longest register to pin delay is 13.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst10\|74160:inst5\|8 1 REG LCFF_X26_Y9_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 4; REG Node = 'cnt:inst10\|74160:inst5\|8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst10|74160:inst5|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.651 ns) 2.572 ns sm:inst8\|74151:inst1\|f74151:sub\|81~0 2 COMB LCCOMB_X19_Y6_N24 1 " "Info: 2: + IC(1.921 ns) + CELL(0.651 ns) = 2.572 ns; Loc. = LCCOMB_X19_Y6_N24; Fanout = 1; COMB Node = 'sm:inst8\|74151:inst1\|f74151:sub\|81~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { cnt:inst10|74160:inst5|8 sm:inst8|74151:inst1|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.846 ns) + CELL(0.651 ns) 5.069 ns sm:inst8\|74151:inst1\|f74151:sub\|81~1 3 COMB LCCOMB_X22_Y6_N2 2 " "Info: 3: + IC(1.846 ns) + CELL(0.651 ns) = 5.069 ns; Loc. = LCCOMB_X22_Y6_N2; Fanout = 2; COMB Node = 'sm:inst8\|74151:inst1\|f74151:sub\|81~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { sm:inst8|74151:inst1|f74151:sub|81~0 sm:inst8|74151:inst1|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.624 ns) 6.082 ns sm:inst8\|74151:inst1\|f74151:sub\|81~3 4 COMB LCCOMB_X22_Y6_N24 6 " "Info: 4: + IC(0.389 ns) + CELL(0.624 ns) = 6.082 ns; Loc. = LCCOMB_X22_Y6_N24; Fanout = 6; COMB Node = 'sm:inst8\|74151:inst1\|f74151:sub\|81~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { sm:inst8|74151:inst1|f74151:sub|81~1 sm:inst8|74151:inst1|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.623 ns) 8.548 ns sm:inst8\|7447:inst4\|86~0 5 COMB LCCOMB_X20_Y1_N0 1 " "Info: 5: + IC(1.843 ns) + CELL(0.623 ns) = 8.548 ns; Loc. = LCCOMB_X20_Y1_N0; Fanout = 1; COMB Node = 'sm:inst8\|7447:inst4\|86~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { sm:inst8|74151:inst1|f74151:sub|81~3 sm:inst8|7447:inst4|86~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 872 680 744 912 "86" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(3.236 ns) 13.739 ns F 6 PIN PIN_53 0 " "Info: 6: + IC(1.955 ns) + CELL(3.236 ns) = 13.739 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'F'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { sm:inst8|7447:inst4|86~0 F } "NODE_NAME" } } { "clock1.bdf" "" { Schematic "E:/wjj/clock1/clock1.bdf" { { 264 1048 1224 280 "F" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.785 ns ( 42.11 % ) " "Info: Total cell delay = 5.785 ns ( 42.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.954 ns ( 57.89 % ) " "Info: Total interconnect delay = 7.954 ns ( 57.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.739 ns" { cnt:inst10|74160:inst5|8 sm:inst8|74151:inst1|f74151:sub|81~0 sm:inst8|74151:inst1|f74151:sub|81~1 sm:inst8|74151:inst1|f74151:sub|81~3 sm:inst8|7447:inst4|86~0 F } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.739 ns" { cnt:inst10|74160:inst5|8 {} sm:inst8|74151:inst1|f74151:sub|81~0 {} sm:inst8|74151:inst1|f74151:sub|81~1 {} sm:inst8|74151:inst1|f74151:sub|81~3 {} sm:inst8|7447:inst4|86~0 {} F {} } { 0.000ns 1.921ns 1.846ns 0.389ns 1.843ns 1.955ns } { 0.000ns 0.651ns 0.651ns 0.624ns 0.623ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.843 ns" { switch inst5 fraq:inst11|74161:inst|f74161:sub|110 fraq:inst11|74161:inst6|f74161:sub|110 fraq:inst11|74161:inst7|f74161:sub|110 21mux:inst9|5 21mux:inst9|5~clkctrl cnt:inst10|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.843 ns" { switch {} switch~combout {} inst5 {} fraq:inst11|74161:inst|f74161:sub|110 {} fraq:inst11|74161:inst6|f74161:sub|110 {} fraq:inst11|74161:inst7|f74161:sub|110 {} 21mux:inst9|5 {} 21mux:inst9|5~clkctrl {} cnt:inst10|74160:inst5|8 {} } { 0.000ns 0.000ns 1.890ns 0.344ns 0.699ns 1.067ns 0.437ns 1.442ns 0.852ns } { 0.000ns 0.964ns 0.366ns 0.970ns 0.970ns 0.970ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.739 ns" { cnt:inst10|74160:inst5|8 sm:inst8|74151:inst1|f74151:sub|81~0 sm:inst8|74151:inst1|f74151:sub|81~1 sm:inst8|74151:inst1|f74151:sub|81~3 sm:inst8|7447:inst4|86~0 F } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.739 ns" { cnt:inst10|74160:inst5|8 {} sm:inst8|74151:inst1|f74151:sub|81~0 {} sm:inst8|74151:inst1|f74151:sub|81~1 {} sm:inst8|74151:inst1|f74151:sub|81~3 {} sm:inst8|7447:inst4|86~0 {} F {} } { 0.000ns 1.921ns 1.846ns 0.389ns 1.843ns 1.955ns } { 0.000ns 0.651ns 0.651ns 0.624ns 0.623ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 21 20:10:58 2022 " "Info: Processing ended: Sat May 21 20:10:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
