my-learning-repo/
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ week1/
    â”œâ”€â”€ day01_setup.md
    â”œâ”€â”€ day02_rtl_basics.md
    â”œâ”€â”€ day03_verilog_intro.md
    â”œâ”€â”€ day04_simulation.md
    â””â”€â”€ day05_assignment.md

# ğŸš€ Week 1 â€” RTL to GDS Journey

Welcome to **Week 1** of my RTL-to-GDS journey!  
This week focuses on **environment setup**, **RTL basics**, **Verilog simulation**, and a small **assignment**.  

Use the dropdowns below to explore **each day interactively** ğŸ‘‡

---

## ğŸ“‚ Day 01 â€” Setup & Environment âœ…

<details>
<summary>ğŸ¯ Goals</summary>

- Install required tools  
- Verify a minimal Verilog simulation  
- Generate first waveform  

</details>

<details>
<summary>ğŸ›  Tools & Status</summary>

| Tool             | Installed? | Notes |
|-----------------|------------|-------|
| Icarus Verilog   | â¬œ | Simulation engine |
| GTKWave          | â¬œ | Waveform viewer |
| Yosys            | â¬œ | Synthesis tool |
| OpenROAD/OpenLane | â¬œ | PnR & GDS tools |

</details>

<details>
<summary>ğŸ’» Commands</summary>

```bash
sudo apt update
sudo apt install iverilog gtkwave yosys build-essential git
git clone <your-repo-url>
cd week1

# Test simulation
iverilog -o tb_blink.vvp tb_blink.v blink.v
vvp tb_blink.vvp
gtkwave dump.vcd
</details>

ğŸ“‚ Day 02 â€” RTL Basics âš¡
<details> <summary>ğŸ¯ Goals</summary>

Understand RTL concepts

Learn registers & data flow

Simulate a 4-bit counter

</details> <details> <summary>ğŸ’» Sample RTL Code</summary>

module counter (
    input clk,
    input rst_n,
    output reg [3:0] q
);
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) q <= 4'b0;
    else q <= q + 1;
end
endmodule
</details> <details> <summary>ğŸ’» Commands</summary>

iverilog -o tb_counter.vvp tb_counter.v counter.v
vvp tb_counter.vvp
gtkwave counter.vcd
</details>

ğŸ“‚ Day 03 â€” Verilog Introduction âš¡
<details> <summary>ğŸ¯ Goals</summary>

Learn Verilog HDL syntax

Write basic logic gates

Run simple testbenches

</details> <details> <summary>ğŸ’» Example â€” AND Gate</summary>

module and_gate(input a, input b, output y);
    assign y = a & b;
endmodule
</details>

ğŸ“‚ Day 04 â€” Simulation âœ…
<details> <summary>ğŸ¯ Goals</summary>

Run Icarus Verilog simulation

View waveforms in GTKWave

Debug RTL code

</details> <details> <summary>ğŸ’» Commands</summary>

iverilog -o tb_and.vvp tb_and.v and_gate.v
vvp tb_and.vvp
gtkwave dump.vcd
</details>

ğŸ“‚ Day 05 â€” Assignment ğŸ¯
<details> <summary>ğŸ¯ Task</summary>

Implement basic logic gates in Verilog: AND, OR, NOT, NAND, NOR, XOR

Simulate each gate

Verify behavior

</details> <details> <summary>ğŸ’» Example â€” OR Gate</summary>

module or_gate(input a, input b, output y);
    assign y = a | b;
endmodule

</details> <details> <summary>âœ… Progress Table</summary>
Gate	Done?	Notes
AND	âœ…	Tested
OR	âœ…	Tested
NOT	âœ…	Tested
NAND	â¬œ	Pending
NOR	â¬œ	Pending
XOR	â¬œ	Pending
</details>

ğŸ“Œ Key Takeaways

Installed toolchain successfully

Learned RTL basics & Verilog syntax

Ran first simulations

Completed assignment for basic gates


# ğŸ“˜ `week1/day01_setup.md`

```markdown
# âš¡ Day 01 â€” Setup  

âœ… Installed tools  
âœ… Verified environment  
âœ… First simulation run successful  



## ğŸ”§ Commands Used
```bash
sudo apt update
sudo apt install iverilog gtkwave yosys build-essential git
git clone <your-repo-url>
cd week1

# Test simulation
iverilog -o tb_blink.vvp tb_blink.v blink.v
vvp tb_blink.vvp
gtkwave dump.vcd

ğŸ“ Notes

Installed Icarus Verilog for simulation

Installed GTKWave for waveform viewing


---

# ğŸ“˜ `week1/day02_rtl_basics.md`

```markdown
# âš¡ Day 02 â€” RTL Basics  

âœ… Learned the concept of RTL  
âœ… Understood registers and data flow  



## ğŸ’» Sample RTL Code
```verilog
module counter (
    input clk,
    input rst_n,
    output reg [3:0] q
);
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) q <= 4'b0;
    else q <= q + 1;
end
endmodule

