// Seed: 2404742740
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output tri1 id_2
);
  assign id_1 = 1;
  assign id_2 = ~id_4;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    output supply1 id_2,
    output tri id_3,
    output uwire id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri0 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri0 id_12,
    output wor id_13
);
  always @(1 or posedge 1) begin
    id_11 = 1'h0;
  end
  nand (id_12, id_5, id_1, id_10, id_7, id_9, id_8);
  module_0(
      id_3, id_4, id_12
  );
endmodule
