{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 14:32:30 2011 " "Info: Processing started: Sun Nov 06 14:32:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IrDX_Send -c IrDX_Send " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IrDX_Send -c IrDX_Send" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irda_send_loop.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irda_send_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_send_loop " "Info: Found entity 1: irda_send_loop" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDX_Send.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IrDX_Send.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IrDX_Send " "Info: Found entity 1: IrDX_Send" {  } { { "IrDX_Send.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/IrDX_Send.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDX_Send " "Info: Elaborating entity \"IrDX_Send\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irda_send_loop irda_send_loop:inst " "Info: Elaborating entity \"irda_send_loop\" for hierarchy \"irda_send_loop:inst\"" {  } { { "IrDX_Send.bdf" "inst" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/IrDX_Send.bdf" { { 152 296 432 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[0\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[0\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[1\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[1\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[2\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[2\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[3\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[3\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[4\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[4\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[5\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[5\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[6\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[6\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[7\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[7\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[8\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[8\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[9\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[9\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[10\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[10\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[11\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[11\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[12\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[12\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[13\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[13\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[14\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[14\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_code\[15\] irda_send_loop.v(63) " "Info (10041): Inferred latch for \"data_code\[15\]\" at irda_send_loop.v(63)" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|IrDX_Send\|irda_send_loop:inst\|cs 4 " "Info: State machine \"\|IrDX_Send\|irda_send_loop:inst\|cs\" contains 4 states" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|IrDX_Send\|irda_send_loop:inst\|cs " "Info: Selected Auto state machine encoding method for state machine \"\|IrDX_Send\|irda_send_loop:inst\|cs\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|IrDX_Send\|irda_send_loop:inst\|cs " "Info: Encoding result for state machine \"\|IrDX_Send\|irda_send_loop:inst\|cs\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_send_loop:inst\|cs.IDLE " "Info: Encoded state bit \"irda_send_loop:inst\|cs.IDLE\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_send_loop:inst\|cs.DATA_STATE " "Info: Encoded state bit \"irda_send_loop:inst\|cs.DATA_STATE\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_send_loop:inst\|cs.LEADER_4 " "Info: Encoded state bit \"irda_send_loop:inst\|cs.LEADER_4\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "irda_send_loop:inst\|cs.LEADER_9 " "Info: Encoded state bit \"irda_send_loop:inst\|cs.LEADER_9\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Send\|irda_send_loop:inst\|cs.IDLE 0000 " "Info: State \"\|IrDX_Send\|irda_send_loop:inst\|cs.IDLE\" uses code string \"0000\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Send\|irda_send_loop:inst\|cs.LEADER_9 1001 " "Info: State \"\|IrDX_Send\|irda_send_loop:inst\|cs.LEADER_9\" uses code string \"1001\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Send\|irda_send_loop:inst\|cs.LEADER_4 1010 " "Info: State \"\|IrDX_Send\|irda_send_loop:inst\|cs.LEADER_4\" uses code string \"1010\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|IrDX_Send\|irda_send_loop:inst\|cs.DATA_STATE 1100 " "Info: State \"\|IrDX_Send\|irda_send_loop:inst\|cs.DATA_STATE\" uses code string \"1100\"" {  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "irda_send_loop.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/IrDX_Send/irda_send_loop.v" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Info: Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Info: Implemented 232 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Allocated 142 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 14:32:34 2011 " "Info: Processing ended: Sun Nov 06 14:32:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
