git clone --depth 1 --no-tags https://github.com/MusabMasalmah/Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768274956
git clone --depth 1 --no-tags https://github.com/ElectronAsh/DC_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770686324
git clone --depth 1 --no-tags https://github.com/anas-ibrahem/VerilogMistakes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772070878
git clone --depth 1 --no-tags https://github.com/baselkelziye/RISC-V-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772573938
git clone --depth 1 --no-tags https://github.com/fayizferosh/soc-design-and-planning-nasscom-vsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771977433
git clone --depth 1 --no-tags https://github.com/agicy/HDLbitsSolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769190495
git clone --depth 1 --no-tags https://github.com/vossi1/v6523.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769113152
git clone --depth 1 --no-tags https://github.com/schoeberl/chip-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771873625
git clone --depth 1 --no-tags https://github.com/captainedV/tank.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772145612
git clone --depth 1 --no-tags https://github.com/eman465/alu-32_bit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771039247
git clone --depth 1 --no-tags https://github.com/Bengal1/MIPS-32-bits-Micro-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771083379
git clone --depth 1 --no-tags https://github.com/Suma1624/100-Days-of-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769935085
git clone --depth 1 --no-tags https://github.com/sccheezum/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770384488
git clone --depth 1 --no-tags https://github.com/eman465/MIP_32bit-_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770517671
git clone --depth 1 --no-tags https://github.com/eman465/ALU_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770513489
git clone --depth 1 --no-tags https://github.com/Cathelloya/trafficlight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770809318
git clone --depth 1 --no-tags https://github.com/CozyM00n/BUAA_2023_fall_CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769511170
git clone --depth 1 --no-tags https://github.com/Oak-Development-Technologies/ice40_rgb_rainbow_chase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770032172
git clone --depth 1 --no-tags https://github.com/Buenobarbie/Jogao-da-Velha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770690663
git clone --depth 1 --no-tags https://github.com/BriMonzZY/sha-acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769762938
git clone --depth 1 --no-tags https://github.com/chou-ting-wei/NYCU_Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768262543
git clone --depth 1 --no-tags https://github.com/Afreen2302/MAVEN-SILICON-LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772350243
git clone --depth 1 --no-tags https://github.com/asimkhan8107/APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772238914
git clone --depth 1 --no-tags https://github.com/Abhirecket/generic_count_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771372207
git clone --depth 1 --no-tags https://github.com/ABKGroup/DG-RePlAce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770825163
git clone --depth 1 --no-tags https://github.com/ldl19691031/MyMiniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770136966
git clone --depth 1 --no-tags https://github.com/Afreen2302/Alarm-Clock-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772602331
git clone --depth 1 --no-tags https://github.com/pivotmaster/DigitalCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770945888
git clone --depth 1 --no-tags https://github.com/kmisimn76/HG_uArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771119584
git clone --depth 1 --no-tags https://github.com/rodrigomarcolin/polilock-pcs3635.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769772259
git clone --depth 1 --no-tags https://github.com/xforcevesa/loongchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770735057
git clone --depth 1 --no-tags https://github.com/Abhirecket/counting_number_of_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771334711
git clone --depth 1 --no-tags https://github.com/xiejunxin/CPU_Design_of_Single_or_Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767998975
git clone --depth 1 --no-tags https://github.com/lishunyang12/EE2026-Group-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767846304
git clone --depth 1 --no-tags https://github.com/behrooztaheri/Verilog_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771977994
git clone --depth 1 --no-tags https://github.com/vlad320/MPY-REZ-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771585417
git clone --depth 1 --no-tags https://github.com/space789/BNN-Hardware-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769830963
git clone --depth 1 --no-tags https://github.com/zealious21/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767942655
git clone --depth 1 --no-tags https://github.com/d-kavinraja/study-of-basic-gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769418891
git clone --depth 1 --no-tags https://github.com/TimeATronics/A5-1_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769425268
git clone --depth 1 --no-tags https://github.com/Vikkdsun/GT_64B_66B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767995525
git clone --depth 1 --no-tags https://github.com/Afreen2302/RISC-V-RV32I-Multi-stage-pipeline-processor-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772608276
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_project_sp24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772280356
git clone --depth 1 --no-tags https://github.com/JaeHua/Riscv-FPGA-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772093678
git clone --depth 1 --no-tags https://github.com/nguyenloc2410/RISC-V-Processor-16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767938467
git clone --depth 1 --no-tags https://github.com/tanrivertarik/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768802881
git clone --depth 1 --no-tags https://github.com/abdullah17ygt/fpga-project-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768801426
git clone --depth 1 --no-tags https://github.com/jasilva1/Modeling-and-Verification-of-Embedded-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768932433
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2018_preliminary_huffman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768779970
git clone --depth 1 --no-tags https://github.com/gustavoaureliano/PCS3225.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769224379
git clone --depth 1 --no-tags https://github.com/stephan-abdo/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768051020
git clone --depth 1 --no-tags https://github.com/ChinnuReddySeelam/RTL_Design_Of_RISC_32_I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769654021
git clone --depth 1 --no-tags https://github.com/pranizuky/Basic_Verilog_Projects_dataflow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769239353
git clone --depth 1 --no-tags https://github.com/vaishnavam112/user-defined-primitives.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769692187
git clone --depth 1 --no-tags https://github.com/RayChao1030/AES-128-Architecture-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769625745
git clone --depth 1 --no-tags https://github.com/duvitech-llc/csi_receiver_mx02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769659044
git clone --depth 1 --no-tags https://github.com/aa35037123/Verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769958618
git clone --depth 1 --no-tags https://github.com/zrz-orz/Risc-V-pipeline-CPU-with-mini-kernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770330132
git clone --depth 1 --no-tags https://github.com/vthiru300/tictactoe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770762775
git clone --depth 1 --no-tags https://github.com/TaskinOkmen/BLG222E-Project-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771121381
git clone --depth 1 --no-tags https://github.com/Lucashien/ADVSOC-hw-submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772012086
git clone --depth 1 --no-tags https://github.com/AndrzejDa/RS232-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771764827
git clone --depth 1 --no-tags https://github.com/lpviray/bomb-defuse-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772241232
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_wishbone_pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770439208
git clone --depth 1 --no-tags https://github.com/Adityasrinivas24/single-cycle-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772543331
git clone --depth 1 --no-tags https://github.com/KunSsss/Verilog-based-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772160971
git clone --depth 1 --no-tags https://github.com/varti-pant/5_stage_RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770946296
git clone --depth 1 --no-tags https://github.com/aryapandit200408/Simple_System_Design_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769216432
git clone --depth 1 --no-tags https://github.com/TonyHo722/verilog_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768939443
git clone --depth 1 --no-tags https://github.com/vic9112/Advance_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772444227
git clone --depth 1 --no-tags https://github.com/wongmatthew73/tt06-mattw-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767867566
git clone --depth 1 --no-tags https://github.com/expologtechno/mesi_isc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770220488
git clone --depth 1 --no-tags https://github.com/bhuvnesh-agg/I-CHIP-24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772680856
git clone --depth 1 --no-tags https://github.com/adamrt27/CPU_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770690602
git clone --depth 1 --no-tags https://github.com/dlmbaccay/BoBingGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772143313
git clone --depth 1 --no-tags https://github.com/Joashc702/ECE-5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770618832
git clone --depth 1 --no-tags https://github.com/spurthimalode/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/768787117
git clone --depth 1 --no-tags https://github.com/Dino-0625/verilog_2016_final_CLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769119988
git clone --depth 1 --no-tags https://github.com/aaaa4234/NYCU_CAD_2023_FALL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769905657
git clone --depth 1 --no-tags https://github.com/Sohammhatre10/Verilog_VLSI_EC357.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770002791
git clone --depth 1 --no-tags https://github.com/vaishnavam112/timer-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769691124
git clone --depth 1 --no-tags https://github.com/pranizuky/Basic_Verilog_Projects_behavioral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769603826
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/caravel_user_project_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770207682
git clone --depth 1 --no-tags https://github.com/nehranarendra/OLED_INTERFACE_OF_ZEDBOARD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/770760851
git clone --depth 1 --no-tags https://github.com/TOFU-0218/DisplayedOLED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767988971
git clone --depth 1 --no-tags https://github.com/soldier9810/16bitProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/769467687
git clone --depth 1 --no-tags https://github.com/venkatesh19v/VLSI_Assignment_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771388821
git clone --depth 1 --no-tags https://github.com/dereklin1205/CA-Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772116769
git clone --depth 1 --no-tags https://github.com/laviniaraduta/SOC-demos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772287689
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2021_grad_cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/771874318
