$date
	Sat Dec 18 17:45:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_calc_regime_bits $end
$var wire 8 ! regime_bits [7:0] $end
$var reg 3 " reg_len [2:0] $end
$var reg 1 # reg_s $end
$scope module calc_regime_bits_inst $end
$var wire 3 $ reg_len [2:0] $end
$var wire 1 # reg_s $end
$var wire 8 % regime_bits [7:0] $end
$var wire 8 & mask [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 &
b1110 %
b100 $
1#
b100 "
b1110 !
$end
#10
b1 !
b1 %
b111 &
b11 "
b11 $
0#
#20
b11110 !
b11110 %
b11111 &
b101 "
b101 $
1#
#30
b1111110 !
b1111110 %
b1111111 &
b111 "
b111 $
#40
